
Efinix Static Timing Analysis Report
Version: 2025.1.110.2.15
Date: Tue Oct 21 20:44:31 2025

Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

Top-level Entity Name: Ti60_Demo

SDC Filename: F:/code/Efinity/lvbo/Ti60_Demo.pt.sdc

Timing Model: C4
	process : typical
	temperature : 0C to 85C
	voltage : 0.95 +/-30mV
	speedgrade : 4
	technology : t16ff
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name   Period (ns)  Frequency (MHz)    Waveform        Targets
dsi_byteclk_i    23.810         41.999     {0.000 11.905} {dsi_byteclk_i}
dsi_txcclk_i      5.952        168.011     {2.232 5.208}  {dsi_txcclk_i} 
dsi_serclk_i      5.952        168.011     {0.744 3.720}  {dsi_serclk_i} 
tdqss_clk         2.604        384.025     {0.000 1.302}  {tdqss_clk}    
core_clk          5.208        192.012     {0.000 2.604}  {core_clk}     
tac_clk           2.604        384.025     {0.000 1.302}  {tac_clk}      
twd_clk           2.604        384.025     {0.651 1.953}  {twd_clk}      
clk_sys          10.417         95.997     {0.000 5.208}  {clk_sys}      
clk_pixel        13.441         74.399     {0.000 6.720}  {clk_pixel}    
clk_pixel_10x     1.344        744.048     {0.336 1.008}  {clk_pixel_10x}
clk_lvds_1x      20.833         48.001     {0.000 10.416} {clk_lvds_1x}  
clk_lvds_7x       2.976        336.022     {0.744 2.232}  {clk_lvds_7x}  
clk_27m          62.500         16.000     {0.000 31.250} {clk_27m}      

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
 tdqss_clk      1.953        512.033         (R-R)
 core_clk       4.036        247.770         (R-R)
 tac_clk        2.175        459.770         (R-R)
 twd_clk        2.093        477.783         (R-R)
 clk_sys        6.646        150.466         (R-R)
 clk_pixel      4.906        203.832         (R-R)

Geomean max period: 3.246

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           2.604            0.651           (R-R)
   tdqss_clk        core_clk            2.604            2.120           (R-R)
   core_clk         tdqss_clk           2.604            1.064           (R-R)
   core_clk         core_clk            5.208            1.172           (R-R)
   core_clk         tac_clk             2.604            2.260           (R-R)
   core_clk         twd_clk             0.651            0.328           (R-R)
   core_clk         clk_sys             0.001           -0.584           (R-R)
   tac_clk          core_clk            2.604            2.106           (R-R)
   tac_clk          tac_clk             2.604            0.429           (R-R)
   tac_clk          clk_sys             0.001           -0.554           (R-R)
   twd_clk          core_clk            1.953            0.029           (R-R)
   twd_clk          twd_clk             2.604            0.511           (R-R)
   twd_clk          clk_sys             0.001           -0.439           (R-R)
   clk_sys          core_clk            0.001           -0.736           (R-R)
   clk_sys          tac_clk             0.001           -0.639           (R-R)
   clk_sys          twd_clk             0.001           -0.599           (R-R)
   clk_sys          clk_sys            10.417            3.771           (R-R)
   clk_sys          clk_pixel           0.001           -0.908           (R-R)
   clk_pixel        clk_sys             0.001           -1.098           (R-R)
   clk_pixel        clk_pixel          13.441            8.535           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           0.000           0.083            (R-R)
   tdqss_clk        core_clk            0.000           0.150            (R-R)
   core_clk         tdqss_clk           0.000           0.076            (R-R)
   core_clk         core_clk            0.000           0.034            (R-R)
   core_clk         tac_clk             0.000           0.067            (R-R)
   core_clk         twd_clk            -1.953           2.019            (R-R)
   core_clk         clk_sys             0.000           0.081            (R-R)
   tac_clk          core_clk            0.000           0.159            (R-R)
   tac_clk          tac_clk             0.000           0.026            (R-R)
   tac_clk          clk_sys             0.000           0.112            (R-R)
   twd_clk          core_clk           -0.651           0.932            (R-R)
   twd_clk          twd_clk             0.000           0.061            (R-R)
   twd_clk          clk_sys             0.000           0.131            (R-R)
   clk_sys          core_clk            0.000           0.145            (R-R)
   clk_sys          tac_clk             0.000           0.112            (R-R)
   clk_sys          twd_clk             0.000           0.095            (R-R)
   clk_sys          clk_sys             0.000           0.028            (R-R)
   clk_sys          clk_pixel           0.000           0.121            (R-R)
   clk_pixel        clk_sys             0.000           0.111            (R-R)
   clk_pixel        clk_pixel           0.000           0.095            (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (clk_pixel vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/rfifo_rst~FF|CLK                                                                                                                         
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|SR
Launch Clock  : clk_pixel (RISE)                                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                                       
Slack         : -1.098 (required time - arrival time)                                                                                                                
Delay         : 0.793                                                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.997
--------------------------------------
End-of-path arrival time       : 2.826

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159)
clk_pixel                       inpad        0.110             0.110             211        (0,159)
clk_pixel                       net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:74, Y:116
u_axi4_ctrl/rfifo_rst~FF|CLK    ff           0.000             1.829             211        (74,43)

Data Path
                                                                        name                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================
u_axi4_ctrl/rfifo_rst~FF|Q                                                                                                                                ff          0.113             0.113              2         (74,43)
u_axi4_ctrl/rfifo_rst                                                                                                                                     net         0.296             0.409              2         (74,43)
   Routing elements:
      Manhattan distance of X:6, Y:2
LUT__36834|in[0]                                                                                                                                          lut         0.054             0.463              2         (80,41)
LUT__36834|out                                                                                                                                            lut         0.000             0.463              6         (80,41)
u_axi4_ctrl/w_rfifo_rst                                                                                                                                   net         0.443             0.906              5         (80,41)
   Routing elements:
      Manhattan distance of X:0, Y:7
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|SR     ff          0.091             0.997              6         (80,48)

Capture Clock Path
                                                                         name                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================
clk_sys                                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:80, Y:114
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|CLK    ff           0.000             1.837             4505       (80,48)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/rfifo_rst~FF|CLK                                         
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_rst_int~FF|SR
Launch Clock  : clk_pixel (RISE)                                                     
Capture Clock : clk_sys (RISE)                                                       
Slack         : -1.098 (required time - arrival time)                                
Delay         : 0.793                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.997
--------------------------------------
End-of-path arrival time       : 2.826

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159)
clk_pixel                       inpad        0.110             0.110             211        (0,159)
clk_pixel                       net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:74, Y:116
u_axi4_ctrl/rfifo_rst~FF|CLK    ff           0.000             1.829             211        (74,43)

Data Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
u_axi4_ctrl/rfifo_rst~FF|Q                                                ff          0.113             0.113              2         (74,43)
u_axi4_ctrl/rfifo_rst                                                     net         0.296             0.409              2         (74,43)
   Routing elements:
      Manhattan distance of X:6, Y:2
LUT__36834|in[0]                                                          lut         0.054             0.463              2         (80,41)
LUT__36834|out                                                            lut         0.000             0.463              6         (80,41)
u_axi4_ctrl/w_rfifo_rst                                                   net         0.443             0.906              5         (80,41)
   Routing elements:
      Manhattan distance of X:0, Y:8
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_rst_int~FF|SR     ff          0.091             0.997              6         (80,49)

Capture Clock Path
                                 name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================
clk_sys                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:80, Y:113
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_rst_int~FF|CLK    ff           0.000             1.837             4505       (80,49)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/rfifo_rst~FF|CLK         
Path End      : u_axi4_ctrl/r_rfifo_rst~FF|D         
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_sys (RISE)                       
Slack         : -0.567 (required time - arrival time)
Delay         : 0.350                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.466
--------------------------------------
End-of-path arrival time       : 2.295

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159)
clk_pixel                       inpad        0.110             0.110             211        (0,159)
clk_pixel                       net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:74, Y:116
u_axi4_ctrl/rfifo_rst~FF|CLK    ff           0.000             1.829             211        (74,43)

Data Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
u_axi4_ctrl/rfifo_rst~FF|Q       ff          0.113             0.113              2         (74,43)
u_axi4_ctrl/rfifo_rst            net         0.296             0.409              2         (74,43)
   Routing elements:
      Manhattan distance of X:6, Y:2
LUT__36834|in[0]                 lut         0.054             0.463              2         (80,41)
LUT__36834|out                   lut         0.000             0.463              6         (80,41)
u_axi4_ctrl/r_rfifo_rst~FF|D     ff          0.003             0.466              6         (80,41)

Capture Clock Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
clk_sys                           inpad        0.000             0.000                0       (0,162)
clk_sys                           inpad        0.110             0.110             4505       (0,162)
clk_sys                           net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:80, Y:121
u_axi4_ctrl/r_rfifo_rst~FF|CLK    ff           0.000             1.837             4505       (80,41)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.408 (required time - arrival time)                                                                             
Delay         : 0.191                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.307
--------------------------------------
End-of-path arrival time       : 2.136

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:40, Y:116
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.829             211        (40,43)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|Q                  ff          0.113             0.113              2         (40,43)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]                       net         0.191             0.304              2         (40,43)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|D     ff          0.003             0.307              2         (45,43)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:45, Y:119
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|CLK    ff           0.000             1.837             4505       (45,43)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.408 (required time - arrival time)                                                                             
Delay         : 0.191                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.307
--------------------------------------
End-of-path arrival time       : 2.136

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:40, Y:110
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.829             211        (40,49)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|Q                  ff          0.113             0.113              2         (40,49)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]                       net         0.191             0.304              2         (40,49)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D     ff          0.003             0.307              2         (45,49)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:45, Y:113
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.837             4505       (45,49)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.408 (required time - arrival time)                                                                             
Delay         : 0.191                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.307
--------------------------------------
End-of-path arrival time       : 2.136

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:40, Y:90
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.829             211        (40,69)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|Q                  ff          0.113             0.113              2         (40,69)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]                       net         0.191             0.304              2         (40,69)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D     ff          0.003             0.307              2         (45,69)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:45, Y:93
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.837             4505       (45,69)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.403 (required time - arrival time)                                                                             
Delay         : 0.186                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.131

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:45, Y:87
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.829             211        (45,72)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|Q                  ff          0.113             0.113              2         (45,72)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]                       net         0.186             0.299              2         (45,72)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|D     ff          0.003             0.302              2         (50,72)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:50, Y:90
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|CLK    ff           0.000             1.837             4505       (50,72)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.401 (required time - arrival time)                                                                             
Delay         : 0.184                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.300
--------------------------------------
End-of-path arrival time       : 2.129

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:38, Y:104
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.829             211        (38,55)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|Q                  ff          0.113             0.113              2         (38,55)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]                       net         0.184             0.297              2         (38,55)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D     ff          0.003             0.300              2         (43,55)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:43, Y:107
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.837             4505       (43,55)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.394 (required time - arrival time)                                                                             
Delay         : 0.177                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.122

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:42, Y:111
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.829             211        (42,48)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|Q                  ff          0.113             0.113              2         (42,48)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]                       net         0.177             0.290              2         (42,48)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|D     ff          0.003             0.293              2         (47,48)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:47, Y:114
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|CLK    ff           0.000             1.837             4505       (47,48)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : -0.394 (required time - arrival time)                                                                             
Delay         : 0.177                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.122

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                  net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:41, Y:111
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.829             211        (41,48)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|Q                  ff          0.113             0.113              2         (41,48)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]                       net         0.177             0.290              2         (41,48)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D     ff          0.003             0.293              2         (46,48)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                 net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:46, Y:114
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.837             4505       (46,48)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : addr[10]~FF|D                                                                                           
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.651 (required time - arrival time)                                                                    
Delay         : 0.652                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.843
--------------------------------------
End-of-path arrival time       : 3.687

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (156,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[17] ram_8192x20     1.188             1.188              2         (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[14]               net             0.597             1.785              2         (156,62)
   Routing elements:
      Manhattan distance of X:33, Y:19
LUT__32922|in[0]                                                                                              lut             0.055             1.840              2         (189,81)
LUT__32922|out                                                                                                lut             0.000             1.840              2         (189,81)
addr[10]~FF|D                                                                                                 ff              0.003             1.843              2         (189,81)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
tdqss_clk          inpad        0.000             0.000               0        (110,0) 
tdqss_clk          inpad        0.110             0.110             124        (110,0) 
tdqss_clk          net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:79, Y:81
addr[10]~FF|CLK    ff           0.000             1.844             124        (189,81)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK
Path End      : addr[5]~FF|D                                                                                             
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.680 (required time - arrival time)                                                                     
Delay         : 0.623                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.814
--------------------------------------
End-of-path arrival time       : 3.658

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:76, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.844             124        (186,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RDATA[3] ram_8192x20     1.188             1.188              2         (186,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[35]               net             0.569             1.757              2         (186,62)
   Routing elements:
      Manhattan distance of X:20, Y:3
LUT__32917|in[1]                                                                                              lut             0.054             1.811              2         (166,59)
LUT__32917|out                                                                                                lut             0.000             1.811              2         (166,59)
addr[5]~FF|D                                                                                                  ff              0.003             1.814              2         (166,59)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:59
addr[5]~FF|CLK    ff           0.000             1.844             124        (166,59)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : addr[7]~FF|D                                                                                            
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.708 (required time - arrival time)                                                                    
Delay         : 0.595                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.786
--------------------------------------
End-of-path arrival time       : 3.630

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (156,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[13] ram_8192x20     1.188             1.188              2         (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[11]               net             0.541             1.729              2         (156,62)
   Routing elements:
      Manhattan distance of X:28, Y:15
LUT__32919|in[0]                                                                                              lut             0.054             1.783              2         (184,77)
LUT__32919|out                                                                                                lut             0.000             1.783              2         (184,77)
addr[7]~FF|D                                                                                                  ff              0.003             1.786              2         (184,77)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:74, Y:77
addr[7]~FF|CLK    ff           0.000             1.844             124        (184,77)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : addr[11]~FF|D                                                                                           
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.714 (required time - arrival time)                                                                    
Delay         : 0.589                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.780
--------------------------------------
End-of-path arrival time       : 3.624

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (156,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[18] ram_8192x20     1.188             1.188              2         (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[15]               net             0.534             1.722              2         (156,62)
   Routing elements:
      Manhattan distance of X:33, Y:1
LUT__32923|in[0]                                                                                              lut             0.055             1.777              2         (189,61)
LUT__32923|out                                                                                                lut             0.000             1.777              2         (189,61)
addr[11]~FF|D                                                                                                 ff              0.003             1.780              2         (189,61)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
tdqss_clk          inpad        0.000             0.000               0        (110,0) 
tdqss_clk          inpad        0.110             0.110             124        (110,0) 
tdqss_clk          net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:79, Y:61
addr[11]~FF|CLK    ff           0.000             1.844             124        (189,61)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|SR
Launch Clock  : tdqss_clk (RISE)                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                    
Slack         : 0.727 (required time - arrival time)                                                                                
Delay         : 1.563                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.767
--------------------------------------
End-of-path arrival time       : 3.611

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                   inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                   inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                   net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.844             124        (166,60)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|Q                   ff          0.113             0.113              85        (166,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn                        net         1.563             1.676              85        (166,60)
   Routing elements:
      Manhattan distance of X:29, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|SR     ff          0.091             1.767              85        (137,78)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:27, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             124        (137,78)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK
Path End      : ras~FF|D                                                                                                 
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.728 (required time - arrival time)                                                                     
Delay         : 0.575                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.766
--------------------------------------
End-of-path arrival time       : 3.610

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:61, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.844             124        (171,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RDATA[8] ram_8192x20     1.188             1.188              2         (171,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[23]               net             0.520             1.708              2         (171,62)
   Routing elements:
      Manhattan distance of X:18, Y:7
LUT__32441|in[0]                                                                                              lut             0.055             1.763              2         (189,69)
LUT__32441|out                                                                                                lut             0.000             1.763              2         (189,69)
ras~FF|D                                                                                                      ff              0.003             1.766              2         (189,69)

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:79, Y:69
 ras~FF|CLK     ff           0.000             1.844             124        (189,69)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK
Path End      : cas~FF|D                                                                                                 
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.770 (required time - arrival time)                                                                     
Delay         : 0.533                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.724
--------------------------------------
End-of-path arrival time       : 3.568

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:61, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.844             124        (171,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RDATA[7] ram_8192x20     1.188             1.188              2         (171,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[22]               net             0.478             1.666              2         (171,62)
   Routing elements:
      Manhattan distance of X:18, Y:6
LUT__32442|in[0]                                                                                              lut             0.055             1.721              2         (189,68)
LUT__32442|out                                                                                                lut             0.000             1.721              2         (189,68)
cas~FF|D                                                                                                      ff              0.003             1.724              2         (189,68)

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:79, Y:68
 cas~FF|CLK     ff           0.000             1.844             124        (189,68)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK
Path End      : addr[4]~FF|D                                                                                             
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.770 (required time - arrival time)                                                                     
Delay         : 0.533                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.724
--------------------------------------
End-of-path arrival time       : 3.568

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:76, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.844             124        (186,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RDATA[2] ram_8192x20     1.188             1.188              2         (186,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[34]               net             0.478             1.666              2         (186,62)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32916|in[1]                                                                                              lut             0.055             1.721              2         (189,57)
LUT__32916|out                                                                                                lut             0.000             1.721              2         (189,57)
addr[4]~FF|D                                                                                                  ff              0.003             1.724              2         (189,57)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:79, Y:57
addr[4]~FF|CLK    ff           0.000             1.844             124        (189,57)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK
Path End      : cs~FF|D                                                                                                  
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.783 (required time - arrival time)                                                                     
Delay         : 0.520                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.711
--------------------------------------
End-of-path arrival time       : 3.555

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:76, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.844             124        (186,62)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RDATA[18] ram_8192x20     1.188             1.188              2         (186,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[50]                net             0.466             1.654              2         (186,62)
   Routing elements:
      Manhattan distance of X:20, Y:6
LUT__32440|in[1]                                                                                               lut             0.054             1.708              2         (166,56)
LUT__32440|out                                                                                                 lut             0.000             1.708              2         (166,56)
cs~FF|D                                                                                                        ff              0.003             1.711              2         (166,56)

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:56
 cs~FF|CLK      ff           0.000             1.844             124        (166,56)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK
Path End      : reset~FF|D                                                                                               
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.787 (required time - arrival time)                                                                     
Delay         : 0.516                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.707
--------------------------------------
End-of-path arrival time       : 3.551

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:61, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.844             124        (171,62)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RDATA[11] ram_8192x20     1.188             1.188              2         (171,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[25]                net             0.461             1.649              2         (171,62)
   Routing elements:
      Manhattan distance of X:18, Y:9
LUT__32447|in[0]                                                                                               lut             0.055             1.704              2         (189,71)
LUT__32447|out                                                                                                 lut             0.000             1.704              2         (189,71)
reset~FF|D                                                                                                     ff              0.003             1.707              2         (189,71)

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
tdqss_clk       inpad        0.000             0.000               0        (110,0) 
tdqss_clk       inpad        0.110             0.110             124        (110,0) 
tdqss_clk       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:79, Y:71
reset~FF|CLK    ff           0.000             1.844             124        (189,71)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.120 (required time - arrival time)                                                                                               
Delay         : 0.201                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.317
--------------------------------------
End-of-path arrival time       : 2.161

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.844             124        (158,77)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                     ff          0.113             0.113              3         (158,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]                          net         0.201             0.314              3         (158,77)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.317              3         (158,82)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (158,82) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.122 (required time - arrival time)                                                                                               
Delay         : 0.199                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.315
--------------------------------------
End-of-path arrival time       : 2.159

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:53, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.844             124        (163,65)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                     ff          0.113             0.113              3         (163,65)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]                          net         0.199             0.312              3         (163,65)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.315              3         (168,65)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:51, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (168,65) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.129 (required time - arrival time)                                                                                               
Delay         : 0.192                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.308
--------------------------------------
End-of-path arrival time       : 2.152

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:47, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.844             124        (157,67)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                     ff          0.113             0.113              3         (157,67)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]                          net         0.192             0.305              3         (157,67)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.308              3         (162,67)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:57, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.787             743       (162,67) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.135 (required time - arrival time)                                                                                               
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.146

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.844             124        (162,73)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                     ff          0.113             0.113              3         (162,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]                          net         0.186             0.299              3         (162,73)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.003             0.302              3         (167,73)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:52, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.787             743       (167,73) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.143 (required time - arrival time)                                                                                               
Delay         : 0.178                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.294
--------------------------------------
End-of-path arrival time       : 2.138

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.844             124        (159,72)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                     ff          0.113             0.113              3         (159,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]                          net         0.178             0.291              3         (159,72)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.294              3         (164,72)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.787             743       (164,72) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.144 (required time - arrival time)                                                                                               
Delay         : 0.177                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.137

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                            net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.844             124        (158,62)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                         ff          0.113             0.113              4         (158,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]                              net         0.177             0.290              4         (158,62)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.293              4         (163,62)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:56, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (163,62) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.151 (required time - arrival time)                                                                                               
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.130

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:27, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             124        (137,78)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                     ff          0.113             0.113              3         (137,78)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]                          net         0.170             0.283              3         (137,78)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.286              3         (137,73)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:82, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.787             743       (137,73) 

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR
Launch Clock  : core_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                       
Slack         : 1.064 (required time - arrival time)                                                                   
Delay         : 1.030                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.040
+ Clock To Q + Data Path Delay : 1.234
--------------------------------------
End-of-path arrival time       : 3.274

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.930             2.040             743       (219,164)
   Routing elements:
      Manhattan distance of X:178, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             2.040             743       (41,63)  

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q       ff          0.113             0.113             730        (41,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn            net         1.030             1.143             730        (41,63) 
   Routing elements:
      Manhattan distance of X:125, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR     ff          0.091             1.234             730        (166,60)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                   inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                   inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                   net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.844             124        (166,60)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.162 (required time - arrival time)                                                                                                                       
Delay         : 0.932                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.040
+ Clock To Q + Data Path Delay : 1.136
--------------------------------------
End-of-path arrival time       : 3.176

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.930             2.040             743       (219,164)
   Routing elements:
      Manhattan distance of X:178, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             2.040             743       (41,63)  

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (41,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.932             1.045             730        (41,63) 
   Routing elements:
      Manhattan distance of X:95, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             1.136             730        (136,58)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.844             124        (136,58)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.162 (required time - arrival time)                                                                                                                       
Delay         : 0.932                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.040
+ Clock To Q + Data Path Delay : 1.136
--------------------------------------
End-of-path arrival time       : 3.176

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.930             2.040             743       (219,164)
   Routing elements:
      Manhattan distance of X:178, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             2.040             743       (41,63)  

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (41,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.932             1.045             730        (41,63) 
   Routing elements:
      Manhattan distance of X:95, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             1.136             730        (136,60)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.844             124        (136,60)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.162 (required time - arrival time)                                                                                                                       
Delay         : 0.932                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.040
+ Clock To Q + Data Path Delay : 1.136
--------------------------------------
End-of-path arrival time       : 3.176

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.930             2.040             743       (219,164)
   Routing elements:
      Manhattan distance of X:178, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             2.040             743       (41,63)  

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (41,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.932             1.045             730        (41,63) 
   Routing elements:
      Manhattan distance of X:95, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             1.136             730        (136,59)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.844             124        (136,59)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.228 (required time - arrival time)                                                                                               
Delay         : 0.207                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.323
--------------------------------------
End-of-path arrival time       : 2.110

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                               net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:57, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.787             743       (162,79) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                       ff          0.113             0.113              4         (162,79)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]                            net         0.207             0.320              4         (162,79)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.323              4         (162,84)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.844             124        (162,84)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 2.249 (required time - arrival time)                                                                                         
Delay         : 0.186                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.089

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:88, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.787             743       (131,76) 

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q              ff          0.113             0.113              2         (131,76)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p                   net         0.186             0.299              2         (131,76)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D     ff          0.003             0.302              2         (136,76)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                          net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.844             124        (136,76)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.249 (required time - arrival time)                                                                                               
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.089

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:57, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.787             743       (162,78) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|Q                   ff          0.113             0.113              3         (162,78)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]                        net         0.186             0.299              3         (162,78)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.003             0.302              3         (167,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.844             124        (167,78)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.249 (required time - arrival time)                                                                                               
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.089

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:58, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.787             743       (161,69) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                   ff          0.113             0.113              3         (161,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]                        net         0.186             0.299              3         (161,69)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.302              3         (166,69)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.844             124        (166,69)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.249 (required time - arrival time)                                                                                               
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.089

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:57, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.787             743       (162,80) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|Q                   ff          0.113             0.113              3         (162,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]                        net         0.186             0.299              3         (162,80)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.302              3         (167,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.844             124        (167,80)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.251 (required time - arrival time)                                                                                               
Delay         : 0.184                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.300
--------------------------------------
End-of-path arrival time       : 2.087

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:58, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (161,53) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                   ff          0.113             0.113              3         (161,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]                        net         0.184             0.297              3         (161,53)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.300              3         (166,53)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.844             124        (166,53)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : core_clk (RISE)                                                                                                              
Slack         : 1.172 (required time - arrival time)                                                                                         
Delay         : 2.647                                                                                                                        

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.926
--------------------------------------
End-of-path arrival time       : 5.713

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,102)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]                 ram_8192x20     1.188             1.188              74       (132,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]                      net             0.843             2.031              74       (132,102)
   Routing elements:
      Manhattan distance of X:18, Y:20
LUT__33499|in[0]                                                                                                              lut             0.055             2.086              74       (114,82) 
LUT__33499|out                                                                                                                lut             0.000             2.086               3       (114,82) 
n14672                                                                                                                        net             0.306             2.392               3       (114,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33500|in[1]                                                                                                              lut             0.055             2.447               3       (114,83) 
LUT__33500|out                                                                                                                lut             0.000             2.447               3       (114,83) 
n14673                                                                                                                        net             0.360             2.807               3       (114,83) 
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__33502|in[0]                                                                                                              lut             0.054             2.861               3       (121,86) 
LUT__33502|out                                                                                                                lut             0.000             2.861              17       (121,86) 
ceg_net764                                                                                                                    net             0.974             3.835              17       (121,86) 
   Routing elements:
      Manhattan distance of X:11, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FF|CE ff              0.091             3.926              17       (110,111)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FF|CLK    ff           0.000             1.787             743       (110,111)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][3]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                             
Slack         : 1.172 (required time - arrival time)                                                                                        
Delay         : 2.647                                                                                                                       

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.926
--------------------------------------
End-of-path arrival time       : 5.713

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,102)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]                ram_8192x20     1.188             1.188              74       (132,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]                     net             0.843             2.031              74       (132,102)
   Routing elements:
      Manhattan distance of X:18, Y:20
LUT__33499|in[0]                                                                                                             lut             0.055             2.086              74       (114,82) 
LUT__33499|out                                                                                                               lut             0.000             2.086               3       (114,82) 
n14672                                                                                                                       net             0.306             2.392               3       (114,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33500|in[1]                                                                                                             lut             0.055             2.447               3       (114,83) 
LUT__33500|out                                                                                                               lut             0.000             2.447               3       (114,83) 
n14673                                                                                                                       net             0.360             2.807               3       (114,83) 
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__33502|in[0]                                                                                                             lut             0.054             2.861               3       (121,86) 
LUT__33502|out                                                                                                               lut             0.000             2.861              17       (121,86) 
ceg_net764                                                                                                                   net             0.974             3.835              17       (121,86) 
   Routing elements:
      Manhattan distance of X:11, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][3]~FF|CE ff              0.091             3.926              17       (110,88) 

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                         net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][3]~FF|CLK    ff           0.000             1.787             743       (110,88) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][4]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                             
Slack         : 1.172 (required time - arrival time)                                                                                        
Delay         : 2.647                                                                                                                       

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.926
--------------------------------------
End-of-path arrival time       : 5.713

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,102)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]                ram_8192x20     1.188             1.188              74       (132,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]                     net             0.843             2.031              74       (132,102)
   Routing elements:
      Manhattan distance of X:18, Y:20
LUT__33499|in[0]                                                                                                             lut             0.055             2.086              74       (114,82) 
LUT__33499|out                                                                                                               lut             0.000             2.086               3       (114,82) 
n14672                                                                                                                       net             0.306             2.392               3       (114,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33500|in[1]                                                                                                             lut             0.055             2.447               3       (114,83) 
LUT__33500|out                                                                                                               lut             0.000             2.447               3       (114,83) 
n14673                                                                                                                       net             0.360             2.807               3       (114,83) 
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__33502|in[0]                                                                                                             lut             0.054             2.861               3       (121,86) 
LUT__33502|out                                                                                                               lut             0.000             2.861              17       (121,86) 
ceg_net764                                                                                                                   net             0.974             3.835              17       (121,86) 
   Routing elements:
      Manhattan distance of X:11, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][4]~FF|CE ff              0.091             3.926              17       (110,89) 

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                         net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][4]~FF|CLK    ff           0.000             1.787             743       (110,89) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][4]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                             
Slack         : 1.268 (required time - arrival time)                                                                                        
Delay         : 2.551                                                                                                                       

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.830
--------------------------------------
End-of-path arrival time       : 5.617

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,102)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]                ram_8192x20     1.188             1.188              39       (132,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]                     net             0.747             1.935              39       (132,102)
   Routing elements:
      Manhattan distance of X:18, Y:20
LUT__33499|in[1]                                                                                                             lut             0.055             1.990              39       (114,82) 
LUT__33499|out                                                                                                               lut             0.000             1.990               3       (114,82) 
n14672                                                                                                                       net             0.306             2.296               3       (114,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33500|in[1]                                                                                                             lut             0.055             2.351               3       (114,83) 
LUT__33500|out                                                                                                               lut             0.000             2.351               3       (114,83) 
n14673                                                                                                                       net             0.360             2.711               3       (114,83) 
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__33502|in[0]                                                                                                             lut             0.054             2.765               3       (121,86) 
LUT__33502|out                                                                                                               lut             0.000             2.765              17       (121,86) 
ceg_net764                                                                                                                   net             0.974             3.739              17       (121,86) 
   Routing elements:
      Manhattan distance of X:11, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][4]~FF|CE ff              0.091             3.830              17       (110,89) 

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                         net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][4]~FF|CLK    ff           0.000             1.787             743       (110,89) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][3]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                             
Slack         : 1.268 (required time - arrival time)                                                                                        
Delay         : 2.551                                                                                                                       

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.830
--------------------------------------
End-of-path arrival time       : 5.617

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,102)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]                ram_8192x20     1.188             1.188              39       (132,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]                     net             0.747             1.935              39       (132,102)
   Routing elements:
      Manhattan distance of X:18, Y:20
LUT__33499|in[1]                                                                                                             lut             0.055             1.990              39       (114,82) 
LUT__33499|out                                                                                                               lut             0.000             1.990               3       (114,82) 
n14672                                                                                                                       net             0.306             2.296               3       (114,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33500|in[1]                                                                                                             lut             0.055             2.351               3       (114,83) 
LUT__33500|out                                                                                                               lut             0.000             2.351               3       (114,83) 
n14673                                                                                                                       net             0.360             2.711               3       (114,83) 
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__33502|in[0]                                                                                                             lut             0.054             2.765               3       (121,86) 
LUT__33502|out                                                                                                               lut             0.000             2.765              17       (121,86) 
ceg_net764                                                                                                                   net             0.974             3.739              17       (121,86) 
   Routing elements:
      Manhattan distance of X:11, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][3]~FF|CE ff              0.091             3.830              17       (110,88) 

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                         net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][3]~FF|CLK    ff           0.000             1.787             743       (110,88) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : core_clk (RISE)                                                                                                              
Slack         : 1.268 (required time - arrival time)                                                                                         
Delay         : 2.551                                                                                                                        

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.830
--------------------------------------
End-of-path arrival time       : 5.617

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,102)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]                 ram_8192x20     1.188             1.188              39       (132,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]                      net             0.747             1.935              39       (132,102)
   Routing elements:
      Manhattan distance of X:18, Y:20
LUT__33499|in[1]                                                                                                              lut             0.055             1.990              39       (114,82) 
LUT__33499|out                                                                                                                lut             0.000             1.990               3       (114,82) 
n14672                                                                                                                        net             0.306             2.296               3       (114,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33500|in[1]                                                                                                              lut             0.055             2.351               3       (114,83) 
LUT__33500|out                                                                                                                lut             0.000             2.351               3       (114,83) 
n14673                                                                                                                        net             0.360             2.711               3       (114,83) 
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__33502|in[0]                                                                                                              lut             0.054             2.765               3       (121,86) 
LUT__33502|out                                                                                                                lut             0.000             2.765              17       (121,86) 
ceg_net764                                                                                                                    net             0.974             3.739              17       (121,86) 
   Routing elements:
      Manhattan distance of X:11, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FF|CE ff              0.091             3.830              17       (110,111)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FF|CLK    ff           0.000             1.787             743       (110,111)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][1]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                             
Slack         : 1.289 (required time - arrival time)                                                                                        
Delay         : 2.530                                                                                                                       

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.809
--------------------------------------
End-of-path arrival time       : 5.596

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,102)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]                ram_8192x20     1.188             1.188              74       (132,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]                     net             0.843             2.031              74       (132,102)
   Routing elements:
      Manhattan distance of X:18, Y:20
LUT__33499|in[0]                                                                                                             lut             0.055             2.086              74       (114,82) 
LUT__33499|out                                                                                                               lut             0.000             2.086               3       (114,82) 
n14672                                                                                                                       net             0.306             2.392               3       (114,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33500|in[1]                                                                                                             lut             0.055             2.447               3       (114,83) 
LUT__33500|out                                                                                                               lut             0.000             2.447               3       (114,83) 
n14673                                                                                                                       net             0.360             2.807               3       (114,83) 
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__33502|in[0]                                                                                                             lut             0.054             2.861               3       (121,86) 
LUT__33502|out                                                                                                               lut             0.000             2.861              17       (121,86) 
ceg_net764                                                                                                                   net             0.857             3.718              17       (121,86) 
   Routing elements:
      Manhattan distance of X:4, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][1]~FF|CE ff              0.091             3.809              17       (125,106)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                         net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][1]~FF|CLK    ff           0.000             1.787             743       (125,106)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][2]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                             
Slack         : 1.299 (required time - arrival time)                                                                                        
Delay         : 2.520                                                                                                                       

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.799
--------------------------------------
End-of-path arrival time       : 5.586

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,102)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]                ram_8192x20     1.188             1.188              74       (132,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]                     net             0.843             2.031              74       (132,102)
   Routing elements:
      Manhattan distance of X:18, Y:20
LUT__33499|in[0]                                                                                                             lut             0.055             2.086              74       (114,82) 
LUT__33499|out                                                                                                               lut             0.000             2.086               3       (114,82) 
n14672                                                                                                                       net             0.306             2.392               3       (114,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33500|in[1]                                                                                                             lut             0.055             2.447               3       (114,83) 
LUT__33500|out                                                                                                               lut             0.000             2.447               3       (114,83) 
n14673                                                                                                                       net             0.360             2.807               3       (114,83) 
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__33502|in[0]                                                                                                             lut             0.054             2.861               3       (121,86) 
LUT__33502|out                                                                                                               lut             0.000             2.861              17       (121,86) 
ceg_net764                                                                                                                   net             0.847             3.708              17       (121,86) 
   Routing elements:
      Manhattan distance of X:16, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][2]~FF|CE ff              0.091             3.799              17       (137,90) 

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                         net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:82, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][2]~FF|CLK    ff           0.000             1.787             743       (137,90) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[0]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                           
Capture Clock : core_clk (RISE)                                                                                                           
Slack         : 1.320 (required time - arrival time)                                                                                      
Delay         : 2.952                                                                                                                     

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 2.409
+ Clock To Q + Data Path Delay : 3.156
--------------------------------------
End-of-path arrival time       : 5.565

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.299             2.409             743       (219,164)
   Routing elements:
      Manhattan distance of X:114, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|CLK    ff           0.000             2.409             743       (105,74) 

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|Q           ff          0.113             0.113               9        (105,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]                net         0.643             0.756               9        (105,74)
   Routing elements:
      Manhattan distance of X:23, Y:2
LUT__33244|in[2]                                                                                                               lut         0.054             0.810               9        (128,76)
LUT__33244|out                                                                                                                 lut         0.000             0.810               2        (128,76)
n14442                                                                                                                         net         0.270             1.080               2        (128,76)
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__33245|in[3]                                                                                                               lut         0.054             1.134               2        (121,76)
LUT__33245|out                                                                                                                 lut         0.000             1.134              15        (121,76)
n14443                                                                                                                         net         0.624             1.758              15        (121,76)
   Routing elements:
      Manhattan distance of X:12, Y:3
LUT__33488|in[0]                                                                                                               lut         0.054             1.812              15        (109,79)
LUT__33488|out                                                                                                                 lut         0.000             1.812              13        (109,79)
n14669                                                                                                                         net         0.471             2.283              13        (109,79)
   Routing elements:
      Manhattan distance of X:13, Y:7
LUT__33490|in[0]                                                                                                               lut         0.054             2.337              13        (122,86)
LUT__33490|out                                                                                                                 lut         0.000             2.337               9        (122,86)
ceg_net490                                                                                                                     net         0.728             3.065               9        (122,86)
   Routing elements:
      Manhattan distance of X:4, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[0]~FF|CE     ff          0.091             3.156               9        (118,82)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
core_clk                                                                                                                       inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                       inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                       net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[0]~FF|CLK    ff           0.000             1.787             743       (118,82) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][0]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                             
Slack         : 1.344 (required time - arrival time)                                                                                        
Delay         : 2.475                                                                                                                       

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.754
--------------------------------------
End-of-path arrival time       : 5.541

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,102)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]                ram_8192x20     1.188             1.188              74       (132,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]                     net             0.843             2.031              74       (132,102)
   Routing elements:
      Manhattan distance of X:18, Y:20
LUT__33499|in[0]                                                                                                             lut             0.055             2.086              74       (114,82) 
LUT__33499|out                                                                                                               lut             0.000             2.086               3       (114,82) 
n14672                                                                                                                       net             0.306             2.392               3       (114,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33500|in[1]                                                                                                             lut             0.055             2.447               3       (114,83) 
LUT__33500|out                                                                                                               lut             0.000             2.447               3       (114,83) 
n14673                                                                                                                       net             0.360             2.807               3       (114,83) 
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__33502|in[0]                                                                                                             lut             0.054             2.861               3       (121,86) 
LUT__33502|out                                                                                                               lut             0.000             2.861              17       (121,86) 
ceg_net764                                                                                                                   net             0.802             3.663              17       (121,86) 
   Routing elements:
      Manhattan distance of X:12, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][0]~FF|CE ff              0.091             3.754              17       (133,103)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                         net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:86, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][0]~FF|CLK    ff           0.000             1.787             743       (133,103)

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.260 (required time - arrival time)                                                                                                   
Delay         : 0.189                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.305
--------------------------------------
End-of-path arrival time       : 2.092

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:157, Y:113
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (62,51)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                     ff          0.113             0.113              3         (62,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]                          net         0.189             0.302              3         (62,51)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.305              3         (67,51)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:44, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.858             296        (67,51)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.260 (required time - arrival time)                                                                                                   
Delay         : 0.189                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.305
--------------------------------------
End-of-path arrival time       : 2.092

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:166, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.787             743       (53,48)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                         ff          0.113             0.113              5         (53,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]                              net         0.189             0.302              5         (53,48)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.305              5         (58,48)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:53, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.858             296        (58,48)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 2.265 (required time - arrival time)                                                                                     
Delay         : 0.184                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.300
--------------------------------------
End-of-path arrival time       : 2.087

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:97, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.787             743       (122,47) 

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q      ff          0.113             0.113              2         (122,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]           net         0.184             0.297              2         (122,47)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D     ff          0.003             0.300              2         (127,47)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                       inpad        0.110             0.110             296        (111,0) 
tac_clk                                                                                                                       net          1.748             1.858             296        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.858             296        (127,47)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.269 (required time - arrival time)                                                                                                   
Delay         : 0.180                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.296
--------------------------------------
End-of-path arrival time       : 2.083

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:134, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (85,45)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                     ff          0.113             0.113              3         (85,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]                          net         0.180             0.293              3         (85,45)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.296              3         (85,40)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:26, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.858             296        (85,40)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.272 (required time - arrival time)                                                                                                   
Delay         : 0.177                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.080

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:112
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.787             743       (74,52)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                     ff          0.113             0.113              3         (74,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]                          net         0.177             0.290              3         (74,52)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.293              3         (79,52)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.858             296        (79,52)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.272 (required time - arrival time)                                                                                                   
Delay         : 0.177                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.080

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:175, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.787             743       (44,44)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                     ff          0.113             0.113              3         (44,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]                          net         0.177             0.290              3         (44,44)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.003             0.293              3         (44,39)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:67, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.858             296        (44,39)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.278 (required time - arrival time)                                                                                                   
Delay         : 0.171                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.074

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:170, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.787             743       (49,62)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                     ff          0.113             0.113              3         (49,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]                          net         0.171             0.284              3         (49,62)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.287              3         (49,57)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:62, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.858             296        (49,57)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.279 (required time - arrival time)                                                                                                   
Delay         : 0.170                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.073

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:155, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.787             743       (64,41)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                     ff          0.113             0.113              3         (64,41)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]                          net         0.170             0.283              3         (64,41)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.286              3         (64,36)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:47, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.858             296        (64,36)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 0.328 (required time - arrival time)                                                                                   
Delay         : 0.175                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.291
--------------------------------------
End-of-path arrival time       : 2.078

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.406

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:159, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.787             743       (60,71)  

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q     ff          0.113             0.113              2         (60,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1          net         0.175             0.288              2         (60,71)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D     ff          0.003             0.291              2         (60,66)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                    net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:159, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.865             554       (60,66)  

################################################################################
Path Detail Report (core_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : -0.584 (required time - arrival time)                                                                                                                   
Delay         : 0.448                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.652
--------------------------------------
End-of-path arrival time       : 2.439

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:95, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (124,126)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             128       (124,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.448             0.561             128       (124,126)
   Routing elements:
      Manhattan distance of X:0, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR     ff          0.091             0.652             128       (124,134)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                                      inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                                                      net          1.854             1.964             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:124, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|CLK    ff           0.000             1.964             4505      (124,134)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : -0.584 (required time - arrival time)                                                                                                                   
Delay         : 0.448                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.652
--------------------------------------
End-of-path arrival time       : 2.439

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:95, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (124,126)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             128       (124,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.448             0.561             128       (124,126)
   Routing elements:
      Manhattan distance of X:0, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR     ff          0.091             0.652             128       (124,133)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                                      inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                                                      net          1.854             1.964             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:124, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|CLK    ff           0.000             1.964             4505      (124,133)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : -0.584 (required time - arrival time)                                                                                                                   
Delay         : 0.448                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.652
--------------------------------------
End-of-path arrival time       : 2.439

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:95, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (124,126)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             128       (124,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.448             0.561             128       (124,126)
   Routing elements:
      Manhattan distance of X:0, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR     ff          0.091             0.652             128       (124,136)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                                      inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                                                      net          1.854             1.964             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:124, Y:26
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|CLK    ff           0.000             1.964             4505      (124,136)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR  
Launch Clock  : core_clk (RISE)                                                                               
Capture Clock : clk_sys (RISE)                                                                                
Slack         : -0.584 (required time - arrival time)                                                         
Delay         : 0.448                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.652
--------------------------------------
End-of-path arrival time       : 2.439

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:95, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (124,126)

Data Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q     ff          0.113             0.113             128       (124,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done          net         0.448             0.561             128       (124,126)
   Routing elements:
      Manhattan distance of X:0, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR     ff          0.091             0.652             128       (124,137)

Capture Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk_sys                                                                                          inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                          inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                          net          1.854             1.964             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:124, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|CLK    ff           0.000             1.964             4505      (124,137)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : -0.584 (required time - arrival time)                                                                                                                   
Delay         : 0.448                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.652
--------------------------------------
End-of-path arrival time       : 2.439

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:95, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (124,126)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             128       (124,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.448             0.561             128       (124,126)
   Routing elements:
      Manhattan distance of X:0, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR     ff          0.091             0.652             128       (124,135)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                                      inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                                                      net          1.854             1.964             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:124, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|CLK    ff           0.000             1.964             4505      (124,135)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.395 (required time - arrival time)                                                                                              
Delay         : 0.220                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.336
--------------------------------------
End-of-path arrival time       : 2.123

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:90, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (129,119)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF|Q                     ff          0.113             0.113              3        (129,119)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]                          net         0.220             0.333              3        (129,119)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.336              3        (129,124)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             4505      (129,124)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : -0.376 (required time - arrival time)                                                                                               
Delay         : 0.201                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.317
--------------------------------------
End-of-path arrival time       : 2.104

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                    inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                    net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (154,53) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF|Q                   ff          0.113             0.113              3         (154,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]                        net         0.201             0.314              3         (154,53)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.317              3         (159,53)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             4505       (159,53)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.375 (required time - arrival time)                                                                                              
Delay         : 0.200                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.316
--------------------------------------
End-of-path arrival time       : 2.103

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.787             743       (139,112)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FF|Q                     ff          0.113             0.113              3        (139,112)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]                          net         0.200             0.313              3        (139,112)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.003             0.316              3        (134,112)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:134, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.837             4505      (134,112)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.374 (required time - arrival time)                                                                                              
Delay         : 0.199                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.315
--------------------------------------
End-of-path arrival time       : 2.102

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (121,109)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|Q                     ff          0.113             0.113              3        (121,109)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]                          net         0.199             0.312              3        (121,109)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.315              3        (126,109)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             4505      (126,109)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.372 (required time - arrival time)                                                                                              
Delay         : 0.197                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.313
--------------------------------------
End-of-path arrival time       : 2.100

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:100, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (119,114)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FF|Q                     ff          0.113             0.113              3        (119,114)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]                          net         0.197             0.310              3        (119,114)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.313              3        (124,114)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:124, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             4505      (124,114)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.106 (required time - arrival time)                                                                                                   
Delay         : 0.201                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.317
--------------------------------------
End-of-path arrival time       : 2.175

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:26, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.858             296        (85,44)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                       ff          0.113             0.113              4         (85,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]                            net         0.201             0.314              4         (85,44)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.317              4         (90,44)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:129, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (90,44)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.121 (required time - arrival time)                                                                                                   
Delay         : 0.186                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.160

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:52, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.858             296        (59,45)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                   ff          0.113             0.113              3         (59,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]                        net         0.186             0.299              3         (59,45)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.302              3         (64,45)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:155, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (64,45)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.121 (required time - arrival time)                                                                                                   
Delay         : 0.186                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.160

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                   ff          0.113             0.113              3         (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]                        net         0.186             0.299              3         (51,88)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.302              3         (56,88)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:163, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.787             743       (56,88)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.121 (required time - arrival time)                                                                                                   
Delay         : 0.186                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.160

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:52, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.858             296        (59,42)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                   ff          0.113             0.113              3         (59,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]                        net         0.186             0.299              3         (59,42)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.302              3         (64,42)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:155, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.787             743       (64,42)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.123 (required time - arrival time)                                                                                                   
Delay         : 0.184                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.300
--------------------------------------
End-of-path arrival time       : 2.158

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:58, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.858             296        (53,38)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                   ff          0.113             0.113              3         (53,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]                        net         0.184             0.297              3         (53,38)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.300              3         (58,38)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:161, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (58,38)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.136 (required time - arrival time)                                                                                                   
Delay         : 0.171                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.145

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:58, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.858             296        (53,59)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                   ff          0.113             0.113              3         (53,59)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]                        net         0.171             0.284              3         (53,59)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.287              3         (53,54)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:166, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.787             743       (53,54)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.137 (required time - arrival time)                                                                                                   
Delay         : 0.170                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.144

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:77, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.858             296        (34,7) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                   ff          0.113             0.113              3          (34,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]                        net         0.170             0.283              3          (34,7)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.003             0.286              3          (34,2)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:185, Y:162
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.787             743       (34,2)   

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CE 
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.429 (required time - arrival time)                                                                                       
Delay         : 1.861                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 2.065
--------------------------------------
End-of-path arrival time       : 3.923

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q      ff          0.113             0.113               3        (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]           net         0.579             0.692               3        (51,88)
   Routing elements:
      Manhattan distance of X:8, Y:44
LUT__32749|in[3]                                                                                                               lut         0.054             0.746               3        (59,44)
LUT__32749|out                                                                                                                 lut         0.000             0.746               2        (59,44)
n14302                                                                                                                         net         0.308             1.054               2        (59,44)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__32752|in[1]                                                                                                               lut         0.054             1.108               2        (55,43)
LUT__32752|out                                                                                                                 lut         0.000             1.108               2        (55,43)
n14305                                                                                                                         net         0.218             1.326               2        (55,43)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__32754|in[0]                                                                                                               lut         0.054             1.380               2        (50,39)
LUT__32754|out                                                                                                                 lut         0.000             1.380              14        (50,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                          net         0.594             1.974              14        (50,39)
   Routing elements:
      Manhattan distance of X:16, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CE     ff          0.091             2.065              14        (34,7) 

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:77, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.858             296        (34,7) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CE     
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.441 (required time - arrival time)                                                                                       
Delay         : 1.849                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 2.053
--------------------------------------
End-of-path arrival time       : 3.911

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q     ff          0.113             0.113               3        (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]          net         0.579             0.692               3        (51,88)
   Routing elements:
      Manhattan distance of X:8, Y:44
LUT__32749|in[3]                                                                                                              lut         0.054             0.746               3        (59,44)
LUT__32749|out                                                                                                                lut         0.000             0.746               2        (59,44)
n14302                                                                                                                        net         0.308             1.054               2        (59,44)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__32752|in[1]                                                                                                              lut         0.054             1.108               2        (55,43)
LUT__32752|out                                                                                                                lut         0.000             1.108               2        (55,43)
n14305                                                                                                                        net         0.218             1.326               2        (55,43)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__32754|in[0]                                                                                                              lut         0.054             1.380               2        (50,39)
LUT__32754|out                                                                                                                lut         0.000             1.380              14        (50,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                         net         0.582             1.962              14        (50,39)
   Routing elements:
      Manhattan distance of X:35, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CE        ff          0.091             2.053              14        (85,44)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:26, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.858             296        (85,44)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CE 
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.472 (required time - arrival time)                                                                                       
Delay         : 1.818                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 2.022
--------------------------------------
End-of-path arrival time       : 3.880

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q      ff          0.113             0.113               3        (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]           net         0.579             0.692               3        (51,88)
   Routing elements:
      Manhattan distance of X:8, Y:44
LUT__32749|in[3]                                                                                                               lut         0.054             0.746               3        (59,44)
LUT__32749|out                                                                                                                 lut         0.000             0.746               2        (59,44)
n14302                                                                                                                         net         0.308             1.054               2        (59,44)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__32752|in[1]                                                                                                               lut         0.054             1.108               2        (55,43)
LUT__32752|out                                                                                                                 lut         0.000             1.108               2        (55,43)
n14305                                                                                                                         net         0.218             1.326               2        (55,43)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__32754|in[0]                                                                                                               lut         0.054             1.380               2        (50,39)
LUT__32754|out                                                                                                                 lut         0.000             1.380              14        (50,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                          net         0.551             1.931              14        (50,39)
   Routing elements:
      Manhattan distance of X:9, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CE     ff          0.091             2.022              14        (59,42)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:52, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.858             296        (59,42)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CE 
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.505 (required time - arrival time)                                                                                       
Delay         : 1.785                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 1.989
--------------------------------------
End-of-path arrival time       : 3.847

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q      ff          0.113             0.113               3        (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]           net         0.579             0.692               3        (51,88)
   Routing elements:
      Manhattan distance of X:8, Y:44
LUT__32749|in[3]                                                                                                               lut         0.054             0.746               3        (59,44)
LUT__32749|out                                                                                                                 lut         0.000             0.746               2        (59,44)
n14302                                                                                                                         net         0.308             1.054               2        (59,44)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__32752|in[1]                                                                                                               lut         0.054             1.108               2        (55,43)
LUT__32752|out                                                                                                                 lut         0.000             1.108               2        (55,43)
n14305                                                                                                                         net         0.218             1.326               2        (55,43)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__32754|in[0]                                                                                                               lut         0.054             1.380               2        (50,39)
LUT__32754|out                                                                                                                 lut         0.000             1.380              14        (50,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                          net         0.518             1.898              14        (50,39)
   Routing elements:
      Manhattan distance of X:3, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CE     ff          0.091             1.989              14        (53,59)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:58, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.858             296        (53,59)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[2]~FF|CE     
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.532 (required time - arrival time)                                                                                       
Delay         : 1.758                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 1.962
--------------------------------------
End-of-path arrival time       : 3.820

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q     ff          0.113             0.113               3        (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]          net         0.579             0.692               3        (51,88)
   Routing elements:
      Manhattan distance of X:8, Y:44
LUT__32749|in[3]                                                                                                              lut         0.054             0.746               3        (59,44)
LUT__32749|out                                                                                                                lut         0.000             0.746               2        (59,44)
n14302                                                                                                                        net         0.308             1.054               2        (59,44)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__32752|in[1]                                                                                                              lut         0.054             1.108               2        (55,43)
LUT__32752|out                                                                                                                lut         0.000             1.108               2        (55,43)
n14305                                                                                                                        net         0.218             1.326               2        (55,43)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__32754|in[0]                                                                                                              lut         0.054             1.380               2        (50,39)
LUT__32754|out                                                                                                                lut         0.000             1.380              14        (50,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                         net         0.491             1.871              14        (50,39)
   Routing elements:
      Manhattan distance of X:5, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[2]~FF|CE        ff          0.091             1.962              14        (55,36)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[2]~FF|CLK    ff           0.000             1.858             296        (55,36)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[0]~FF|CE     
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.532 (required time - arrival time)                                                                                       
Delay         : 1.758                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 1.962
--------------------------------------
End-of-path arrival time       : 3.820

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q     ff          0.113             0.113               3        (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]          net         0.579             0.692               3        (51,88)
   Routing elements:
      Manhattan distance of X:8, Y:44
LUT__32749|in[3]                                                                                                              lut         0.054             0.746               3        (59,44)
LUT__32749|out                                                                                                                lut         0.000             0.746               2        (59,44)
n14302                                                                                                                        net         0.308             1.054               2        (59,44)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__32752|in[1]                                                                                                              lut         0.054             1.108               2        (55,43)
LUT__32752|out                                                                                                                lut         0.000             1.108               2        (55,43)
n14305                                                                                                                        net         0.218             1.326               2        (55,43)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__32754|in[0]                                                                                                              lut         0.054             1.380               2        (50,39)
LUT__32754|out                                                                                                                lut         0.000             1.380              14        (50,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                         net         0.491             1.871              14        (50,39)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[0]~FF|CE        ff          0.091             1.962              14        (55,39)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[0]~FF|CLK    ff           0.000             1.858             296        (55,39)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[1]~FF|CE     
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.532 (required time - arrival time)                                                                                       
Delay         : 1.758                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 1.962
--------------------------------------
End-of-path arrival time       : 3.820

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q     ff          0.113             0.113               3        (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]          net         0.579             0.692               3        (51,88)
   Routing elements:
      Manhattan distance of X:8, Y:44
LUT__32749|in[3]                                                                                                              lut         0.054             0.746               3        (59,44)
LUT__32749|out                                                                                                                lut         0.000             0.746               2        (59,44)
n14302                                                                                                                        net         0.308             1.054               2        (59,44)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__32752|in[1]                                                                                                              lut         0.054             1.108               2        (55,43)
LUT__32752|out                                                                                                                lut         0.000             1.108               2        (55,43)
n14305                                                                                                                        net         0.218             1.326               2        (55,43)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__32754|in[0]                                                                                                              lut         0.054             1.380               2        (50,39)
LUT__32754|out                                                                                                                lut         0.000             1.380              14        (50,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                         net         0.491             1.871              14        (50,39)
   Routing elements:
      Manhattan distance of X:5, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[1]~FF|CE        ff          0.091             1.962              14        (55,37)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[1]~FF|CLK    ff           0.000             1.858             296        (55,37)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[3]~FF|CE     
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.532 (required time - arrival time)                                                                                       
Delay         : 1.758                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 1.962
--------------------------------------
End-of-path arrival time       : 3.820

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q     ff          0.113             0.113               3        (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]          net         0.579             0.692               3        (51,88)
   Routing elements:
      Manhattan distance of X:8, Y:44
LUT__32749|in[3]                                                                                                              lut         0.054             0.746               3        (59,44)
LUT__32749|out                                                                                                                lut         0.000             0.746               2        (59,44)
n14302                                                                                                                        net         0.308             1.054               2        (59,44)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__32752|in[1]                                                                                                              lut         0.054             1.108               2        (55,43)
LUT__32752|out                                                                                                                lut         0.000             1.108               2        (55,43)
n14305                                                                                                                        net         0.218             1.326               2        (55,43)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__32754|in[0]                                                                                                              lut         0.054             1.380               2        (50,39)
LUT__32754|out                                                                                                                lut         0.000             1.380              14        (50,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                         net         0.491             1.871              14        (50,39)
   Routing elements:
      Manhattan distance of X:5, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[3]~FF|CE        ff          0.091             1.962              14        (55,41)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[3]~FF|CLK    ff           0.000             1.858             296        (55,41)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CE 
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.546 (required time - arrival time)                                                                                       
Delay         : 1.744                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 1.948
--------------------------------------
End-of-path arrival time       : 3.806

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q      ff          0.113             0.113               3        (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]           net         0.579             0.692               3        (51,88)
   Routing elements:
      Manhattan distance of X:8, Y:44
LUT__32749|in[3]                                                                                                               lut         0.054             0.746               3        (59,44)
LUT__32749|out                                                                                                                 lut         0.000             0.746               2        (59,44)
n14302                                                                                                                         net         0.308             1.054               2        (59,44)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__32752|in[1]                                                                                                               lut         0.054             1.108               2        (55,43)
LUT__32752|out                                                                                                                 lut         0.000             1.108               2        (55,43)
n14305                                                                                                                         net         0.218             1.326               2        (55,43)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__32754|in[0]                                                                                                               lut         0.054             1.380               2        (50,39)
LUT__32754|out                                                                                                                 lut         0.000             1.380              14        (50,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                          net         0.477             1.857              14        (50,39)
   Routing elements:
      Manhattan distance of X:9, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CE     ff          0.091             1.948              14        (59,45)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:52, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.858             296        (59,45)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[5]~FF|CE     
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.568 (required time - arrival time)                                                                                       
Delay         : 1.722                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 1.926
--------------------------------------
End-of-path arrival time       : 3.784

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             296        (51,88)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q     ff          0.113             0.113               3        (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]          net         0.579             0.692               3        (51,88)
   Routing elements:
      Manhattan distance of X:8, Y:44
LUT__32749|in[3]                                                                                                              lut         0.054             0.746               3        (59,44)
LUT__32749|out                                                                                                                lut         0.000             0.746               2        (59,44)
n14302                                                                                                                        net         0.308             1.054               2        (59,44)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__32752|in[1]                                                                                                              lut         0.054             1.108               2        (55,43)
LUT__32752|out                                                                                                                lut         0.000             1.108               2        (55,43)
n14305                                                                                                                        net         0.218             1.326               2        (55,43)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__32754|in[0]                                                                                                              lut         0.054             1.380               2        (50,39)
LUT__32754|out                                                                                                                lut         0.000             1.380              14        (50,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                         net         0.455             1.835              14        (50,39)
   Routing elements:
      Manhattan distance of X:14, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[5]~FF|CE        ff          0.091             1.926              14        (64,38)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:47, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[5]~FF|CLK    ff           0.000             1.858             296        (64,38)

################################################################################
Path Detail Report (tac_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.554 (required time - arrival time)                                                                                                         
Delay         : 0.308                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.424
--------------------------------------
End-of-path arrival time       : 2.282

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.858             296        (42,34)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q          ff          0.113             0.113              2         (42,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]               net         0.308             0.421              2         (42,34)
   Routing elements:
      Manhattan distance of X:15, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|D     srl8        0.003             0.424              2         (57,38)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|CLK    srl8         0.000             1.837             4505       (57,38)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.547 (required time - arrival time)                                                                                                         
Delay         : 0.301                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.417
--------------------------------------
End-of-path arrival time       : 2.275

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.858             296        (55,27)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|Q          ff          0.113             0.113              2         (55,27)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]               net         0.301             0.414              2         (55,27)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D     srl8        0.003             0.417              2         (57,27)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|CLK    srl8         0.000             1.837             4505       (57,27)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.512 (required time - arrival time)                                                                                                         
Delay         : 0.266                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.382
--------------------------------------
End-of-path arrival time       : 2.240

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.858             296        (42,39)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|Q          ff          0.113             0.113              2         (42,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]               net         0.266             0.379              2         (42,39)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|D     srl8        0.003             0.382              2         (42,44)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:42, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|CLK    srl8         0.000             1.837             4505       (42,44)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.506 (required time - arrival time)                                                                                                         
Delay         : 0.260                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.376
--------------------------------------
End-of-path arrival time       : 2.234

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.858             296        (42,33)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|Q          ff          0.113             0.113              2         (42,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]               net         0.260             0.373              2         (42,33)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D     srl8        0.003             0.376              2         (42,28)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:42, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|CLK    srl8         0.000             1.837             4505       (42,28)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.402 (required time - arrival time)                                                                                                         
Delay         : 0.156                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.272
--------------------------------------
End-of-path arrival time       : 2.130

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:74, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.858             296        (37,29)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|Q          ff          0.113             0.113              2         (37,29)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]               net         0.156             0.269              2         (37,29)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|D     srl8        0.003             0.272              2         (42,29)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:42, Y:133
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|CLK    srl8         0.000             1.837             4505       (42,29)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.402 (required time - arrival time)                                                                                                         
Delay         : 0.156                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.272
--------------------------------------
End-of-path arrival time       : 2.130

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:89, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.858             296        (22,33)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|Q          ff          0.113             0.113              2         (22,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]               net         0.156             0.269              2         (22,33)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D     srl8        0.003             0.272              2         (27,33)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:27, Y:129
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|CLK    srl8         0.000             1.837             4505       (27,33)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.395 (required time - arrival time)                                                                                                         
Delay         : 0.149                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.265
--------------------------------------
End-of-path arrival time       : 2.123

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.858             296        (55,31)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|Q          ff          0.113             0.113              2         (55,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]               net         0.149             0.262              2         (55,31)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|D     srl8        0.003             0.265              2         (60,31)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:131
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|CLK    srl8         0.000             1.837             4505       (60,31)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.395 (required time - arrival time)                                                                                                         
Delay         : 0.149                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.265
--------------------------------------
End-of-path arrival time       : 2.123

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.858             296        (55,35)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|Q          ff          0.113             0.113              2         (55,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]               net         0.149             0.262              2         (55,35)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|D     srl8        0.003             0.265              2         (60,35)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:127
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|CLK    srl8         0.000             1.837             4505       (60,35)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.395 (required time - arrival time)                                                                                                         
Delay         : 0.149                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.265
--------------------------------------
End-of-path arrival time       : 2.123

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.858             296        (55,30)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|Q          ff          0.113             0.113              2         (55,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]               net         0.149             0.262              2         (55,30)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|D     srl8        0.003             0.265              2         (60,30)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:132
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|CLK    srl8         0.000             1.837             4505       (60,30)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : -0.395 (required time - arrival time)                                                                                                         
Delay         : 0.149                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.265
--------------------------------------
End-of-path arrival time       : 2.123

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                        net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.858             296        (55,34)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|Q          ff          0.113             0.113              2         (55,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]               net         0.149             0.262              2         (55,34)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D     srl8        0.003             0.265              2         (60,34)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                             net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|CLK    srl8         0.000             1.837             4505       (60,34)

################################################################################
Path Detail Report (twd_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                            
Slack         : 0.029 (required time - arrival time)                                                                                       
Delay         : 2.071                                                                                                                      

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.275
--------------------------------------
End-of-path arrival time       : 4.140

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.326
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.169

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (106,83) 

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q             ff          0.113             0.113              3         (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]                  net         0.525             0.638              3         (106,83)
   Routing elements:
      Manhattan distance of X:11, Y:23
LUT__32532|in[0]                                                                                                                lut         0.054             0.692              3         (95,60) 
LUT__32532|out                                                                                                                  lut         0.000             0.692              2         (95,60) 
n14288                                                                                                                          net         0.102             0.794              2         (95,60) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                                lut         0.054             0.848              2         (95,62) 
LUT__32534|out                                                                                                                  lut         0.000             0.848              3         (95,62) 
n14290                                                                                                                          net         0.053             0.901              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                lut         0.054             0.955              3         (95,61) 
LUT__33342|out                                                                                                                  lut         0.000             0.955              5         (95,61) 
n14533                                                                                                                          net         0.191             1.146              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                                lut         0.055             1.201              5         (99,71) 
LUT__33454|out                                                                                                                  lut         0.000             1.201              7         (99,71) 
n14645                                                                                                                          net         0.053             1.254              7         (99,71) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33460|in[0]                                                                                                                lut         0.055             1.309              7         (99,70) 
LUT__33460|out                                                                                                                  lut         0.000             1.309              5         (99,70) 
n14651                                                                                                                          net         0.086             1.395              5         (99,70) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33462|in[0]                                                                                                                lut         0.055             1.450              5         (99,69) 
LUT__33462|out                                                                                                                  lut         0.000             1.450              5         (99,69) 
n14653                                                                                                                          net         0.172             1.622              5         (99,69) 
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__33480|in[1]                                                                                                                lut         0.054             1.676              5         (104,71)
LUT__33480|out                                                                                                                  lut         0.000             1.676              3         (104,71)
n14665                                                                                                                          net         0.184             1.860              3         (104,71)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33481|in[1]                                                                                                                lut         0.054             1.914              3         (104,70)
LUT__33481|out                                                                                                                  lut         0.000             1.914              4         (104,70)
ceg_net893                                                                                                                      net         0.270             2.184              4         (104,70)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE     ff          0.091             2.275              4         (104,73)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.216             2.326             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.326             743       (104,73) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                            
Slack         : 0.029 (required time - arrival time)                                                                                       
Delay         : 2.071                                                                                                                      

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.275
--------------------------------------
End-of-path arrival time       : 4.140

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.326
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.169

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (106,83) 

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q             ff          0.113             0.113              3         (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]                  net         0.525             0.638              3         (106,83)
   Routing elements:
      Manhattan distance of X:11, Y:23
LUT__32532|in[0]                                                                                                                lut         0.054             0.692              3         (95,60) 
LUT__32532|out                                                                                                                  lut         0.000             0.692              2         (95,60) 
n14288                                                                                                                          net         0.102             0.794              2         (95,60) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                                lut         0.054             0.848              2         (95,62) 
LUT__32534|out                                                                                                                  lut         0.000             0.848              3         (95,62) 
n14290                                                                                                                          net         0.053             0.901              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                lut         0.054             0.955              3         (95,61) 
LUT__33342|out                                                                                                                  lut         0.000             0.955              5         (95,61) 
n14533                                                                                                                          net         0.407             1.362              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:17
LUT__33346|in[0]                                                                                                                lut         0.055             1.417              5         (99,78) 
LUT__33346|out                                                                                                                  lut         0.000             1.417              7         (99,78) 
n14537                                                                                                                          net         0.053             1.470              7         (99,78) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33360|in[0]                                                                                                                lut         0.055             1.525              7         (99,77) 
LUT__33360|out                                                                                                                  lut         0.000             1.525              4         (99,77) 
n14551                                                                                                                          net         0.088             1.613              4         (99,77) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33479|in[2]                                                                                                                lut         0.055             1.668              4         (99,76) 
LUT__33479|out                                                                                                                  lut         0.000             1.668              3         (99,76) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                        net         0.192             1.860              2         (99,76) 
   Routing elements:
      Manhattan distance of X:5, Y:6
LUT__33481|in[0]                                                                                                                lut         0.054             1.914              3         (104,70)
LUT__33481|out                                                                                                                  lut         0.000             1.914              4         (104,70)
ceg_net893                                                                                                                      net         0.270             2.184              4         (104,70)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE     ff          0.091             2.275              4         (104,73)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.216             2.326             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.326             743       (104,73) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.055 (required time - arrival time)                                                                                                  
Delay         : 2.045                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.249
--------------------------------------
End-of-path arrival time       : 4.114

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.326
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.169

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:136, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK    ff           0.000             1.865             554       (83,81)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|Q     ff          0.113             0.113              2         (83,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]          net         0.311             0.424              2         (83,81) 
   Routing elements:
      Manhattan distance of X:5, Y:19
LUT__32530|in[1]                                                                                                                         lut         0.054             0.478              2         (88,62) 
LUT__32530|out                                                                                                                           lut         0.000             0.478              2         (88,62) 
n14286                                                                                                                                   net         0.290             0.768              2         (88,62) 
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__32534|in[0]                                                                                                                         lut         0.054             0.822              2         (95,62) 
LUT__32534|out                                                                                                                           lut         0.000             0.822              3         (95,62) 
n14290                                                                                                                                   net         0.053             0.875              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.054             0.929              3         (95,61) 
LUT__33342|out                                                                                                                           lut         0.000             0.929              5         (95,61) 
n14533                                                                                                                                   net         0.191             1.120              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                                         lut         0.055             1.175              5         (99,71) 
LUT__33454|out                                                                                                                           lut         0.000             1.175              7         (99,71) 
n14645                                                                                                                                   net         0.053             1.228              7         (99,71) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33460|in[0]                                                                                                                         lut         0.055             1.283              7         (99,70) 
LUT__33460|out                                                                                                                           lut         0.000             1.283              5         (99,70) 
n14651                                                                                                                                   net         0.086             1.369              5         (99,70) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33462|in[0]                                                                                                                         lut         0.055             1.424              5         (99,69) 
LUT__33462|out                                                                                                                           lut         0.000             1.424              5         (99,69) 
n14653                                                                                                                                   net         0.172             1.596              5         (99,69) 
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__33480|in[1]                                                                                                                         lut         0.054             1.650              5         (104,71)
LUT__33480|out                                                                                                                           lut         0.000             1.650              3         (104,71)
n14665                                                                                                                                   net         0.184             1.834              3         (104,71)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33481|in[1]                                                                                                                         lut         0.054             1.888              3         (104,70)
LUT__33481|out                                                                                                                           lut         0.000             1.888              4         (104,70)
ceg_net893                                                                                                                               net         0.270             2.158              4         (104,70)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE              ff          0.091             2.249              4         (104,73)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.216             2.326             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.326             743       (104,73) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.055 (required time - arrival time)                                                                                                  
Delay         : 2.045                                                                                                                                 

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.249
--------------------------------------
End-of-path arrival time       : 4.114

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.326
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.169

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:136, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK    ff           0.000             1.865             554       (83,81)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|Q     ff          0.113             0.113              2         (83,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]          net         0.311             0.424              2         (83,81) 
   Routing elements:
      Manhattan distance of X:5, Y:19
LUT__32530|in[1]                                                                                                                         lut         0.054             0.478              2         (88,62) 
LUT__32530|out                                                                                                                           lut         0.000             0.478              2         (88,62) 
n14286                                                                                                                                   net         0.290             0.768              2         (88,62) 
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__32534|in[0]                                                                                                                         lut         0.054             0.822              2         (95,62) 
LUT__32534|out                                                                                                                           lut         0.000             0.822              3         (95,62) 
n14290                                                                                                                                   net         0.053             0.875              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.054             0.929              3         (95,61) 
LUT__33342|out                                                                                                                           lut         0.000             0.929              5         (95,61) 
n14533                                                                                                                                   net         0.407             1.336              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:17
LUT__33346|in[0]                                                                                                                         lut         0.055             1.391              5         (99,78) 
LUT__33346|out                                                                                                                           lut         0.000             1.391              7         (99,78) 
n14537                                                                                                                                   net         0.053             1.444              7         (99,78) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33360|in[0]                                                                                                                         lut         0.055             1.499              7         (99,77) 
LUT__33360|out                                                                                                                           lut         0.000             1.499              4         (99,77) 
n14551                                                                                                                                   net         0.088             1.587              4         (99,77) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33479|in[2]                                                                                                                         lut         0.055             1.642              4         (99,76) 
LUT__33479|out                                                                                                                           lut         0.000             1.642              3         (99,76) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                                 net         0.192             1.834              2         (99,76) 
   Routing elements:
      Manhattan distance of X:5, Y:6
LUT__33481|in[0]                                                                                                                         lut         0.054             1.888              3         (104,70)
LUT__33481|out                                                                                                                           lut         0.000             1.888              4         (104,70)
ceg_net893                                                                                                                               net         0.270             2.158              4         (104,70)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE              ff          0.091             2.249              4         (104,73)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.216             2.326             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.326             743       (104,73) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.079 (required time - arrival time)                                                                                                  
Delay         : 2.021                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.225
--------------------------------------
End-of-path arrival time       : 4.090

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.326
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.169

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:204, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (15,64)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff          0.113             0.113              2         (15,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net         0.524             0.637              2         (15,64) 
   Routing elements:
      Manhattan distance of X:80, Y:1
LUT__32531|in[1]                                                                                                                         lut         0.054             0.691              2         (95,63) 
LUT__32531|out                                                                                                                           lut         0.000             0.691              2         (95,63) 
n14287                                                                                                                                   net         0.053             0.744              2         (95,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32534|in[1]                                                                                                                         lut         0.054             0.798              2         (95,62) 
LUT__32534|out                                                                                                                           lut         0.000             0.798              3         (95,62) 
n14290                                                                                                                                   net         0.053             0.851              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.054             0.905              3         (95,61) 
LUT__33342|out                                                                                                                           lut         0.000             0.905              5         (95,61) 
n14533                                                                                                                                   net         0.191             1.096              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                                         lut         0.055             1.151              5         (99,71) 
LUT__33454|out                                                                                                                           lut         0.000             1.151              7         (99,71) 
n14645                                                                                                                                   net         0.053             1.204              7         (99,71) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33460|in[0]                                                                                                                         lut         0.055             1.259              7         (99,70) 
LUT__33460|out                                                                                                                           lut         0.000             1.259              5         (99,70) 
n14651                                                                                                                                   net         0.086             1.345              5         (99,70) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33462|in[0]                                                                                                                         lut         0.055             1.400              5         (99,69) 
LUT__33462|out                                                                                                                           lut         0.000             1.400              5         (99,69) 
n14653                                                                                                                                   net         0.172             1.572              5         (99,69) 
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__33480|in[1]                                                                                                                         lut         0.054             1.626              5         (104,71)
LUT__33480|out                                                                                                                           lut         0.000             1.626              3         (104,71)
n14665                                                                                                                                   net         0.184             1.810              3         (104,71)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33481|in[1]                                                                                                                         lut         0.054             1.864              3         (104,70)
LUT__33481|out                                                                                                                           lut         0.000             1.864              4         (104,70)
ceg_net893                                                                                                                               net         0.270             2.134              4         (104,70)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE              ff          0.091             2.225              4         (104,73)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.216             2.326             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.326             743       (104,73) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE           
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.079 (required time - arrival time)                                                                                                  
Delay         : 2.021                                                                                                                                 

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.225
--------------------------------------
End-of-path arrival time       : 4.090

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.326
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.169

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:204, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.865             554       (15,64)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff          0.113             0.113              2         (15,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net         0.524             0.637              2         (15,64) 
   Routing elements:
      Manhattan distance of X:80, Y:1
LUT__32531|in[1]                                                                                                                         lut         0.054             0.691              2         (95,63) 
LUT__32531|out                                                                                                                           lut         0.000             0.691              2         (95,63) 
n14287                                                                                                                                   net         0.053             0.744              2         (95,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32534|in[1]                                                                                                                         lut         0.054             0.798              2         (95,62) 
LUT__32534|out                                                                                                                           lut         0.000             0.798              3         (95,62) 
n14290                                                                                                                                   net         0.053             0.851              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.054             0.905              3         (95,61) 
LUT__33342|out                                                                                                                           lut         0.000             0.905              5         (95,61) 
n14533                                                                                                                                   net         0.407             1.312              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:17
LUT__33346|in[0]                                                                                                                         lut         0.055             1.367              5         (99,78) 
LUT__33346|out                                                                                                                           lut         0.000             1.367              7         (99,78) 
n14537                                                                                                                                   net         0.053             1.420              7         (99,78) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33360|in[0]                                                                                                                         lut         0.055             1.475              7         (99,77) 
LUT__33360|out                                                                                                                           lut         0.000             1.475              4         (99,77) 
n14551                                                                                                                                   net         0.088             1.563              4         (99,77) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33479|in[2]                                                                                                                         lut         0.055             1.618              4         (99,76) 
LUT__33479|out                                                                                                                           lut         0.000             1.618              3         (99,76) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                                 net         0.192             1.810              2         (99,76) 
   Routing elements:
      Manhattan distance of X:5, Y:6
LUT__33481|in[0]                                                                                                                         lut         0.054             1.864              3         (104,70)
LUT__33481|out                                                                                                                           lut         0.000             1.864              4         (104,70)
ceg_net893                                                                                                                               net         0.270             2.134              4         (104,70)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE              ff          0.091             2.225              4         (104,73)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.216             2.326             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.326             743       (104,73) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                            
Slack         : 0.089 (required time - arrival time)                                                                                       
Delay         : 2.011                                                                                                                      

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.215
--------------------------------------
End-of-path arrival time       : 4.080

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.326
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.169

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (106,83) 

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q             ff          0.113             0.113              3         (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]                  net         0.525             0.638              3         (106,83)
   Routing elements:
      Manhattan distance of X:11, Y:23
LUT__32532|in[0]                                                                                                                lut         0.054             0.692              3         (95,60) 
LUT__32532|out                                                                                                                  lut         0.000             0.692              2         (95,60) 
n14288                                                                                                                          net         0.102             0.794              2         (95,60) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                                lut         0.054             0.848              2         (95,62) 
LUT__32534|out                                                                                                                  lut         0.000             0.848              3         (95,62) 
n14290                                                                                                                          net         0.053             0.901              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                lut         0.054             0.955              3         (95,61) 
LUT__33342|out                                                                                                                  lut         0.000             0.955              5         (95,61) 
n14533                                                                                                                          net         0.191             1.146              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                                lut         0.055             1.201              5         (99,71) 
LUT__33454|out                                                                                                                  lut         0.000             1.201              7         (99,71) 
n14645                                                                                                                          net         0.197             1.398              7         (99,71) 
   Routing elements:
      Manhattan distance of X:5, Y:6
LUT__33477|in[1]                                                                                                                lut         0.054             1.452              7         (104,77)
LUT__33477|out                                                                                                                  lut         0.000             1.452              3         (104,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8342                        net         0.053             1.505              3         (104,77)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33478|in[2]                                                                                                                lut         0.054             1.559              3         (104,76)
LUT__33478|out                                                                                                                  lut         0.000             1.559              3         (104,76)
ceg_net488                                                                                                                      net         0.241             1.800              3         (104,76)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__33481|in[3]                                                                                                                lut         0.054             1.854              3         (104,70)
LUT__33481|out                                                                                                                  lut         0.000             1.854              4         (104,70)
ceg_net893                                                                                                                      net         0.270             2.124              4         (104,70)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE     ff          0.091             2.215              4         (104,73)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.216             2.326             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.326             743       (104,73) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FF|D 
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 0.090 (required time - arrival time)                                                                                 
Delay         : 2.181                                                                                                                

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.297
--------------------------------------
End-of-path arrival time       : 4.162

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.409
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.252

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (106,83) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q      ff          0.113             0.113              3         (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]           net         0.525             0.638              3         (106,83)
   Routing elements:
      Manhattan distance of X:11, Y:23
LUT__32532|in[0]                                                                                                         lut         0.054             0.692              3         (95,60) 
LUT__32532|out                                                                                                           lut         0.000             0.692              2         (95,60) 
n14288                                                                                                                   net         0.102             0.794              2         (95,60) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                         lut         0.054             0.848              2         (95,62) 
LUT__32534|out                                                                                                           lut         0.000             0.848              3         (95,62) 
n14290                                                                                                                   net         0.053             0.901              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                         lut         0.054             0.955              3         (95,61) 
LUT__33342|out                                                                                                           lut         0.000             0.955              5         (95,61) 
n14533                                                                                                                   net         0.407             1.362              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:17
LUT__33346|in[0]                                                                                                         lut         0.055             1.417              5         (99,78) 
LUT__33346|out                                                                                                           lut         0.000             1.417              7         (99,78) 
n14537                                                                                                                   net         0.162             1.579              7         (99,78) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__33514|in[1]                                                                                                         lut         0.054             1.633              7         (101,77)
LUT__33514|out                                                                                                           lut         0.000             1.633              5         (101,77)
n14681                                                                                                                   net         0.217             1.850              5         (101,77)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33515|in[1]                                                                                                         lut         0.054             1.904              5         (103,82)
LUT__33515|out                                                                                                           lut         0.000             1.904              3         (103,82)
n14682                                                                                                                   net         0.085             1.989              3         (103,82)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33588|in[0]                                                                                                         lut         0.054             2.043              3         (103,81)
LUT__33588|out                                                                                                           lut         0.000             2.043              2         (103,81)
n14719                                                                                                                   net         0.196             2.239              2         (103,81)
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__33590|in[0]                                                                                                         lut         0.055             2.294              2         (108,86)
LUT__33590|out                                                                                                           lut         0.000             2.294              2         (108,86)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FF|D     ff          0.003             2.297              2         (108,86)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          2.299             2.409             743       (219,164)
   Routing elements:
      Manhattan distance of X:111, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FF|CLK    ff           0.000             2.409             743       (108,86) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                            
Slack         : 0.099 (required time - arrival time)                                                                                       
Delay         : 2.001                                                                                                                      

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.205
--------------------------------------
End-of-path arrival time       : 4.070

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.326
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.169

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:196, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.865             554       (23,58)  

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|Q             ff          0.113             0.113              3         (23,58) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]                  net         0.504             0.617              3         (23,58) 
   Routing elements:
      Manhattan distance of X:72, Y:5
LUT__32531|in[3]                                                                                                                lut         0.054             0.671              3         (95,63) 
LUT__32531|out                                                                                                                  lut         0.000             0.671              2         (95,63) 
n14287                                                                                                                          net         0.053             0.724              2         (95,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32534|in[1]                                                                                                                lut         0.054             0.778              2         (95,62) 
LUT__32534|out                                                                                                                  lut         0.000             0.778              3         (95,62) 
n14290                                                                                                                          net         0.053             0.831              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                lut         0.054             0.885              3         (95,61) 
LUT__33342|out                                                                                                                  lut         0.000             0.885              5         (95,61) 
n14533                                                                                                                          net         0.191             1.076              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                                lut         0.055             1.131              5         (99,71) 
LUT__33454|out                                                                                                                  lut         0.000             1.131              7         (99,71) 
n14645                                                                                                                          net         0.053             1.184              7         (99,71) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33460|in[0]                                                                                                                lut         0.055             1.239              7         (99,70) 
LUT__33460|out                                                                                                                  lut         0.000             1.239              5         (99,70) 
n14651                                                                                                                          net         0.086             1.325              5         (99,70) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33462|in[0]                                                                                                                lut         0.055             1.380              5         (99,69) 
LUT__33462|out                                                                                                                  lut         0.000             1.380              5         (99,69) 
n14653                                                                                                                          net         0.172             1.552              5         (99,69) 
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__33480|in[1]                                                                                                                lut         0.054             1.606              5         (104,71)
LUT__33480|out                                                                                                                  lut         0.000             1.606              3         (104,71)
n14665                                                                                                                          net         0.184             1.790              3         (104,71)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33481|in[1]                                                                                                                lut         0.054             1.844              3         (104,70)
LUT__33481|out                                                                                                                  lut         0.000             1.844              4         (104,70)
ceg_net893                                                                                                                      net         0.270             2.114              4         (104,70)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE     ff          0.091             2.205              4         (104,73)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.216             2.326             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.326             743       (104,73) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                            
Slack         : 0.099 (required time - arrival time)                                                                                       
Delay         : 2.001                                                                                                                      

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 2.205
--------------------------------------
End-of-path arrival time       : 4.070

Constraint                     : 1.953
+ Capture Clock Path Delay     : 2.326
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.169

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:196, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.865             554       (23,58)  

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|Q             ff          0.113             0.113              3         (23,58) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]                  net         0.504             0.617              3         (23,58) 
   Routing elements:
      Manhattan distance of X:72, Y:5
LUT__32531|in[3]                                                                                                                lut         0.054             0.671              3         (95,63) 
LUT__32531|out                                                                                                                  lut         0.000             0.671              2         (95,63) 
n14287                                                                                                                          net         0.053             0.724              2         (95,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32534|in[1]                                                                                                                lut         0.054             0.778              2         (95,62) 
LUT__32534|out                                                                                                                  lut         0.000             0.778              3         (95,62) 
n14290                                                                                                                          net         0.053             0.831              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                lut         0.054             0.885              3         (95,61) 
LUT__33342|out                                                                                                                  lut         0.000             0.885              5         (95,61) 
n14533                                                                                                                          net         0.407             1.292              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:17
LUT__33346|in[0]                                                                                                                lut         0.055             1.347              5         (99,78) 
LUT__33346|out                                                                                                                  lut         0.000             1.347              7         (99,78) 
n14537                                                                                                                          net         0.053             1.400              7         (99,78) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33360|in[0]                                                                                                                lut         0.055             1.455              7         (99,77) 
LUT__33360|out                                                                                                                  lut         0.000             1.455              4         (99,77) 
n14551                                                                                                                          net         0.088             1.543              4         (99,77) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33479|in[2]                                                                                                                lut         0.055             1.598              4         (99,76) 
LUT__33479|out                                                                                                                  lut         0.000             1.598              3         (99,76) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4709                        net         0.192             1.790              2         (99,76) 
   Routing elements:
      Manhattan distance of X:5, Y:6
LUT__33481|in[0]                                                                                                                lut         0.054             1.844              3         (104,70)
LUT__33481|out                                                                                                                  lut         0.000             1.844              4         (104,70)
ceg_net893                                                                                                                      net         0.270             2.114              4         (104,70)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE     ff          0.091             2.205              4         (104,73)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                        net          2.216             2.326             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.326             743       (104,73) 

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$c12|RCLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_2|D
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.511 (required time - arrival time)                                                                                 
Delay         : 0.792                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.983
--------------------------------------
End-of-path arrival time       : 3.848

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
twd_clk                                                                                                    inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                    inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                    net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:117, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$c12|RCLK ram_8192x20     0.000             1.865             554       (102,62) 

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$c12|RDATA[12]       ram_8192x20     1.188             1.188              2         (102,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_wr_fifo_rd_data[58]              net             0.792             1.980              2         (102,62)
   Routing elements:
      Manhattan distance of X:12, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_2|D srl8            0.003             1.983              2         (90,22) 

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                    net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_2|CLK    srl8         0.000             1.865             554       (90,22)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12|RADDR[1]       
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.513 (required time - arrival time)                                                                                 
Delay         : 1.840                                                                                                                

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.981
--------------------------------------
End-of-path arrival time       : 3.846

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (106,83) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q ff              0.113             0.113               3        (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]      net             0.525             0.638               3        (106,83)
   Routing elements:
      Manhattan distance of X:11, Y:23
LUT__32532|in[0]                                                                                                    lut             0.054             0.692               3        (95,60) 
LUT__32532|out                                                                                                      lut             0.000             0.692               2        (95,60) 
n14288                                                                                                              net             0.102             0.794               2        (95,60) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                    lut             0.054             0.848               2        (95,62) 
LUT__32534|out                                                                                                      lut             0.000             0.848               3        (95,62) 
n14290                                                                                                              net             0.125             0.973               3        (95,62) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32535|in[0]                                                                                                    lut             0.054             1.027               3        (97,62) 
LUT__32535|out                                                                                                      lut             0.000             1.027              20        (97,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.300             1.327              20        (97,62) 
   Routing elements:
      Manhattan distance of X:9, Y:5
LUT__32539|in[2]                                                                                                    lut             0.054             1.381              20        (88,57) 
LUT__32539|out                                                                                                      lut             0.000             1.381               9        (88,57) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                 net             0.572             1.953               9        (88,57) 
   Routing elements:
      Manhattan distance of X:16, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12|RADDR[1]      ram_8192x20     0.028             1.981               9        (72,22) 

Capture Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
twd_clk                                                                                                    inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                    inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                    net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:147, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12|RCLK ram_8192x20     0.000             1.865             554       (72,22)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]         
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.521 (required time - arrival time)                                                                                 
Delay         : 1.832                                                                                                                

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.973
--------------------------------------
End-of-path arrival time       : 3.838

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (106,83) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q ff              0.113             0.113               3        (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]      net             0.525             0.638               3        (106,83)
   Routing elements:
      Manhattan distance of X:11, Y:23
LUT__32532|in[0]                                                                                                    lut             0.054             0.692               3        (95,60) 
LUT__32532|out                                                                                                      lut             0.000             0.692               2        (95,60) 
n14288                                                                                                              net             0.102             0.794               2        (95,60) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                    lut             0.054             0.848               2        (95,62) 
LUT__32534|out                                                                                                      lut             0.000             0.848               3        (95,62) 
n14290                                                                                                              net             0.125             0.973               3        (95,62) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32535|in[0]                                                                                                    lut             0.054             1.027               3        (97,62) 
LUT__32535|out                                                                                                      lut             0.000             1.027              20        (97,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.300             1.327              20        (97,62) 
   Routing elements:
      Manhattan distance of X:9, Y:5
LUT__32539|in[2]                                                                                                    lut             0.054             1.381              20        (88,57) 
LUT__32539|out                                                                                                      lut             0.000             1.381               9        (88,57) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                 net             0.564             1.945               9        (88,57) 
   Routing elements:
      Manhattan distance of X:14, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]        ram_8192x20     0.028             1.973               9        (102,22)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                  inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                  inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                  net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:117, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK ram_8192x20     0.000             1.865             554       (102,22) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CE 
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.522 (required time - arrival time)                                                                                 
Delay         : 1.768                                                                                                                

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.972
--------------------------------------
End-of-path arrival time       : 3.837

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (106,83) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q      ff          0.113             0.113               3        (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]           net         0.525             0.638               3        (106,83)
   Routing elements:
      Manhattan distance of X:11, Y:23
LUT__32532|in[0]                                                                                                         lut         0.054             0.692               3        (95,60) 
LUT__32532|out                                                                                                           lut         0.000             0.692               2        (95,60) 
n14288                                                                                                                   net         0.102             0.794               2        (95,60) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                         lut         0.054             0.848               2        (95,62) 
LUT__32534|out                                                                                                           lut         0.000             0.848               3        (95,62) 
n14290                                                                                                                   net         0.125             0.973               3        (95,62) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32535|in[0]                                                                                                         lut         0.054             1.027               3        (97,62) 
LUT__32535|out                                                                                                           lut         0.000             1.027              20        (97,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                          net         0.854             1.881              20        (97,62) 
   Routing elements:
      Manhattan distance of X:74, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CE     ff          0.091             1.972              20        (23,58) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:196, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.865             554       (23,58)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RADDR[2]        
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.536 (required time - arrival time)                                                                                 
Delay         : 1.817                                                                                                                

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.958
--------------------------------------
End-of-path arrival time       : 3.823

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (106,83) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q ff              0.113             0.113               3        (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]      net             0.525             0.638               3        (106,83)
   Routing elements:
      Manhattan distance of X:11, Y:23
LUT__32532|in[0]                                                                                                    lut             0.054             0.692               3        (95,60) 
LUT__32532|out                                                                                                      lut             0.000             0.692               2        (95,60) 
n14288                                                                                                              net             0.102             0.794               2        (95,60) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                    lut             0.054             0.848               2        (95,62) 
LUT__32534|out                                                                                                      lut             0.000             0.848               3        (95,62) 
n14290                                                                                                              net             0.125             0.973               3        (95,62) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32535|in[0]                                                                                                    lut             0.054             1.027               3        (97,62) 
LUT__32535|out                                                                                                      lut             0.000             1.027              20        (97,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.217             1.244              20        (97,62) 
   Routing elements:
      Manhattan distance of X:5, Y:9
LUT__32541|in[0]                                                                                                    lut             0.054             1.298              20        (92,53) 
LUT__32541|out                                                                                                      lut             0.000             1.298               9        (92,53) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[3]                 net             0.632             1.930               9        (92,53) 
   Routing elements:
      Manhattan distance of X:29, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RADDR[2]       ram_8192x20     0.028             1.958               9        (63,22) 

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                   net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:156, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK ram_8192x20     0.000             1.865             554       (63,22)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12|RADDR[1]                        
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.539 (required time - arrival time)                                                                                                  
Delay         : 1.814                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.955
--------------------------------------
End-of-path arrival time       : 3.820

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:136, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK    ff           0.000             1.865             554       (83,81)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|Q ff              0.113             0.113               2        (83,81)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]      net             0.311             0.424               2        (83,81)
   Routing elements:
      Manhattan distance of X:5, Y:19
LUT__32530|in[1]                                                                                                                     lut             0.054             0.478               2        (88,62)
LUT__32530|out                                                                                                                       lut             0.000             0.478               2        (88,62)
n14286                                                                                                                               net             0.290             0.768               2        (88,62)
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__32534|in[0]                                                                                                                     lut             0.054             0.822               2        (95,62)
LUT__32534|out                                                                                                                       lut             0.000             0.822               3        (95,62)
n14290                                                                                                                               net             0.125             0.947               3        (95,62)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32535|in[0]                                                                                                                     lut             0.054             1.001               3        (97,62)
LUT__32535|out                                                                                                                       lut             0.000             1.001              20        (97,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.300             1.301              20        (97,62)
   Routing elements:
      Manhattan distance of X:9, Y:5
LUT__32539|in[2]                                                                                                                     lut             0.054             1.355              20        (88,57)
LUT__32539|out                                                                                                                       lut             0.000             1.355               9        (88,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                                  net             0.572             1.927               9        (88,57)
   Routing elements:
      Manhattan distance of X:16, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12|RADDR[1]                       ram_8192x20     0.028             1.955               9        (72,22)

Capture Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
twd_clk                                                                                                    inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                    inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                    net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:147, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12|RCLK ram_8192x20     0.000             1.865             554       (72,22)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]                          
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.547 (required time - arrival time)                                                                                                  
Delay         : 1.806                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.947
--------------------------------------
End-of-path arrival time       : 3.812

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:136, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK    ff           0.000             1.865             554       (83,81)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|Q ff              0.113             0.113               2        (83,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]      net             0.311             0.424               2        (83,81) 
   Routing elements:
      Manhattan distance of X:5, Y:19
LUT__32530|in[1]                                                                                                                     lut             0.054             0.478               2        (88,62) 
LUT__32530|out                                                                                                                       lut             0.000             0.478               2        (88,62) 
n14286                                                                                                                               net             0.290             0.768               2        (88,62) 
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__32534|in[0]                                                                                                                     lut             0.054             0.822               2        (95,62) 
LUT__32534|out                                                                                                                       lut             0.000             0.822               3        (95,62) 
n14290                                                                                                                               net             0.125             0.947               3        (95,62) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32535|in[0]                                                                                                                     lut             0.054             1.001               3        (97,62) 
LUT__32535|out                                                                                                                       lut             0.000             1.001              20        (97,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.300             1.301              20        (97,62) 
   Routing elements:
      Manhattan distance of X:9, Y:5
LUT__32539|in[2]                                                                                                                     lut             0.054             1.355              20        (88,57) 
LUT__32539|out                                                                                                                       lut             0.000             1.355               9        (88,57) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                                  net             0.564             1.919               9        (88,57) 
   Routing elements:
      Manhattan distance of X:14, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]                         ram_8192x20     0.028             1.947               9        (102,22)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                  inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                  inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                  net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:117, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK ram_8192x20     0.000             1.865             554       (102,22) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CE                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.548 (required time - arrival time)                                                                                                  
Delay         : 1.742                                                                                                                                 

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.946
--------------------------------------
End-of-path arrival time       : 3.811

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:136, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK    ff           0.000             1.865             554       (83,81)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|Q     ff          0.113             0.113               2        (83,81)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]          net         0.311             0.424               2        (83,81)
   Routing elements:
      Manhattan distance of X:5, Y:19
LUT__32530|in[1]                                                                                                                         lut         0.054             0.478               2        (88,62)
LUT__32530|out                                                                                                                           lut         0.000             0.478               2        (88,62)
n14286                                                                                                                                   net         0.290             0.768               2        (88,62)
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__32534|in[0]                                                                                                                         lut         0.054             0.822               2        (95,62)
LUT__32534|out                                                                                                                           lut         0.000             0.822               3        (95,62)
n14290                                                                                                                                   net         0.125             0.947               3        (95,62)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32535|in[0]                                                                                                                         lut         0.054             1.001               3        (97,62)
LUT__32535|out                                                                                                                           lut         0.000             1.001              20        (97,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                          net         0.854             1.855              20        (97,62)
   Routing elements:
      Manhattan distance of X:74, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CE                     ff          0.091             1.946              20        (23,58)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:196, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.865             554       (23,58)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12|RADDR[4]       
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.556 (required time - arrival time)                                                                                 
Delay         : 1.797                                                                                                                

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.938
--------------------------------------
End-of-path arrival time       : 3.803

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (106,83) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q ff              0.113             0.113               3        (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]      net             0.525             0.638               3        (106,83)
   Routing elements:
      Manhattan distance of X:11, Y:23
LUT__32532|in[0]                                                                                                    lut             0.054             0.692               3        (95,60) 
LUT__32532|out                                                                                                      lut             0.000             0.692               2        (95,60) 
n14288                                                                                                              net             0.102             0.794               2        (95,60) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                    lut             0.054             0.848               2        (95,62) 
LUT__32534|out                                                                                                      lut             0.000             0.848               3        (95,62) 
n14290                                                                                                              net             0.125             0.973               3        (95,62) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32535|in[0]                                                                                                    lut             0.054             1.027               3        (97,62) 
LUT__32535|out                                                                                                      lut             0.000             1.027              20        (97,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.282             1.309              20        (97,62) 
   Routing elements:
      Manhattan distance of X:5, Y:12
LUT__32545|in[2]                                                                                                    lut             0.054             1.363              20        (92,50) 
LUT__32545|out                                                                                                      lut             0.000             1.363               9        (92,50) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[5]                 net             0.547             1.910               9        (92,50) 
   Routing elements:
      Manhattan distance of X:20, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12|RADDR[4]      ram_8192x20     0.028             1.938               9        (72,22) 

Capture Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
twd_clk                                                                                                    inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                    inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                    net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:147, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12|RCLK ram_8192x20     0.000             1.865             554       (72,22)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RADDR[2]                         
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.562 (required time - arrival time)                                                                                                  
Delay         : 1.791                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.932
--------------------------------------
End-of-path arrival time       : 3.797

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:136, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK    ff           0.000             1.865             554       (83,81)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|Q ff              0.113             0.113               2        (83,81)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]      net             0.311             0.424               2        (83,81)
   Routing elements:
      Manhattan distance of X:5, Y:19
LUT__32530|in[1]                                                                                                                     lut             0.054             0.478               2        (88,62)
LUT__32530|out                                                                                                                       lut             0.000             0.478               2        (88,62)
n14286                                                                                                                               net             0.290             0.768               2        (88,62)
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__32534|in[0]                                                                                                                     lut             0.054             0.822               2        (95,62)
LUT__32534|out                                                                                                                       lut             0.000             0.822               3        (95,62)
n14290                                                                                                                               net             0.125             0.947               3        (95,62)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32535|in[0]                                                                                                                     lut             0.054             1.001               3        (97,62)
LUT__32535|out                                                                                                                       lut             0.000             1.001              20        (97,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.217             1.218              20        (97,62)
   Routing elements:
      Manhattan distance of X:5, Y:9
LUT__32541|in[0]                                                                                                                     lut             0.054             1.272              20        (92,53)
LUT__32541|out                                                                                                                       lut             0.000             1.272               9        (92,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[3]                                  net             0.632             1.904               9        (92,53)
   Routing elements:
      Manhattan distance of X:29, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RADDR[2]                        ram_8192x20     0.028             1.932               9        (63,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                   net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:156, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK ram_8192x20     0.000             1.865             554       (63,22)  

################################################################################
Path Detail Report (twd_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.439 (required time - arrival time)                                                                                              
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.167

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:196, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.865             554       (23,58)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|Q                     ff          0.113             0.113              3         (23,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]                          net         0.186             0.299              3         (23,58)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.302              3         (28,58)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:28, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             4505       (28,58)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.424 (required time - arrival time)                                                                                              
Delay         : 0.171                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.152

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.865             554       (94,71)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q                     ff          0.113             0.113              3         (94,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]                          net         0.171             0.284              3         (94,71)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.287              3         (94,66)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:94, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.837             4505       (94,66)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.424 (required time - arrival time)                                                                                              
Delay         : 0.171                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.152

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                              inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                              net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK    ff           0.000             1.865             554       (94,73)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|Q                         ff          0.113             0.113              4         (94,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]                              net         0.171             0.284              4         (94,73)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.287              4         (94,68)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:94, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.837             4505       (94,68)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.423 (required time - arrival time)                                                                                              
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:127, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.865             554       (92,67)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|Q                     ff          0.113             0.113              3         (92,67)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]                          net         0.170             0.283              3         (92,67)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.286              3         (92,62)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:92, Y:100
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.837             4505       (92,62)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.423 (required time - arrival time)                                                                                              
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:128, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.865             554       (91,52)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q                     ff          0.113             0.113              3         (91,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]                          net         0.170             0.283              3         (91,52)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.003             0.286              3         (91,47)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.837             4505       (91,47)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.423 (required time - arrival time)                                                                                              
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.865             554       (106,83) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q                     ff          0.113             0.113              3         (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]                          net         0.170             0.283              3         (106,83)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.286              3         (106,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             4505       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:106, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             4505       (106,78)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : -0.423 (required time - arrival time)                                                                                              
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:128, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.865             554       (91,58)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|Q                     ff          0.113             0.113              3         (91,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]                          net         0.170             0.283              3         (91,58)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.286              3         (91,53)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             4505       (91,53)

################################################################################
Path Detail Report (clk_sys vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                        
Capture Clock : core_clk (RISE)                                                                                       
Slack         : -0.736 (required time - arrival time)                                                                 
Delay         : 0.626                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.830
--------------------------------------
End-of-path arrival time       : 2.667

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.040
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.931

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
rstn_sys~FF|Q                                                                                              ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                   net         0.626             0.739             2647       (76,41)
   Routing elements:
      Manhattan distance of X:35, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR     ff          0.091             0.830             2647       (41,63)

Capture Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.930             2.040             743       (219,164)
   Routing elements:
      Manhattan distance of X:178, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             2.040             743       (41,63)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : -0.681 (required time - arrival time)                                                                                                                      
Delay         : 0.445                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.649
--------------------------------------
End-of-path arrival time       : 2.486

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.445             0.558             2647       (76,41)
   Routing elements:
      Manhattan distance of X:0, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.649             2647       (76,48)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:143, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.914             743       (76,48)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : -0.681 (required time - arrival time)                                                                                                                      
Delay         : 0.445                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.649
--------------------------------------
End-of-path arrival time       : 2.486

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.445             0.558             2647       (76,41)
   Routing elements:
      Manhattan distance of X:0, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.649             2647       (76,50)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:143, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.914             743       (76,50)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : -0.681 (required time - arrival time)                                                                                                                      
Delay         : 0.445                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.649
--------------------------------------
End-of-path arrival time       : 2.486

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.445             0.558             2647       (76,41)
   Routing elements:
      Manhattan distance of X:0, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.649             2647       (76,49)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:143, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.914             743       (76,49)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.484 (required time - arrival time)                                                                                              
Delay         : 0.209                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.325
--------------------------------------
End-of-path arrival time       : 2.162

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:124, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.837             4505      (124,118)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF|Q                   ff          0.113             0.113              3        (124,118)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]                        net         0.209             0.322              3        (124,118)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.325              3        (124,123)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:95, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (124,123)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.476 (required time - arrival time)                                                                                              
Delay         : 0.201                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.317
--------------------------------------
End-of-path arrival time       : 2.154

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:130, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.837             4505      (130,111)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[4]~FF|Q                   ff          0.113             0.113              3        (130,111)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[4]                        net         0.201             0.314              3        (130,111)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.317              3        (135,111)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.787             743       (135,111)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.475 (required time - arrival time)                                                                                              
Delay         : 0.200                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.316
--------------------------------------
End-of-path arrival time       : 2.153

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:131, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             4505      (131,116)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|Q                   ff          0.113             0.113              3        (131,116)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]                        net         0.200             0.313              3        (131,116)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.316              3        (136,116)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:83, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (136,116)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : -0.474 (required time - arrival time)                                                                                               
Delay         : 0.199                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.315
--------------------------------------
End-of-path arrival time       : 2.152

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                   inpad        0.110             0.110             4505       (0,162) 
clk_sys                                                                                                                   net          1.727             1.837             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:157, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.837             4505       (157,71)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|Q                     ff          0.113             0.113              3         (157,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]                          net         0.199             0.312              3         (157,71)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.315              3         (152,71)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (152,71) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.474 (required time - arrival time)                                                                                              
Delay         : 0.199                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.315
--------------------------------------
End-of-path arrival time       : 2.152

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_sys                                                                                                                inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.837             4505      (120,130)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]~FF|Q                       ff          0.113             0.113              5        (120,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]                            net         0.199             0.312              5        (120,130)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.315              5        (115,130)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:104, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (115,130)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.467 (required time - arrival time)                                                                                              
Delay         : 0.192                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.308
--------------------------------------
End-of-path arrival time       : 2.145

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:124, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.837             4505      (124,103)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[0]~FF|Q                   ff          0.113             0.113              3        (124,103)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[0]                        net         0.192             0.305              3        (124,103)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.308              3        (129,103)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:90, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (129,103)

################################################################################
Path Detail Report (clk_sys vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                       
Capture Clock : tac_clk (RISE)                                                                                       
Slack         : -0.639 (required time - arrival time)                                                                
Delay         : 0.474                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.678
--------------------------------------
End-of-path arrival time       : 2.515

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.985
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.876

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
rstn_sys~FF|Q                                                                                             ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                  net         0.474             0.587             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR     ff          0.091             0.678             2647       (71,24)

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                   net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:40, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.985             296        (71,24)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : -0.639 (required time - arrival time)                                                                                                                      
Delay         : 0.474                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.678
--------------------------------------
End-of-path arrival time       : 2.515

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.985
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.876

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.474             0.587             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.678             2647       (71,30)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                         inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                                         net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:40, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.985             296        (71,30)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : -0.639 (required time - arrival time)                                                                                                                      
Delay         : 0.474                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.678
--------------------------------------
End-of-path arrival time       : 2.515

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.985
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.876

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.474             0.587             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.678             2647       (71,31)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                         inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                                         net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:40, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.985             296        (71,31)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : -0.639 (required time - arrival time)                                                                                                                      
Delay         : 0.474                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.678
--------------------------------------
End-of-path arrival time       : 2.515

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.985
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.876

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.474             0.587             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.678             2647       (71,25)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                         inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                                         net          1.875             1.985             296        (111,0)
   Routing elements:
      Manhattan distance of X:40, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.985             296        (71,25)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.567 (required time - arrival time)                                                                                                          
Delay         : 0.363                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.479
--------------------------------------
End-of-path arrival time       : 2.316

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:47, Y:129
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.837             4505       (47,33)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|Q           ff          0.113             0.113              2         (47,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]                net         0.363             0.476              2         (47,33)
   Routing elements:
      Manhattan distance of X:5, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2|D     srl8        0.003             0.479              2         (42,30)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2|CLK    srl8         0.000             1.858             296        (42,30)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.525 (required time - arrival time)                                                                                                          
Delay         : 0.321                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.437
--------------------------------------
End-of-path arrival time       : 2.274

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:41, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.837             4505       (41,25)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|Q           ff          0.113             0.113              2         (41,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]                net         0.321             0.434              2         (41,25)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2|D     srl8        0.003             0.437              2         (42,25)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2|CLK    srl8         0.000             1.858             296        (42,25)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.510 (required time - arrival time)                                                                                                          
Delay         : 0.306                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.422
--------------------------------------
End-of-path arrival time       : 2.259

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:40, Y:138
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.837             4505       (40,24)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|Q           ff          0.113             0.113              2         (40,24)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]                net         0.306             0.419              2         (40,24)
   Routing elements:
      Manhattan distance of X:4, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2|D     srl8        0.003             0.422              2         (36,24)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:75, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2|CLK    srl8         0.000             1.858             296        (36,24)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.505 (required time - arrival time)                                                                                                          
Delay         : 0.301                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.417
--------------------------------------
End-of-path arrival time       : 2.254

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:40, Y:136
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.837             4505       (40,26)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|Q           ff          0.113             0.113              2         (40,26)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]                net         0.301             0.414              2         (40,26)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2|D     srl8        0.003             0.417              2         (42,26)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:26
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2|CLK    srl8         0.000             1.858             296        (42,26)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.505 (required time - arrival time)                                                                                                          
Delay         : 0.301                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.417
--------------------------------------
End-of-path arrival time       : 2.254

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:40, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.837             4505       (40,20)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|Q           ff          0.113             0.113              2         (40,20)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]                net         0.301             0.414              2         (40,20)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D     srl8        0.003             0.417              2         (42,20)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|CLK    srl8         0.000             1.858             296        (42,20)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.450 (required time - arrival time)                                                                                                          
Delay         : 0.246                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.362
--------------------------------------
End-of-path arrival time       : 2.199

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.749

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                        net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:136
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.837             4505       (60,26)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|Q           ff          0.113             0.113              2         (60,26)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]                net         0.246             0.359              2         (60,26)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|D     srl8        0.003             0.362              2         (60,21)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             296        (111,0)
tac_clk                                                                                                                                              net          1.748             1.858             296        (111,0)
   Routing elements:
      Manhattan distance of X:51, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|CLK    srl8         0.000             1.858             296        (60,21)

################################################################################
Path Detail Report (clk_sys vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                       
Capture Clock : twd_clk (RISE)                                                                                       
Slack         : -0.599 (required time - arrival time)                                                                
Delay         : 0.474                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.678
--------------------------------------
End-of-path arrival time       : 2.515

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.025
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.916

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
rstn_sys~FF|Q                                                                                             ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                  net         0.474             0.587             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|SR     ff          0.091             0.678             2647       (71,6) 

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
twd_clk                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                   net          1.915             2.025             554       (219,159)
   Routing elements:
      Manhattan distance of X:148, Y:153
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|CLK    ff           0.000             2.025             554       (71,6)   

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : -0.599 (required time - arrival time)                                                                                                                      
Delay         : 0.474                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.678
--------------------------------------
End-of-path arrival time       : 2.515

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.025
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.916

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.474             0.587             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.678             2647       (71,8) 

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                                         net          1.915             2.025             554       (219,159)
   Routing elements:
      Manhattan distance of X:148, Y:151
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             2.025             554       (71,8)   

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : -0.599 (required time - arrival time)                                                                                                                      
Delay         : 0.474                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.678
--------------------------------------
End-of-path arrival time       : 2.515

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.025
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.916

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.474             0.587             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.678             2647       (71,9) 

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                                         net          1.915             2.025             554       (219,159)
   Routing elements:
      Manhattan distance of X:148, Y:150
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             2.025             554       (71,9)   

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : -0.599 (required time - arrival time)                                                                                                                      
Delay         : 0.474                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.678
--------------------------------------
End-of-path arrival time       : 2.515

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.025
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.916

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.474             0.587             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.678             2647       (71,7) 

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                                         net          1.915             2.025             554       (219,159)
   Routing elements:
      Manhattan distance of X:148, Y:152
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             2.025             554       (71,7)   

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.406 (required time - arrival time)                                                                                              
Delay         : 0.209                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.325
--------------------------------------
End-of-path arrival time       : 2.162

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_sys                                                                                                                inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:93, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.837             4505       (93,59)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|Q                       ff          0.113             0.113              5         (93,59)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]                            net         0.209             0.322              5         (93,59)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.003             0.325              5         (93,64)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.865             554       (93,64)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.390 (required time - arrival time)                                                                                              
Delay         : 0.193                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.309
--------------------------------------
End-of-path arrival time       : 2.146

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                    net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:10, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.837             4505       (10,63)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|Q                   ff          0.113             0.113              3         (10,63)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]                        net         0.193             0.306              3         (10,63)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.003             0.309              3         (15,63)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:204, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.865             554       (15,63)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.383 (required time - arrival time)                                                                                              
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.139

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                    net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:92, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             4505       (92,64)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|Q                   ff          0.113             0.113              3         (92,64)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]                        net         0.186             0.299              3         (92,64)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.003             0.302              3         (97,64)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:122, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.865             554       (97,64)  

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.383 (required time - arrival time)                                                                                              
Delay         : 0.186                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.302
--------------------------------------
End-of-path arrival time       : 2.139

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                    net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:78, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.837             4505       (78,80)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|Q                   ff          0.113             0.113              3         (78,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]                        net         0.186             0.299              3         (78,80)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.003             0.302              3         (83,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:136, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.865             554       (83,80)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.374 (required time - arrival time)                                                                                              
Delay         : 0.177                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.130

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                    net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:93, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.837             4505       (93,72)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|Q                   ff          0.113             0.113              3         (93,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]                        net         0.177             0.290              3         (93,72)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.003             0.293              3         (93,67)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.865             554       (93,67)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.367 (required time - arrival time)                                                                                              
Delay         : 0.170                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.123

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.756

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                    net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:94, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.837             4505       (94,61)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|Q                   ff          0.113             0.113              3         (94,61)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]                        net         0.170             0.283              3         (94,61)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.003             0.286              3         (94,56)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.865             554       (94,56)  

################################################################################
Path Detail Report (clk_sys vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.771 (required time - arrival time)                                                                                                  
Delay         : 6.332                                                                                                                                 

Logic Level             : 15
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.536
--------------------------------------
End-of-path arrival time       : 8.373

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             4505       (91,48)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (91,48)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]         net          0.468             0.581               3       (91,48)  
   Routing elements:
      Manhattan distance of X:8, Y:16
LUT__32602|in[0]                                                                                                                        lut          0.055             0.636               3       (99,64)  
LUT__32602|out                                                                                                                          lut          0.000             0.636               3       (99,64)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n3                                    net          0.053             0.689               3       (99,64)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32603|in[1]                                                                                                                        lut          0.055             0.744               3       (99,63)  
LUT__32603|out                                                                                                                          lut          0.000             0.744               3       (99,63)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n4                                    net          0.317             1.061               3       (99,63)  
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__32604|in[1]                                                                                                                        lut          0.054             1.115               3       (98,61)  
LUT__32604|out                                                                                                                          lut          0.000             1.115               3       (98,61)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n5                                    net          0.384             1.499               3       (98,61)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__32605|in[1]                                                                                                                        lut          0.054             1.553               3       (100,59) 
LUT__32605|out                                                                                                                          lut          0.000             1.553               3       (100,59) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n6                                    net          0.174             1.727               3       (100,59) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32606|in[1]                                                                                                                        lut          0.054             1.781               3       (100,60) 
LUT__32606|out                                                                                                                          lut          0.000             1.781               3       (100,60) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n7                                    net          0.186             1.967               3       (100,60) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__32607|in[1]                                                                                                                        lut          0.054             2.021               3       (94,60)  
LUT__32607|out                                                                                                                          lut          0.000             2.021               2       (94,60)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n8                                    net          0.387             2.408               2       (94,60)  
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n2                              net          0.000             2.458               2       (100,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n4                              net          0.000             2.479               2       (100,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n6                              net          0.000             2.500               2       (100,64) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.084             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|O                            adder        0.000             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr_io_pushOccupancy[3]                          net          0.243             2.827               2       (100,65) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31638|in[2]                                                                                                                        lut          0.054             2.881               2       (100,70) 
LUT__31638|out                                                                                                                          lut          0.000             2.881               2       (100,70) 
n13855                                                                                                                                  net          0.374             3.255               2       (100,70) 
   Routing elements:
      Manhattan distance of X:35, Y:4
LUT__31640|in[2]                                                                                                                        lut          0.055             3.310               2       (135,74) 
LUT__31640|out                                                                                                                          lut          0.000             3.310              20       (135,74) 
n13857                                                                                                                                  net          0.687             3.997              20       (135,74) 
   Routing elements:
      Manhattan distance of X:14, Y:64
LUT__31711|in[2]                                                                                                                        lut          0.054             4.051              20       (121,138)
LUT__31711|out                                                                                                                          lut          0.000             4.051               5       (121,138)
n13915                                                                                                                                  net          0.598             4.649               5       (121,138)
   Routing elements:
      Manhattan distance of X:16, Y:3
LUT__32036|in[3]                                                                                                                        lut          0.055             4.704               5       (105,135)
LUT__32036|out                                                                                                                          lut          0.000             4.704             190       (105,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.801             5.505             190       (105,135)
   Routing elements:
      Manhattan distance of X:8, Y:73
LUT__32159|in[1]                                                                                                                        lut          0.054             5.559             190       (113,208)
LUT__32159|out                                                                                                                          lut          0.000             5.559              41       (113,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.886             6.445              41       (113,208)
   Routing elements:
      Manhattan distance of X:13, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.536              41       (126,206)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             4505      (126,206)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.771 (required time - arrival time)                                                                                                  
Delay         : 6.332                                                                                                                                 

Logic Level             : 15
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.536
--------------------------------------
End-of-path arrival time       : 8.373

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             4505       (91,48)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (91,48)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]         net          0.468             0.581               3       (91,48)  
   Routing elements:
      Manhattan distance of X:8, Y:16
LUT__32602|in[0]                                                                                                                        lut          0.055             0.636               3       (99,64)  
LUT__32602|out                                                                                                                          lut          0.000             0.636               3       (99,64)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n3                                    net          0.053             0.689               3       (99,64)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32603|in[1]                                                                                                                        lut          0.055             0.744               3       (99,63)  
LUT__32603|out                                                                                                                          lut          0.000             0.744               3       (99,63)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n4                                    net          0.317             1.061               3       (99,63)  
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__32604|in[1]                                                                                                                        lut          0.054             1.115               3       (98,61)  
LUT__32604|out                                                                                                                          lut          0.000             1.115               3       (98,61)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n5                                    net          0.384             1.499               3       (98,61)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__32605|in[1]                                                                                                                        lut          0.054             1.553               3       (100,59) 
LUT__32605|out                                                                                                                          lut          0.000             1.553               3       (100,59) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n6                                    net          0.174             1.727               3       (100,59) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32606|in[1]                                                                                                                        lut          0.054             1.781               3       (100,60) 
LUT__32606|out                                                                                                                          lut          0.000             1.781               3       (100,60) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n7                                    net          0.186             1.967               3       (100,60) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__32607|in[1]                                                                                                                        lut          0.054             2.021               3       (94,60)  
LUT__32607|out                                                                                                                          lut          0.000             2.021               2       (94,60)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n8                                    net          0.387             2.408               2       (94,60)  
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n2                              net          0.000             2.458               2       (100,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n4                              net          0.000             2.479               2       (100,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n6                              net          0.000             2.500               2       (100,64) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.084             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|O                            adder        0.000             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr_io_pushOccupancy[3]                          net          0.243             2.827               2       (100,65) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31638|in[2]                                                                                                                        lut          0.054             2.881               2       (100,70) 
LUT__31638|out                                                                                                                          lut          0.000             2.881               2       (100,70) 
n13855                                                                                                                                  net          0.374             3.255               2       (100,70) 
   Routing elements:
      Manhattan distance of X:35, Y:4
LUT__31640|in[2]                                                                                                                        lut          0.055             3.310               2       (135,74) 
LUT__31640|out                                                                                                                          lut          0.000             3.310              20       (135,74) 
n13857                                                                                                                                  net          0.687             3.997              20       (135,74) 
   Routing elements:
      Manhattan distance of X:14, Y:64
LUT__31711|in[2]                                                                                                                        lut          0.054             4.051              20       (121,138)
LUT__31711|out                                                                                                                          lut          0.000             4.051               5       (121,138)
n13915                                                                                                                                  net          0.598             4.649               5       (121,138)
   Routing elements:
      Manhattan distance of X:16, Y:3
LUT__32036|in[3]                                                                                                                        lut          0.055             4.704               5       (105,135)
LUT__32036|out                                                                                                                          lut          0.000             4.704             190       (105,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.801             5.505             190       (105,135)
   Routing elements:
      Manhattan distance of X:8, Y:73
LUT__32159|in[1]                                                                                                                        lut          0.054             5.559             190       (113,208)
LUT__32159|out                                                                                                                          lut          0.000             5.559              41       (113,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.886             6.445              41       (113,208)
   Routing elements:
      Manhattan distance of X:13, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.536              41       (126,204)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             4505      (126,204)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.771 (required time - arrival time)                                                                                                  
Delay         : 6.332                                                                                                                                 

Logic Level             : 15
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.536
--------------------------------------
End-of-path arrival time       : 8.373

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             4505       (91,48)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (91,48)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]         net          0.468             0.581               3       (91,48)  
   Routing elements:
      Manhattan distance of X:8, Y:16
LUT__32602|in[0]                                                                                                                        lut          0.055             0.636               3       (99,64)  
LUT__32602|out                                                                                                                          lut          0.000             0.636               3       (99,64)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n3                                    net          0.053             0.689               3       (99,64)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32603|in[1]                                                                                                                        lut          0.055             0.744               3       (99,63)  
LUT__32603|out                                                                                                                          lut          0.000             0.744               3       (99,63)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n4                                    net          0.317             1.061               3       (99,63)  
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__32604|in[1]                                                                                                                        lut          0.054             1.115               3       (98,61)  
LUT__32604|out                                                                                                                          lut          0.000             1.115               3       (98,61)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n5                                    net          0.384             1.499               3       (98,61)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__32605|in[1]                                                                                                                        lut          0.054             1.553               3       (100,59) 
LUT__32605|out                                                                                                                          lut          0.000             1.553               3       (100,59) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n6                                    net          0.174             1.727               3       (100,59) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32606|in[1]                                                                                                                        lut          0.054             1.781               3       (100,60) 
LUT__32606|out                                                                                                                          lut          0.000             1.781               3       (100,60) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n7                                    net          0.186             1.967               3       (100,60) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__32607|in[1]                                                                                                                        lut          0.054             2.021               3       (94,60)  
LUT__32607|out                                                                                                                          lut          0.000             2.021               2       (94,60)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n8                                    net          0.387             2.408               2       (94,60)  
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n2                              net          0.000             2.458               2       (100,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n4                              net          0.000             2.479               2       (100,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n6                              net          0.000             2.500               2       (100,64) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.084             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|O                            adder        0.000             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr_io_pushOccupancy[3]                          net          0.243             2.827               2       (100,65) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31638|in[2]                                                                                                                        lut          0.054             2.881               2       (100,70) 
LUT__31638|out                                                                                                                          lut          0.000             2.881               2       (100,70) 
n13855                                                                                                                                  net          0.374             3.255               2       (100,70) 
   Routing elements:
      Manhattan distance of X:35, Y:4
LUT__31640|in[2]                                                                                                                        lut          0.055             3.310               2       (135,74) 
LUT__31640|out                                                                                                                          lut          0.000             3.310              20       (135,74) 
n13857                                                                                                                                  net          0.687             3.997              20       (135,74) 
   Routing elements:
      Manhattan distance of X:14, Y:64
LUT__31711|in[2]                                                                                                                        lut          0.054             4.051              20       (121,138)
LUT__31711|out                                                                                                                          lut          0.000             4.051               5       (121,138)
n13915                                                                                                                                  net          0.598             4.649               5       (121,138)
   Routing elements:
      Manhattan distance of X:16, Y:3
LUT__32036|in[3]                                                                                                                        lut          0.055             4.704               5       (105,135)
LUT__32036|out                                                                                                                          lut          0.000             4.704             190       (105,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.801             5.505             190       (105,135)
   Routing elements:
      Manhattan distance of X:8, Y:73
LUT__32159|in[1]                                                                                                                        lut          0.054             5.559             190       (113,208)
LUT__32159|out                                                                                                                          lut          0.000             5.559              41       (113,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.886             6.445              41       (113,208)
   Routing elements:
      Manhattan distance of X:13, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.536              41       (126,203)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             4505      (126,203)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.771 (required time - arrival time)                                                                                                  
Delay         : 6.332                                                                                                                                 

Logic Level             : 15
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.536
--------------------------------------
End-of-path arrival time       : 8.373

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             4505       (91,48)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (91,48)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]         net          0.468             0.581               3       (91,48)  
   Routing elements:
      Manhattan distance of X:8, Y:16
LUT__32602|in[0]                                                                                                                        lut          0.055             0.636               3       (99,64)  
LUT__32602|out                                                                                                                          lut          0.000             0.636               3       (99,64)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n3                                    net          0.053             0.689               3       (99,64)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32603|in[1]                                                                                                                        lut          0.055             0.744               3       (99,63)  
LUT__32603|out                                                                                                                          lut          0.000             0.744               3       (99,63)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n4                                    net          0.317             1.061               3       (99,63)  
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__32604|in[1]                                                                                                                        lut          0.054             1.115               3       (98,61)  
LUT__32604|out                                                                                                                          lut          0.000             1.115               3       (98,61)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n5                                    net          0.384             1.499               3       (98,61)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__32605|in[1]                                                                                                                        lut          0.054             1.553               3       (100,59) 
LUT__32605|out                                                                                                                          lut          0.000             1.553               3       (100,59) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n6                                    net          0.174             1.727               3       (100,59) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32606|in[1]                                                                                                                        lut          0.054             1.781               3       (100,60) 
LUT__32606|out                                                                                                                          lut          0.000             1.781               3       (100,60) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n7                                    net          0.186             1.967               3       (100,60) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__32607|in[1]                                                                                                                        lut          0.054             2.021               3       (94,60)  
LUT__32607|out                                                                                                                          lut          0.000             2.021               2       (94,60)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n8                                    net          0.387             2.408               2       (94,60)  
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n2                              net          0.000             2.458               2       (100,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n4                              net          0.000             2.479               2       (100,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n6                              net          0.000             2.500               2       (100,64) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.084             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|O                            adder        0.000             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr_io_pushOccupancy[3]                          net          0.243             2.827               2       (100,65) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31638|in[2]                                                                                                                        lut          0.054             2.881               2       (100,70) 
LUT__31638|out                                                                                                                          lut          0.000             2.881               2       (100,70) 
n13855                                                                                                                                  net          0.374             3.255               2       (100,70) 
   Routing elements:
      Manhattan distance of X:35, Y:4
LUT__31640|in[2]                                                                                                                        lut          0.055             3.310               2       (135,74) 
LUT__31640|out                                                                                                                          lut          0.000             3.310              20       (135,74) 
n13857                                                                                                                                  net          0.687             3.997              20       (135,74) 
   Routing elements:
      Manhattan distance of X:14, Y:64
LUT__31711|in[2]                                                                                                                        lut          0.054             4.051              20       (121,138)
LUT__31711|out                                                                                                                          lut          0.000             4.051               5       (121,138)
n13915                                                                                                                                  net          0.598             4.649               5       (121,138)
   Routing elements:
      Manhattan distance of X:16, Y:3
LUT__32036|in[3]                                                                                                                        lut          0.055             4.704               5       (105,135)
LUT__32036|out                                                                                                                          lut          0.000             4.704             190       (105,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.801             5.505             190       (105,135)
   Routing elements:
      Manhattan distance of X:8, Y:73
LUT__32159|in[1]                                                                                                                        lut          0.054             5.559             190       (113,208)
LUT__32159|out                                                                                                                          lut          0.000             5.559              41       (113,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.886             6.445              41       (113,208)
   Routing elements:
      Manhattan distance of X:13, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.536              41       (126,205)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             4505      (126,205)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.799 (required time - arrival time)                                                                                                  
Delay         : 6.304                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.508
--------------------------------------
End-of-path arrival time       : 8.345

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             4505       (91,48)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (91,48)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]         net          0.468             0.581               3       (91,48)  
   Routing elements:
      Manhattan distance of X:8, Y:16
LUT__32602|in[0]                                                                                                                        lut          0.055             0.636               3       (99,64)  
LUT__32602|out                                                                                                                          lut          0.000             0.636               3       (99,64)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n3                                    net          0.053             0.689               3       (99,64)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32603|in[1]                                                                                                                        lut          0.055             0.744               3       (99,63)  
LUT__32603|out                                                                                                                          lut          0.000             0.744               3       (99,63)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n4                                    net          0.317             1.061               3       (99,63)  
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__32604|in[1]                                                                                                                        lut          0.054             1.115               3       (98,61)  
LUT__32604|out                                                                                                                          lut          0.000             1.115               3       (98,61)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n5                                    net          0.384             1.499               3       (98,61)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__32605|in[1]                                                                                                                        lut          0.054             1.553               3       (100,59) 
LUT__32605|out                                                                                                                          lut          0.000             1.553               3       (100,59) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n6                                    net          0.174             1.727               3       (100,59) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32606|in[1]                                                                                                                        lut          0.054             1.781               3       (100,60) 
LUT__32606|out                                                                                                                          lut          0.000             1.781               3       (100,60) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n7                                    net          0.186             1.967               3       (100,60) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__32607|in[1]                                                                                                                        lut          0.054             2.021               3       (94,60)  
LUT__32607|out                                                                                                                          lut          0.000             2.021               2       (94,60)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n8                                    net          0.387             2.408               2       (94,60)  
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n2                              net          0.000             2.458               2       (100,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n4                              net          0.000             2.479               2       (100,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n6                              net          0.000             2.500               2       (100,64) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.521               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.521               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n8                              net          0.000             2.521               2       (100,65) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.542               2       (100,66) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.542               2       (100,66) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n10                             net          0.000             2.542               2       (100,66) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.021             2.563               2       (100,67) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CO                           adder        0.000             2.563               2       (100,67) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n12                             net          0.000             2.563               2       (100,67) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7|CI                           adder        0.084             2.647               2       (100,68) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7|O                            adder        0.000             2.647               2       (100,68) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr_io_pushOccupancy[6]                          net          0.580             3.227               2       (100,68) 
   Routing elements:
      Manhattan distance of X:35, Y:6
LUT__31640|in[0]                                                                                                                        lut          0.055             3.282               2       (135,74) 
LUT__31640|out                                                                                                                          lut          0.000             3.282              20       (135,74) 
n13857                                                                                                                                  net          0.687             3.969              20       (135,74) 
   Routing elements:
      Manhattan distance of X:14, Y:64
LUT__31711|in[2]                                                                                                                        lut          0.054             4.023              20       (121,138)
LUT__31711|out                                                                                                                          lut          0.000             4.023               5       (121,138)
n13915                                                                                                                                  net          0.598             4.621               5       (121,138)
   Routing elements:
      Manhattan distance of X:16, Y:3
LUT__32036|in[3]                                                                                                                        lut          0.055             4.676               5       (105,135)
LUT__32036|out                                                                                                                          lut          0.000             4.676             190       (105,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.801             5.477             190       (105,135)
   Routing elements:
      Manhattan distance of X:8, Y:73
LUT__32159|in[1]                                                                                                                        lut          0.054             5.531             190       (113,208)
LUT__32159|out                                                                                                                          lut          0.000             5.531              41       (113,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.886             6.417              41       (113,208)
   Routing elements:
      Manhattan distance of X:13, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.508              41       (126,205)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             4505      (126,205)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.799 (required time - arrival time)                                                                                                  
Delay         : 6.304                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.508
--------------------------------------
End-of-path arrival time       : 8.345

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             4505       (91,48)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (91,48)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]         net          0.468             0.581               3       (91,48)  
   Routing elements:
      Manhattan distance of X:8, Y:16
LUT__32602|in[0]                                                                                                                        lut          0.055             0.636               3       (99,64)  
LUT__32602|out                                                                                                                          lut          0.000             0.636               3       (99,64)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n3                                    net          0.053             0.689               3       (99,64)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32603|in[1]                                                                                                                        lut          0.055             0.744               3       (99,63)  
LUT__32603|out                                                                                                                          lut          0.000             0.744               3       (99,63)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n4                                    net          0.317             1.061               3       (99,63)  
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__32604|in[1]                                                                                                                        lut          0.054             1.115               3       (98,61)  
LUT__32604|out                                                                                                                          lut          0.000             1.115               3       (98,61)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n5                                    net          0.384             1.499               3       (98,61)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__32605|in[1]                                                                                                                        lut          0.054             1.553               3       (100,59) 
LUT__32605|out                                                                                                                          lut          0.000             1.553               3       (100,59) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n6                                    net          0.174             1.727               3       (100,59) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32606|in[1]                                                                                                                        lut          0.054             1.781               3       (100,60) 
LUT__32606|out                                                                                                                          lut          0.000             1.781               3       (100,60) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n7                                    net          0.186             1.967               3       (100,60) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__32607|in[1]                                                                                                                        lut          0.054             2.021               3       (94,60)  
LUT__32607|out                                                                                                                          lut          0.000             2.021               2       (94,60)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n8                                    net          0.387             2.408               2       (94,60)  
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n2                              net          0.000             2.458               2       (100,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n4                              net          0.000             2.479               2       (100,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n6                              net          0.000             2.500               2       (100,64) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.521               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.521               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n8                              net          0.000             2.521               2       (100,65) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.542               2       (100,66) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.542               2       (100,66) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n10                             net          0.000             2.542               2       (100,66) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.021             2.563               2       (100,67) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CO                           adder        0.000             2.563               2       (100,67) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n12                             net          0.000             2.563               2       (100,67) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7|CI                           adder        0.084             2.647               2       (100,68) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7|O                            adder        0.000             2.647               2       (100,68) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr_io_pushOccupancy[6]                          net          0.580             3.227               2       (100,68) 
   Routing elements:
      Manhattan distance of X:35, Y:6
LUT__31640|in[0]                                                                                                                        lut          0.055             3.282               2       (135,74) 
LUT__31640|out                                                                                                                          lut          0.000             3.282              20       (135,74) 
n13857                                                                                                                                  net          0.687             3.969              20       (135,74) 
   Routing elements:
      Manhattan distance of X:14, Y:64
LUT__31711|in[2]                                                                                                                        lut          0.054             4.023              20       (121,138)
LUT__31711|out                                                                                                                          lut          0.000             4.023               5       (121,138)
n13915                                                                                                                                  net          0.598             4.621               5       (121,138)
   Routing elements:
      Manhattan distance of X:16, Y:3
LUT__32036|in[3]                                                                                                                        lut          0.055             4.676               5       (105,135)
LUT__32036|out                                                                                                                          lut          0.000             4.676             190       (105,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.801             5.477             190       (105,135)
   Routing elements:
      Manhattan distance of X:8, Y:73
LUT__32159|in[1]                                                                                                                        lut          0.054             5.531             190       (113,208)
LUT__32159|out                                                                                                                          lut          0.000             5.531              41       (113,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.886             6.417              41       (113,208)
   Routing elements:
      Manhattan distance of X:13, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.508              41       (126,204)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             4505      (126,204)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.799 (required time - arrival time)                                                                                                  
Delay         : 6.304                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.508
--------------------------------------
End-of-path arrival time       : 8.345

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             4505       (91,48)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (91,48)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]         net          0.468             0.581               3       (91,48)  
   Routing elements:
      Manhattan distance of X:8, Y:16
LUT__32602|in[0]                                                                                                                        lut          0.055             0.636               3       (99,64)  
LUT__32602|out                                                                                                                          lut          0.000             0.636               3       (99,64)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n3                                    net          0.053             0.689               3       (99,64)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32603|in[1]                                                                                                                        lut          0.055             0.744               3       (99,63)  
LUT__32603|out                                                                                                                          lut          0.000             0.744               3       (99,63)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n4                                    net          0.317             1.061               3       (99,63)  
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__32604|in[1]                                                                                                                        lut          0.054             1.115               3       (98,61)  
LUT__32604|out                                                                                                                          lut          0.000             1.115               3       (98,61)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n5                                    net          0.384             1.499               3       (98,61)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__32605|in[1]                                                                                                                        lut          0.054             1.553               3       (100,59) 
LUT__32605|out                                                                                                                          lut          0.000             1.553               3       (100,59) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n6                                    net          0.174             1.727               3       (100,59) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32606|in[1]                                                                                                                        lut          0.054             1.781               3       (100,60) 
LUT__32606|out                                                                                                                          lut          0.000             1.781               3       (100,60) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n7                                    net          0.186             1.967               3       (100,60) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__32607|in[1]                                                                                                                        lut          0.054             2.021               3       (94,60)  
LUT__32607|out                                                                                                                          lut          0.000             2.021               2       (94,60)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n8                                    net          0.387             2.408               2       (94,60)  
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n2                              net          0.000             2.458               2       (100,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n4                              net          0.000             2.479               2       (100,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n6                              net          0.000             2.500               2       (100,64) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.521               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.521               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n8                              net          0.000             2.521               2       (100,65) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.542               2       (100,66) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.542               2       (100,66) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n10                             net          0.000             2.542               2       (100,66) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.021             2.563               2       (100,67) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CO                           adder        0.000             2.563               2       (100,67) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n12                             net          0.000             2.563               2       (100,67) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7|CI                           adder        0.084             2.647               2       (100,68) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7|O                            adder        0.000             2.647               2       (100,68) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr_io_pushOccupancy[6]                          net          0.580             3.227               2       (100,68) 
   Routing elements:
      Manhattan distance of X:35, Y:6
LUT__31640|in[0]                                                                                                                        lut          0.055             3.282               2       (135,74) 
LUT__31640|out                                                                                                                          lut          0.000             3.282              20       (135,74) 
n13857                                                                                                                                  net          0.687             3.969              20       (135,74) 
   Routing elements:
      Manhattan distance of X:14, Y:64
LUT__31711|in[2]                                                                                                                        lut          0.054             4.023              20       (121,138)
LUT__31711|out                                                                                                                          lut          0.000             4.023               5       (121,138)
n13915                                                                                                                                  net          0.598             4.621               5       (121,138)
   Routing elements:
      Manhattan distance of X:16, Y:3
LUT__32036|in[3]                                                                                                                        lut          0.055             4.676               5       (105,135)
LUT__32036|out                                                                                                                          lut          0.000             4.676             190       (105,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.801             5.477             190       (105,135)
   Routing elements:
      Manhattan distance of X:8, Y:73
LUT__32159|in[1]                                                                                                                        lut          0.054             5.531             190       (113,208)
LUT__32159|out                                                                                                                          lut          0.000             5.531              41       (113,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.886             6.417              41       (113,208)
   Routing elements:
      Manhattan distance of X:13, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.508              41       (126,203)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             4505      (126,203)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.799 (required time - arrival time)                                                                                                  
Delay         : 6.304                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.508
--------------------------------------
End-of-path arrival time       : 8.345

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             4505       (91,48)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (91,48)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]         net          0.468             0.581               3       (91,48)  
   Routing elements:
      Manhattan distance of X:8, Y:16
LUT__32602|in[0]                                                                                                                        lut          0.055             0.636               3       (99,64)  
LUT__32602|out                                                                                                                          lut          0.000             0.636               3       (99,64)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n3                                    net          0.053             0.689               3       (99,64)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32603|in[1]                                                                                                                        lut          0.055             0.744               3       (99,63)  
LUT__32603|out                                                                                                                          lut          0.000             0.744               3       (99,63)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n4                                    net          0.317             1.061               3       (99,63)  
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__32604|in[1]                                                                                                                        lut          0.054             1.115               3       (98,61)  
LUT__32604|out                                                                                                                          lut          0.000             1.115               3       (98,61)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n5                                    net          0.384             1.499               3       (98,61)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__32605|in[1]                                                                                                                        lut          0.054             1.553               3       (100,59) 
LUT__32605|out                                                                                                                          lut          0.000             1.553               3       (100,59) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n6                                    net          0.174             1.727               3       (100,59) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32606|in[1]                                                                                                                        lut          0.054             1.781               3       (100,60) 
LUT__32606|out                                                                                                                          lut          0.000             1.781               3       (100,60) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n7                                    net          0.186             1.967               3       (100,60) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__32607|in[1]                                                                                                                        lut          0.054             2.021               3       (94,60)  
LUT__32607|out                                                                                                                          lut          0.000             2.021               2       (94,60)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n8                                    net          0.387             2.408               2       (94,60)  
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n2                              net          0.000             2.458               2       (100,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n4                              net          0.000             2.479               2       (100,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n6                              net          0.000             2.500               2       (100,64) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.521               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.521               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n8                              net          0.000             2.521               2       (100,65) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.542               2       (100,66) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.542               2       (100,66) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n10                             net          0.000             2.542               2       (100,66) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.021             2.563               2       (100,67) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CO                           adder        0.000             2.563               2       (100,67) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n12                             net          0.000             2.563               2       (100,67) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7|CI                           adder        0.084             2.647               2       (100,68) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7|O                            adder        0.000             2.647               2       (100,68) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr_io_pushOccupancy[6]                          net          0.580             3.227               2       (100,68) 
   Routing elements:
      Manhattan distance of X:35, Y:6
LUT__31640|in[0]                                                                                                                        lut          0.055             3.282               2       (135,74) 
LUT__31640|out                                                                                                                          lut          0.000             3.282              20       (135,74) 
n13857                                                                                                                                  net          0.687             3.969              20       (135,74) 
   Routing elements:
      Manhattan distance of X:14, Y:64
LUT__31711|in[2]                                                                                                                        lut          0.054             4.023              20       (121,138)
LUT__31711|out                                                                                                                          lut          0.000             4.023               5       (121,138)
n13915                                                                                                                                  net          0.598             4.621               5       (121,138)
   Routing elements:
      Manhattan distance of X:16, Y:3
LUT__32036|in[3]                                                                                                                        lut          0.055             4.676               5       (105,135)
LUT__32036|out                                                                                                                          lut          0.000             4.676             190       (105,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.801             5.477             190       (105,135)
   Routing elements:
      Manhattan distance of X:8, Y:73
LUT__32159|in[1]                                                                                                                        lut          0.054             5.531             190       (113,208)
LUT__32159|out                                                                                                                          lut          0.000             5.531              41       (113,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.886             6.417              41       (113,208)
   Routing elements:
      Manhattan distance of X:13, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.508              41       (126,206)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             4505      (126,206)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.801 (required time - arrival time)                                                                                                  
Delay         : 6.302                                                                                                                                 

Logic Level             : 15
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.506
--------------------------------------
End-of-path arrival time       : 8.343

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             4505       (91,48)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (91,48)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]         net          0.468             0.581               3       (91,48)  
   Routing elements:
      Manhattan distance of X:8, Y:16
LUT__32602|in[0]                                                                                                                        lut          0.055             0.636               3       (99,64)  
LUT__32602|out                                                                                                                          lut          0.000             0.636               3       (99,64)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n3                                    net          0.053             0.689               3       (99,64)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32603|in[1]                                                                                                                        lut          0.055             0.744               3       (99,63)  
LUT__32603|out                                                                                                                          lut          0.000             0.744               3       (99,63)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n4                                    net          0.317             1.061               3       (99,63)  
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__32604|in[1]                                                                                                                        lut          0.054             1.115               3       (98,61)  
LUT__32604|out                                                                                                                          lut          0.000             1.115               3       (98,61)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n5                                    net          0.384             1.499               3       (98,61)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__32605|in[1]                                                                                                                        lut          0.054             1.553               3       (100,59) 
LUT__32605|out                                                                                                                          lut          0.000             1.553               3       (100,59) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n6                                    net          0.174             1.727               3       (100,59) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32606|in[1]                                                                                                                        lut          0.054             1.781               3       (100,60) 
LUT__32606|out                                                                                                                          lut          0.000             1.781               3       (100,60) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n7                                    net          0.186             1.967               3       (100,60) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__32607|in[1]                                                                                                                        lut          0.054             2.021               3       (94,60)  
LUT__32607|out                                                                                                                          lut          0.000             2.021               2       (94,60)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n8                                    net          0.387             2.408               2       (94,60)  
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n2                              net          0.000             2.458               2       (100,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n4                              net          0.000             2.479               2       (100,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n6                              net          0.000             2.500               2       (100,64) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.084             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|O                            adder        0.000             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr_io_pushOccupancy[3]                          net          0.243             2.827               2       (100,65) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31638|in[2]                                                                                                                        lut          0.054             2.881               2       (100,70) 
LUT__31638|out                                                                                                                          lut          0.000             2.881               2       (100,70) 
n13855                                                                                                                                  net          0.374             3.255               2       (100,70) 
   Routing elements:
      Manhattan distance of X:35, Y:4
LUT__31640|in[2]                                                                                                                        lut          0.055             3.310               2       (135,74) 
LUT__31640|out                                                                                                                          lut          0.000             3.310              20       (135,74) 
n13857                                                                                                                                  net          0.687             3.997              20       (135,74) 
   Routing elements:
      Manhattan distance of X:14, Y:64
LUT__31711|in[2]                                                                                                                        lut          0.054             4.051              20       (121,138)
LUT__31711|out                                                                                                                          lut          0.000             4.051               5       (121,138)
n13915                                                                                                                                  net          0.598             4.649               5       (121,138)
   Routing elements:
      Manhattan distance of X:16, Y:3
LUT__32036|in[3]                                                                                                                        lut          0.055             4.704               5       (105,135)
LUT__32036|out                                                                                                                          lut          0.000             4.704             190       (105,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.801             5.505             190       (105,135)
   Routing elements:
      Manhattan distance of X:8, Y:73
LUT__32159|in[1]                                                                                                                        lut          0.054             5.559             190       (113,208)
LUT__32159|out                                                                                                                          lut          0.000             5.559              41       (113,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.856             6.415              41       (113,208)
   Routing elements:
      Manhattan distance of X:2, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst|CE                    srl8         0.091             6.506              41       (111,205)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.837             4505      (111,205)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.801 (required time - arrival time)                                                                                                  
Delay         : 6.302                                                                                                                                 

Logic Level             : 15
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.506
--------------------------------------
End-of-path arrival time       : 8.343

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             4505       (91,48)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (91,48)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]         net          0.468             0.581               3       (91,48)  
   Routing elements:
      Manhattan distance of X:8, Y:16
LUT__32602|in[0]                                                                                                                        lut          0.055             0.636               3       (99,64)  
LUT__32602|out                                                                                                                          lut          0.000             0.636               3       (99,64)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n3                                    net          0.053             0.689               3       (99,64)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32603|in[1]                                                                                                                        lut          0.055             0.744               3       (99,63)  
LUT__32603|out                                                                                                                          lut          0.000             0.744               3       (99,63)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n4                                    net          0.317             1.061               3       (99,63)  
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__32604|in[1]                                                                                                                        lut          0.054             1.115               3       (98,61)  
LUT__32604|out                                                                                                                          lut          0.000             1.115               3       (98,61)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n5                                    net          0.384             1.499               3       (98,61)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__32605|in[1]                                                                                                                        lut          0.054             1.553               3       (100,59) 
LUT__32605|out                                                                                                                          lut          0.000             1.553               3       (100,59) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n6                                    net          0.174             1.727               3       (100,59) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32606|in[1]                                                                                                                        lut          0.054             1.781               3       (100,60) 
LUT__32606|out                                                                                                                          lut          0.000             1.781               3       (100,60) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n7                                    net          0.186             1.967               3       (100,60) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__32607|in[1]                                                                                                                        lut          0.054             2.021               3       (94,60)  
LUT__32607|out                                                                                                                          lut          0.000             2.021               2       (94,60)  
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/n8                                    net          0.387             2.408               2       (94,60)  
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             2.458               2       (100,62) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n2                              net          0.000             2.458               2       (100,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.479               2       (100,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n4                              net          0.000             2.479               2       (100,63) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.500               2       (100,64) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/n6                              net          0.000             2.500               2       (100,64) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.084             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|O                            adder        0.000             2.584               2       (100,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr_io_pushOccupancy[3]                          net          0.243             2.827               2       (100,65) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31638|in[2]                                                                                                                        lut          0.054             2.881               2       (100,70) 
LUT__31638|out                                                                                                                          lut          0.000             2.881               2       (100,70) 
n13855                                                                                                                                  net          0.374             3.255               2       (100,70) 
   Routing elements:
      Manhattan distance of X:35, Y:4
LUT__31640|in[2]                                                                                                                        lut          0.055             3.310               2       (135,74) 
LUT__31640|out                                                                                                                          lut          0.000             3.310              20       (135,74) 
n13857                                                                                                                                  net          0.687             3.997              20       (135,74) 
   Routing elements:
      Manhattan distance of X:14, Y:64
LUT__31711|in[2]                                                                                                                        lut          0.054             4.051              20       (121,138)
LUT__31711|out                                                                                                                          lut          0.000             4.051               5       (121,138)
n13915                                                                                                                                  net          0.598             4.649               5       (121,138)
   Routing elements:
      Manhattan distance of X:16, Y:3
LUT__32036|in[3]                                                                                                                        lut          0.055             4.704               5       (105,135)
LUT__32036|out                                                                                                                          lut          0.000             4.704             190       (105,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.801             5.505             190       (105,135)
   Routing elements:
      Manhattan distance of X:8, Y:73
LUT__32159|in[1]                                                                                                                        lut          0.054             5.559             190       (113,208)
LUT__32159|out                                                                                                                          lut          0.000             5.559              41       (113,208)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.856             6.415              41       (113,208)
   Routing elements:
      Manhattan distance of X:2, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|CE                    srl8         0.091             6.506              41       (111,210)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             4505      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.837             4505      (111,210)

################################################################################
Path Detail Report (clk_sys vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                      
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF|SR
Launch Clock  : clk_sys (RISE)                                                       
Capture Clock : clk_pixel (RISE)                                                     
Slack         : -0.908 (required time - arrival time)                                
Delay         : 0.587                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.791
--------------------------------------
End-of-path arrival time       : 2.628

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
rstn_sys~FF|Q                                                             ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                  net         0.090             0.203             2647       (76,41)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__36834|in[1]                                                          lut         0.054             0.257             2647       (80,41)
LUT__36834|out                                                            lut         0.000             0.257                6       (80,41)
u_axi4_ctrl/w_rfifo_rst                                                   net         0.443             0.700                5       (80,41)
   Routing elements:
      Manhattan distance of X:0, Y:11
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF|SR     ff          0.091             0.791                6       (80,52)

Capture Clock Path
                                 name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================
clk_pixel                                                                 inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                 inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                 net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:107
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF|CLK    ff           0.000             1.829             211        (80,52)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                      
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                       
Capture Clock : clk_pixel (RISE)                                                                                                                                     
Slack         : -0.908 (required time - arrival time)                                                                                                                
Delay         : 0.587                                                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.791
--------------------------------------
End-of-path arrival time       : 2.628

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
                                                                        name                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                             ff          0.113             0.113             2647       (76,41)
rstn_sys                                                                                                                                                  net         0.090             0.203             2647       (76,41)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__36834|in[1]                                                                                                                                          lut         0.054             0.257             2647       (80,41)
LUT__36834|out                                                                                                                                            lut         0.000             0.257                6       (80,41)
u_axi4_ctrl/w_rfifo_rst                                                                                                                                   net         0.443             0.700                5       (80,41)
   Routing elements:
      Manhattan distance of X:0, Y:10
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|SR     ff          0.091             0.791                6       (80,51)

Capture Clock Path
                                                                         name                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================
clk_pixel                                                                                                                                                 inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                                                                 inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                                                                 net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:108
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|CLK    ff           0.000             1.829             211        (80,51)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_cnt[1]~FF|SR       
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.799 (required time - arrival time)
Delay         : 0.605                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.809
--------------------------------------
End-of-path arrival time       : 2.646

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
rstn_sys~FF|Q                      ff          0.113             0.113             2647       (76,41)
rstn_sys                           net         0.108             0.221             2647       (76,41)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__36832|in[2]                   lut         0.054             0.275             2647       (73,41)
LUT__36832|out                     lut         0.000             0.275                6       (73,41)
u_axi4_ctrl/n1342                  net         0.443             0.718                6       (73,41)
   Routing elements:
      Manhattan distance of X:0, Y:4
u_axi4_ctrl/rfifo_cnt[1]~FF|SR     ff          0.091             0.809                6       (73,45)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159)
clk_pixel                          inpad        0.110             0.110             211        (0,159)
clk_pixel                          net          1.846             1.956             211        (0,159)
   Routing elements:
      Manhattan distance of X:73, Y:114
u_axi4_ctrl/rfifo_cnt[1]~FF|CLK    ff           0.000             1.956             211        (73,45)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_cnt[0]~FF|SR       
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.799 (required time - arrival time)
Delay         : 0.605                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.809
--------------------------------------
End-of-path arrival time       : 2.646

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
rstn_sys~FF|Q                      ff          0.113             0.113             2647       (76,41)
rstn_sys                           net         0.108             0.221             2647       (76,41)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__36832|in[2]                   lut         0.054             0.275             2647       (73,41)
LUT__36832|out                     lut         0.000             0.275                6       (73,41)
u_axi4_ctrl/n1342                  net         0.443             0.718                6       (73,41)
   Routing elements:
      Manhattan distance of X:0, Y:6
u_axi4_ctrl/rfifo_cnt[0]~FF|SR     ff          0.091             0.809                6       (73,47)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159)
clk_pixel                          inpad        0.110             0.110             211        (0,159)
clk_pixel                          net          1.846             1.956             211        (0,159)
   Routing elements:
      Manhattan distance of X:73, Y:112
u_axi4_ctrl/rfifo_cnt[0]~FF|CLK    ff           0.000             1.956             211        (73,47)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_cnt[2]~FF|SR       
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.799 (required time - arrival time)
Delay         : 0.605                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.809
--------------------------------------
End-of-path arrival time       : 2.646

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
rstn_sys~FF|Q                      ff          0.113             0.113             2647       (76,41)
rstn_sys                           net         0.108             0.221             2647       (76,41)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__36832|in[2]                   lut         0.054             0.275             2647       (73,41)
LUT__36832|out                     lut         0.000             0.275                6       (73,41)
u_axi4_ctrl/n1342                  net         0.443             0.718                6       (73,41)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/rfifo_cnt[2]~FF|SR     ff          0.091             0.809                6       (73,46)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159)
clk_pixel                          inpad        0.110             0.110             211        (0,159)
clk_pixel                          net          1.846             1.956             211        (0,159)
   Routing elements:
      Manhattan distance of X:73, Y:113
u_axi4_ctrl/rfifo_cnt[2]~FF|CLK    ff           0.000             1.956             211        (73,46)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_cnt[4]~FF|SR       
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.799 (required time - arrival time)
Delay         : 0.605                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.809
--------------------------------------
End-of-path arrival time       : 2.646

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
rstn_sys~FF|Q                      ff          0.113             0.113             2647       (76,41)
rstn_sys                           net         0.108             0.221             2647       (76,41)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__36832|in[2]                   lut         0.054             0.275             2647       (73,41)
LUT__36832|out                     lut         0.000             0.275                6       (73,41)
u_axi4_ctrl/n1342                  net         0.443             0.718                6       (73,41)
   Routing elements:
      Manhattan distance of X:0, Y:2
u_axi4_ctrl/rfifo_cnt[4]~FF|SR     ff          0.091             0.809                6       (73,43)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159)
clk_pixel                          inpad        0.110             0.110             211        (0,159)
clk_pixel                          net          1.846             1.956             211        (0,159)
   Routing elements:
      Manhattan distance of X:73, Y:116
u_axi4_ctrl/rfifo_cnt[4]~FF|CLK    ff           0.000             1.956             211        (73,43)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_cnt[3]~FF|SR       
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.799 (required time - arrival time)
Delay         : 0.605                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.809
--------------------------------------
End-of-path arrival time       : 2.646

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
rstn_sys~FF|Q                      ff          0.113             0.113             2647       (76,41)
rstn_sys                           net         0.108             0.221             2647       (76,41)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__36832|in[2]                   lut         0.054             0.275             2647       (73,41)
LUT__36832|out                     lut         0.000             0.275                6       (73,41)
u_axi4_ctrl/n1342                  net         0.443             0.718                6       (73,41)
   Routing elements:
      Manhattan distance of X:0, Y:3
u_axi4_ctrl/rfifo_cnt[3]~FF|SR     ff          0.091             0.809                6       (73,44)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel                          inpad        0.000             0.000               0        (0,159)
clk_pixel                          inpad        0.110             0.110             211        (0,159)
clk_pixel                          net          1.846             1.956             211        (0,159)
   Routing elements:
      Manhattan distance of X:73, Y:115
u_axi4_ctrl/rfifo_cnt[3]~FF|CLK    ff           0.000             1.956             211        (73,44)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rfifo_rst~FF|SR          
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.774 (required time - arrival time)
Delay         : 0.453                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.657
--------------------------------------
End-of-path arrival time       : 2.494

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
rstn_sys~FF|Q                   ff          0.113             0.113             2647       (76,41)
rstn_sys                        net         0.453             0.566             2647       (76,41)
   Routing elements:
      Manhattan distance of X:2, Y:2
u_axi4_ctrl/rfifo_rst~FF|SR     ff          0.091             0.657             2647       (74,43)

Capture Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159)
clk_pixel                       inpad        0.110             0.110             211        (0,159)
clk_pixel                       net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:74, Y:116
u_axi4_ctrl/rfifo_rst~FF|CLK    ff           0.000             1.829             211        (74,43)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                      
Path End      : u_axi4_ctrl/rframe_vsync_dly~FF|SR   
Launch Clock  : clk_sys (RISE)                       
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.652 (required time - arrival time)
Delay         : 0.458                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.662
--------------------------------------
End-of-path arrival time       : 2.499

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             4505       (0,162)
clk_sys            net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             4505       (76,41)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
rstn_sys~FF|Q                          ff          0.113             0.113             2647       (76,41)
rstn_sys                               net         0.458             0.571             2647       (76,41)
   Routing elements:
      Manhattan distance of X:3, Y:11
u_axi4_ctrl/rframe_vsync_dly~FF|SR     ff          0.091             0.662             2647       (73,52)

Capture Clock Path
               name                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================
clk_pixel                              inpad        0.000             0.000               0        (0,159)
clk_pixel                              inpad        0.110             0.110             211        (0,159)
clk_pixel                              net          1.846             1.956             211        (0,159)
   Routing elements:
      Manhattan distance of X:73, Y:107
u_axi4_ctrl/rframe_vsync_dly~FF|CLK    ff           0.000             1.956             211        (73,52)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : -0.431 (required time - arrival time)                                                                            
Delay         : 0.198                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.314
--------------------------------------
End-of-path arrival time       : 2.151

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.110             0.110             4505       (0,162)
clk_sys                                                                                                    net          1.727             1.837             4505       (0,162)
   Routing elements:
      Manhattan distance of X:22, Y:117
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.837             4505       (22,45)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|Q                 ff          0.113             0.113              2         (22,45)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]                      net         0.198             0.311              2         (22,45)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D     ff          0.003             0.314              2         (27,45)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.110             0.110             211        (0,159)
clk_pixel                                                                                                              net          1.719             1.829             211        (0,159)
   Routing elements:
      Manhattan distance of X:27, Y:114
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.829             211        (27,45)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 8.535 (required time - arrival time)
Delay         : 4.680                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 4.796
--------------------------------------
End-of-path arrival time       : 6.625

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:107
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (41,266)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               5        (41,266)
w_rgb_data_o[20]                      net          0.382             0.495               5        (41,266)
   Routing elements:
      Manhattan distance of X:3, Y:9
LUT__34244|in[2]                      lut          0.054             0.549               5        (44,275)
LUT__34244|out                        lut          0.000             0.549               8        (44,275)
n14946                                net          0.353             0.902               8        (44,275)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__34249|in[3]                      lut          0.054             0.956               8        (46,277)
LUT__34249|out                        lut          0.000             0.956               3        (46,277)
n14951                                net          0.206             1.162               3        (46,277)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__34252|in[3]                      lut          0.054             1.216               3        (44,277)
LUT__34252|out                        lut          0.000             1.216               2        (44,277)
n14954                                net          0.268             1.484               2        (44,277)
   Routing elements:
      Manhattan distance of X:3, Y:3
LUT__34256|in[0]                      lut          0.054             1.538               2        (47,274)
LUT__34256|out                        lut          0.000             1.538              14        (47,274)
u_rgb2dvi/enc_2/n103                  net          0.241             1.779              13        (47,274)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__34260|in[1]                      lut          0.054             1.833              14        (46,278)
LUT__34260|out                        lut          0.000             1.833               5        (46,278)
n14960                                net          0.354             2.187               5        (46,278)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__34263|in[3]                      lut          0.055             2.242               5        (51,278)
LUT__34263|out                        lut          0.000             2.242               5        (51,278)
n14963                                net          0.280             2.522               5        (51,278)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__34267|in[1]                      lut          0.054             2.576               5        (55,279)
LUT__34267|out                        lut          0.000             2.576               4        (55,279)
u_rgb2dvi/enc_2/N1q_m07[2]            net          0.167             2.743               4        (55,279)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34268|in[2]                      lut          0.054             2.797               4        (56,278)
LUT__34268|out                        lut          0.000             2.797               3        (56,278)
u_rgb2dvi/enc_2/n617                  net          0.384             3.181               3        (56,278)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.054             3.235               3        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             3.235               3        (58,278)
u_rgb2dvi/enc_2/n139                  net          0.229             3.464               3        (58,278)
   Routing elements:
      Manhattan distance of X:5, Y:1
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.045             3.509               3        (53,277)
u_rgb2dvi/enc_2/add_75/i3|CO          adder        0.000             3.509               2        (53,277)
u_rgb2dvi/enc_2/add_75/n6             net          0.000             3.509               2        (53,277)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i4|CI          adder        0.084             3.593               2        (53,278)
u_rgb2dvi/enc_2/add_75/i4|O           adder        0.000             3.593               2        (53,278)
u_rgb2dvi/enc_2/n195                  net          0.427             4.020               2        (53,278)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__34277|in[0]                      lut          0.054             4.074               2        (56,271)
LUT__34277|out                        lut          0.000             4.074               2        (56,271)
n14970                                net          0.053             4.127               2        (56,271)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34279|in[1]                      lut          0.054             4.181               2        (56,270)
LUT__34279|out                        lut          0.000             4.181               2        (56,270)
u_rgb2dvi/enc_2/acc_add[3]            net          0.478             4.659               2        (56,270)
   Routing elements:
      Manhattan distance of X:9, Y:7
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.709               2        (47,263)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.709               2        (47,263)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             4.709               2        (47,263)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.793               2        (47,264)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.793               2        (47,264)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.796               2        (47,264)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:105
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (47,264)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 8.537 (required time - arrival time)
Delay         : 4.678                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 4.794
--------------------------------------
End-of-path arrival time       : 6.623

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:107
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (41,266)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               5        (41,266)
w_rgb_data_o[20]                      net          0.382             0.495               5        (41,266)
   Routing elements:
      Manhattan distance of X:3, Y:9
LUT__34244|in[2]                      lut          0.054             0.549               5        (44,275)
LUT__34244|out                        lut          0.000             0.549               8        (44,275)
n14946                                net          0.353             0.902               8        (44,275)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__34249|in[3]                      lut          0.054             0.956               8        (46,277)
LUT__34249|out                        lut          0.000             0.956               3        (46,277)
n14951                                net          0.206             1.162               3        (46,277)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__34252|in[3]                      lut          0.054             1.216               3        (44,277)
LUT__34252|out                        lut          0.000             1.216               2        (44,277)
n14954                                net          0.268             1.484               2        (44,277)
   Routing elements:
      Manhattan distance of X:3, Y:3
LUT__34256|in[0]                      lut          0.054             1.538               2        (47,274)
LUT__34256|out                        lut          0.000             1.538              14        (47,274)
u_rgb2dvi/enc_2/n103                  net          0.361             1.899              13        (47,274)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34261|in[3]                      lut          0.054             1.953              14        (46,275)
LUT__34261|out                        lut          0.000             1.953               5        (46,275)
n14961                                net          0.232             2.185               5        (46,275)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__34263|in[1]                      lut          0.055             2.240               5        (51,278)
LUT__34263|out                        lut          0.000             2.240               5        (51,278)
n14963                                net          0.280             2.520               5        (51,278)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__34267|in[1]                      lut          0.054             2.574               5        (55,279)
LUT__34267|out                        lut          0.000             2.574               4        (55,279)
u_rgb2dvi/enc_2/N1q_m07[2]            net          0.167             2.741               4        (55,279)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34268|in[2]                      lut          0.054             2.795               4        (56,278)
LUT__34268|out                        lut          0.000             2.795               3        (56,278)
u_rgb2dvi/enc_2/n617                  net          0.384             3.179               3        (56,278)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.054             3.233               3        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             3.233               3        (58,278)
u_rgb2dvi/enc_2/n139                  net          0.229             3.462               3        (58,278)
   Routing elements:
      Manhattan distance of X:5, Y:1
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.045             3.507               3        (53,277)
u_rgb2dvi/enc_2/add_75/i3|CO          adder        0.000             3.507               2        (53,277)
u_rgb2dvi/enc_2/add_75/n6             net          0.000             3.507               2        (53,277)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i4|CI          adder        0.084             3.591               2        (53,278)
u_rgb2dvi/enc_2/add_75/i4|O           adder        0.000             3.591               2        (53,278)
u_rgb2dvi/enc_2/n195                  net          0.427             4.018               2        (53,278)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__34277|in[0]                      lut          0.054             4.072               2        (56,271)
LUT__34277|out                        lut          0.000             4.072               2        (56,271)
n14970                                net          0.053             4.125               2        (56,271)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34279|in[1]                      lut          0.054             4.179               2        (56,270)
LUT__34279|out                        lut          0.000             4.179               2        (56,270)
u_rgb2dvi/enc_2/acc_add[3]            net          0.478             4.657               2        (56,270)
   Routing elements:
      Manhattan distance of X:9, Y:7
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.707               2        (47,263)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.707               2        (47,263)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             4.707               2        (47,263)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.791               2        (47,264)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.791               2        (47,264)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.794               2        (47,264)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:105
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (47,264)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 8.554 (required time - arrival time)
Delay         : 4.661                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 4.777
--------------------------------------
End-of-path arrival time       : 6.606

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:107
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (41,266)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               5        (41,266)
w_rgb_data_o[20]                      net          0.382             0.495               5        (41,266)
   Routing elements:
      Manhattan distance of X:3, Y:9
LUT__34244|in[2]                      lut          0.054             0.549               5        (44,275)
LUT__34244|out                        lut          0.000             0.549               8        (44,275)
n14946                                net          0.187             0.736               8        (44,275)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__34254|in[2]                      lut          0.055             0.791               8        (45,275)
LUT__34254|out                        lut          0.000             0.791               2        (45,275)
n14956                                net          0.371             1.162               2        (45,275)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__34255|in[3]                      lut          0.054             1.216               2        (43,277)
LUT__34255|out                        lut          0.000             1.216               2        (43,277)
n14957                                net          0.249             1.465               2        (43,277)
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__34256|in[2]                      lut          0.054             1.519               2        (47,274)
LUT__34256|out                        lut          0.000             1.519              14        (47,274)
u_rgb2dvi/enc_2/n103                  net          0.241             1.760              13        (47,274)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__34260|in[1]                      lut          0.054             1.814              14        (46,278)
LUT__34260|out                        lut          0.000             1.814               5        (46,278)
n14960                                net          0.354             2.168               5        (46,278)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__34263|in[3]                      lut          0.055             2.223               5        (51,278)
LUT__34263|out                        lut          0.000             2.223               5        (51,278)
n14963                                net          0.280             2.503               5        (51,278)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__34267|in[1]                      lut          0.054             2.557               5        (55,279)
LUT__34267|out                        lut          0.000             2.557               4        (55,279)
u_rgb2dvi/enc_2/N1q_m07[2]            net          0.167             2.724               4        (55,279)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34268|in[2]                      lut          0.054             2.778               4        (56,278)
LUT__34268|out                        lut          0.000             2.778               3        (56,278)
u_rgb2dvi/enc_2/n617                  net          0.384             3.162               3        (56,278)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.054             3.216               3        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             3.216               3        (58,278)
u_rgb2dvi/enc_2/n139                  net          0.229             3.445               3        (58,278)
   Routing elements:
      Manhattan distance of X:5, Y:1
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.045             3.490               3        (53,277)
u_rgb2dvi/enc_2/add_75/i3|CO          adder        0.000             3.490               2        (53,277)
u_rgb2dvi/enc_2/add_75/n6             net          0.000             3.490               2        (53,277)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i4|CI          adder        0.084             3.574               2        (53,278)
u_rgb2dvi/enc_2/add_75/i4|O           adder        0.000             3.574               2        (53,278)
u_rgb2dvi/enc_2/n195                  net          0.427             4.001               2        (53,278)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__34277|in[0]                      lut          0.054             4.055               2        (56,271)
LUT__34277|out                        lut          0.000             4.055               2        (56,271)
n14970                                net          0.053             4.108               2        (56,271)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34279|in[1]                      lut          0.054             4.162               2        (56,270)
LUT__34279|out                        lut          0.000             4.162               2        (56,270)
u_rgb2dvi/enc_2/acc_add[3]            net          0.478             4.640               2        (56,270)
   Routing elements:
      Manhattan distance of X:9, Y:7
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.690               2        (47,263)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.690               2        (47,263)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             4.690               2        (47,263)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.774               2        (47,264)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.774               2        (47,264)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.777               2        (47,264)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:105
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (47,264)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 8.556 (required time - arrival time)
Delay         : 4.659                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 4.775
--------------------------------------
End-of-path arrival time       : 6.604

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:107
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (41,266)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               5        (41,266)
w_rgb_data_o[20]                      net          0.382             0.495               5        (41,266)
   Routing elements:
      Manhattan distance of X:3, Y:9
LUT__34244|in[2]                      lut          0.054             0.549               5        (44,275)
LUT__34244|out                        lut          0.000             0.549               8        (44,275)
n14946                                net          0.187             0.736               8        (44,275)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__34254|in[2]                      lut          0.055             0.791               8        (45,275)
LUT__34254|out                        lut          0.000             0.791               2        (45,275)
n14956                                net          0.371             1.162               2        (45,275)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__34255|in[3]                      lut          0.054             1.216               2        (43,277)
LUT__34255|out                        lut          0.000             1.216               2        (43,277)
n14957                                net          0.249             1.465               2        (43,277)
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__34256|in[2]                      lut          0.054             1.519               2        (47,274)
LUT__34256|out                        lut          0.000             1.519              14        (47,274)
u_rgb2dvi/enc_2/n103                  net          0.361             1.880              13        (47,274)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34261|in[3]                      lut          0.054             1.934              14        (46,275)
LUT__34261|out                        lut          0.000             1.934               5        (46,275)
n14961                                net          0.232             2.166               5        (46,275)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__34263|in[1]                      lut          0.055             2.221               5        (51,278)
LUT__34263|out                        lut          0.000             2.221               5        (51,278)
n14963                                net          0.280             2.501               5        (51,278)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__34267|in[1]                      lut          0.054             2.555               5        (55,279)
LUT__34267|out                        lut          0.000             2.555               4        (55,279)
u_rgb2dvi/enc_2/N1q_m07[2]            net          0.167             2.722               4        (55,279)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34268|in[2]                      lut          0.054             2.776               4        (56,278)
LUT__34268|out                        lut          0.000             2.776               3        (56,278)
u_rgb2dvi/enc_2/n617                  net          0.384             3.160               3        (56,278)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.054             3.214               3        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             3.214               3        (58,278)
u_rgb2dvi/enc_2/n139                  net          0.229             3.443               3        (58,278)
   Routing elements:
      Manhattan distance of X:5, Y:1
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.045             3.488               3        (53,277)
u_rgb2dvi/enc_2/add_75/i3|CO          adder        0.000             3.488               2        (53,277)
u_rgb2dvi/enc_2/add_75/n6             net          0.000             3.488               2        (53,277)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i4|CI          adder        0.084             3.572               2        (53,278)
u_rgb2dvi/enc_2/add_75/i4|O           adder        0.000             3.572               2        (53,278)
u_rgb2dvi/enc_2/n195                  net          0.427             3.999               2        (53,278)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__34277|in[0]                      lut          0.054             4.053               2        (56,271)
LUT__34277|out                        lut          0.000             4.053               2        (56,271)
n14970                                net          0.053             4.106               2        (56,271)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34279|in[1]                      lut          0.054             4.160               2        (56,270)
LUT__34279|out                        lut          0.000             4.160               2        (56,270)
u_rgb2dvi/enc_2/acc_add[3]            net          0.478             4.638               2        (56,270)
   Routing elements:
      Manhattan distance of X:9, Y:7
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.688               2        (47,263)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.688               2        (47,263)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             4.688               2        (47,263)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.772               2        (47,264)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.772               2        (47,264)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.775               2        (47,264)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:105
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (47,264)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 8.564 (required time - arrival time)
Delay         : 4.651                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 4.767
--------------------------------------
End-of-path arrival time       : 6.596

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:107
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (41,266)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               5        (41,266)
w_rgb_data_o[20]                      net          0.382             0.495               5        (41,266)
   Routing elements:
      Manhattan distance of X:3, Y:9
LUT__34244|in[2]                      lut          0.054             0.549               5        (44,275)
LUT__34244|out                        lut          0.000             0.549               8        (44,275)
n14946                                net          0.353             0.902               8        (44,275)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__34249|in[3]                      lut          0.054             0.956               8        (46,277)
LUT__34249|out                        lut          0.000             0.956               3        (46,277)
n14951                                net          0.206             1.162               3        (46,277)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__34252|in[3]                      lut          0.054             1.216               3        (44,277)
LUT__34252|out                        lut          0.000             1.216               2        (44,277)
n14954                                net          0.268             1.484               2        (44,277)
   Routing elements:
      Manhattan distance of X:3, Y:3
LUT__34256|in[0]                      lut          0.054             1.538               2        (47,274)
LUT__34256|out                        lut          0.000             1.538              14        (47,274)
u_rgb2dvi/enc_2/n103                  net          0.241             1.779              13        (47,274)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__34260|in[1]                      lut          0.054             1.833              14        (46,278)
LUT__34260|out                        lut          0.000             1.833               5        (46,278)
n14960                                net          0.354             2.187               5        (46,278)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__34263|in[3]                      lut          0.055             2.242               5        (51,278)
LUT__34263|out                        lut          0.000             2.242               5        (51,278)
n14963                                net          0.280             2.522               5        (51,278)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__34267|in[1]                      lut          0.054             2.576               5        (55,279)
LUT__34267|out                        lut          0.000             2.576               4        (55,279)
u_rgb2dvi/enc_2/N1q_m07[2]            net          0.167             2.743               4        (55,279)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34268|in[2]                      lut          0.054             2.797               4        (56,278)
LUT__34268|out                        lut          0.000             2.797               3        (56,278)
u_rgb2dvi/enc_2/n617                  net          0.384             3.181               3        (56,278)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.045             3.226               3        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/i3|CO    adder        0.000             3.226               2        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/n6       net          0.000             3.226               2        (58,278)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_52/add_2/i4|CI    adder        0.084             3.310               2        (58,279)
u_rgb2dvi/enc_2/sub_52/add_2/i4|O     adder        0.000             3.310               3        (58,279)
u_rgb2dvi/enc_2/n138                  net          0.200             3.510               3        (58,279)
   Routing elements:
      Manhattan distance of X:5, Y:1
u_rgb2dvi/enc_2/add_75/i4|I0          adder        0.054             3.564               3        (53,278)
u_rgb2dvi/enc_2/add_75/i4|O           adder        0.000             3.564               2        (53,278)
u_rgb2dvi/enc_2/n195                  net          0.427             3.991               2        (53,278)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__34277|in[0]                      lut          0.054             4.045               2        (56,271)
LUT__34277|out                        lut          0.000             4.045               2        (56,271)
n14970                                net          0.053             4.098               2        (56,271)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34279|in[1]                      lut          0.054             4.152               2        (56,270)
LUT__34279|out                        lut          0.000             4.152               2        (56,270)
u_rgb2dvi/enc_2/acc_add[3]            net          0.478             4.630               2        (56,270)
   Routing elements:
      Manhattan distance of X:9, Y:7
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.680               2        (47,263)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.680               2        (47,263)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             4.680               2        (47,263)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.764               2        (47,264)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.764               2        (47,264)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.767               2        (47,264)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:105
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (47,264)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 8.566 (required time - arrival time)
Delay         : 4.649                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 4.765
--------------------------------------
End-of-path arrival time       : 6.594

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:107
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (41,266)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               5        (41,266)
w_rgb_data_o[20]                      net          0.382             0.495               5        (41,266)
   Routing elements:
      Manhattan distance of X:3, Y:9
LUT__34244|in[2]                      lut          0.054             0.549               5        (44,275)
LUT__34244|out                        lut          0.000             0.549               8        (44,275)
n14946                                net          0.353             0.902               8        (44,275)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__34249|in[3]                      lut          0.054             0.956               8        (46,277)
LUT__34249|out                        lut          0.000             0.956               3        (46,277)
n14951                                net          0.206             1.162               3        (46,277)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__34252|in[3]                      lut          0.054             1.216               3        (44,277)
LUT__34252|out                        lut          0.000             1.216               2        (44,277)
n14954                                net          0.268             1.484               2        (44,277)
   Routing elements:
      Manhattan distance of X:3, Y:3
LUT__34256|in[0]                      lut          0.054             1.538               2        (47,274)
LUT__34256|out                        lut          0.000             1.538              14        (47,274)
u_rgb2dvi/enc_2/n103                  net          0.361             1.899              13        (47,274)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34261|in[3]                      lut          0.054             1.953              14        (46,275)
LUT__34261|out                        lut          0.000             1.953               5        (46,275)
n14961                                net          0.232             2.185               5        (46,275)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__34263|in[1]                      lut          0.055             2.240               5        (51,278)
LUT__34263|out                        lut          0.000             2.240               5        (51,278)
n14963                                net          0.280             2.520               5        (51,278)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__34267|in[1]                      lut          0.054             2.574               5        (55,279)
LUT__34267|out                        lut          0.000             2.574               4        (55,279)
u_rgb2dvi/enc_2/N1q_m07[2]            net          0.167             2.741               4        (55,279)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34268|in[2]                      lut          0.054             2.795               4        (56,278)
LUT__34268|out                        lut          0.000             2.795               3        (56,278)
u_rgb2dvi/enc_2/n617                  net          0.384             3.179               3        (56,278)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.045             3.224               3        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/i3|CO    adder        0.000             3.224               2        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/n6       net          0.000             3.224               2        (58,278)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_52/add_2/i4|CI    adder        0.084             3.308               2        (58,279)
u_rgb2dvi/enc_2/sub_52/add_2/i4|O     adder        0.000             3.308               3        (58,279)
u_rgb2dvi/enc_2/n138                  net          0.200             3.508               3        (58,279)
   Routing elements:
      Manhattan distance of X:5, Y:1
u_rgb2dvi/enc_2/add_75/i4|I0          adder        0.054             3.562               3        (53,278)
u_rgb2dvi/enc_2/add_75/i4|O           adder        0.000             3.562               2        (53,278)
u_rgb2dvi/enc_2/n195                  net          0.427             3.989               2        (53,278)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__34277|in[0]                      lut          0.054             4.043               2        (56,271)
LUT__34277|out                        lut          0.000             4.043               2        (56,271)
n14970                                net          0.053             4.096               2        (56,271)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34279|in[1]                      lut          0.054             4.150               2        (56,270)
LUT__34279|out                        lut          0.000             4.150               2        (56,270)
u_rgb2dvi/enc_2/acc_add[3]            net          0.478             4.628               2        (56,270)
   Routing elements:
      Manhattan distance of X:9, Y:7
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.678               2        (47,263)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.678               2        (47,263)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             4.678               2        (47,263)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.762               2        (47,264)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.762               2        (47,264)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.765               2        (47,264)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:105
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (47,264)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 8.568 (required time - arrival time)
Delay         : 4.647                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 4.763
--------------------------------------
End-of-path arrival time       : 6.592

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:107
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (41,266)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               5        (41,266)
w_rgb_data_o[20]                      net          0.382             0.495               5        (41,266)
   Routing elements:
      Manhattan distance of X:3, Y:9
LUT__34244|in[2]                      lut          0.054             0.549               5        (44,275)
LUT__34244|out                        lut          0.000             0.549               8        (44,275)
n14946                                net          0.353             0.902               8        (44,275)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__34249|in[3]                      lut          0.054             0.956               8        (46,277)
LUT__34249|out                        lut          0.000             0.956               3        (46,277)
n14951                                net          0.206             1.162               3        (46,277)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__34252|in[3]                      lut          0.054             1.216               3        (44,277)
LUT__34252|out                        lut          0.000             1.216               2        (44,277)
n14954                                net          0.268             1.484               2        (44,277)
   Routing elements:
      Manhattan distance of X:3, Y:3
LUT__34256|in[0]                      lut          0.054             1.538               2        (47,274)
LUT__34256|out                        lut          0.000             1.538              14        (47,274)
u_rgb2dvi/enc_2/n103                  net          0.323             1.861              13        (47,274)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__34262|in[3]                      lut          0.054             1.915              14        (50,276)
LUT__34262|out                        lut          0.000             1.915               5        (50,276)
n14962                                net          0.408             2.323               5        (50,276)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__34266|in[1]                      lut          0.054             2.377               5        (52,279)
LUT__34266|out                        lut          0.000             2.377               4        (52,279)
u_rgb2dvi/enc_2/N1q_m07[3]            net          0.112             2.489               4        (52,279)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__34267|in[0]                      lut          0.054             2.543               4        (55,279)
LUT__34267|out                        lut          0.000             2.543               4        (55,279)
u_rgb2dvi/enc_2/N1q_m07[2]            net          0.167             2.710               4        (55,279)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34268|in[2]                      lut          0.054             2.764               4        (56,278)
LUT__34268|out                        lut          0.000             2.764               3        (56,278)
u_rgb2dvi/enc_2/n617                  net          0.384             3.148               3        (56,278)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.054             3.202               3        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             3.202               3        (58,278)
u_rgb2dvi/enc_2/n139                  net          0.229             3.431               3        (58,278)
   Routing elements:
      Manhattan distance of X:5, Y:1
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.045             3.476               3        (53,277)
u_rgb2dvi/enc_2/add_75/i3|CO          adder        0.000             3.476               2        (53,277)
u_rgb2dvi/enc_2/add_75/n6             net          0.000             3.476               2        (53,277)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i4|CI          adder        0.084             3.560               2        (53,278)
u_rgb2dvi/enc_2/add_75/i4|O           adder        0.000             3.560               2        (53,278)
u_rgb2dvi/enc_2/n195                  net          0.427             3.987               2        (53,278)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__34277|in[0]                      lut          0.054             4.041               2        (56,271)
LUT__34277|out                        lut          0.000             4.041               2        (56,271)
n14970                                net          0.053             4.094               2        (56,271)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34279|in[1]                      lut          0.054             4.148               2        (56,270)
LUT__34279|out                        lut          0.000             4.148               2        (56,270)
u_rgb2dvi/enc_2/acc_add[3]            net          0.478             4.626               2        (56,270)
   Routing elements:
      Manhattan distance of X:9, Y:7
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.676               2        (47,263)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.676               2        (47,263)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             4.676               2        (47,263)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.760               2        (47,264)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.760               2        (47,264)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.763               2        (47,264)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:105
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (47,264)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 8.571 (required time - arrival time)
Delay         : 4.644                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 4.760
--------------------------------------
End-of-path arrival time       : 6.589

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:107
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (41,266)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               5        (41,266)
w_rgb_data_o[20]                      net          0.382             0.495               5        (41,266)
   Routing elements:
      Manhattan distance of X:3, Y:9
LUT__34244|in[2]                      lut          0.054             0.549               5        (44,275)
LUT__34244|out                        lut          0.000             0.549               8        (44,275)
n14946                                net          0.353             0.902               8        (44,275)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__34249|in[3]                      lut          0.054             0.956               8        (46,277)
LUT__34249|out                        lut          0.000             0.956               3        (46,277)
n14951                                net          0.189             1.145               3        (46,277)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__34255|in[2]                      lut          0.054             1.199               3        (43,277)
LUT__34255|out                        lut          0.000             1.199               2        (43,277)
n14957                                net          0.249             1.448               2        (43,277)
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__34256|in[2]                      lut          0.054             1.502               2        (47,274)
LUT__34256|out                        lut          0.000             1.502              14        (47,274)
u_rgb2dvi/enc_2/n103                  net          0.241             1.743              13        (47,274)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__34260|in[1]                      lut          0.054             1.797              14        (46,278)
LUT__34260|out                        lut          0.000             1.797               5        (46,278)
n14960                                net          0.354             2.151               5        (46,278)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__34263|in[3]                      lut          0.055             2.206               5        (51,278)
LUT__34263|out                        lut          0.000             2.206               5        (51,278)
n14963                                net          0.280             2.486               5        (51,278)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__34267|in[1]                      lut          0.054             2.540               5        (55,279)
LUT__34267|out                        lut          0.000             2.540               4        (55,279)
u_rgb2dvi/enc_2/N1q_m07[2]            net          0.167             2.707               4        (55,279)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34268|in[2]                      lut          0.054             2.761               4        (56,278)
LUT__34268|out                        lut          0.000             2.761               3        (56,278)
u_rgb2dvi/enc_2/n617                  net          0.384             3.145               3        (56,278)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.054             3.199               3        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             3.199               3        (58,278)
u_rgb2dvi/enc_2/n139                  net          0.229             3.428               3        (58,278)
   Routing elements:
      Manhattan distance of X:5, Y:1
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.045             3.473               3        (53,277)
u_rgb2dvi/enc_2/add_75/i3|CO          adder        0.000             3.473               2        (53,277)
u_rgb2dvi/enc_2/add_75/n6             net          0.000             3.473               2        (53,277)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i4|CI          adder        0.084             3.557               2        (53,278)
u_rgb2dvi/enc_2/add_75/i4|O           adder        0.000             3.557               2        (53,278)
u_rgb2dvi/enc_2/n195                  net          0.427             3.984               2        (53,278)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__34277|in[0]                      lut          0.054             4.038               2        (56,271)
LUT__34277|out                        lut          0.000             4.038               2        (56,271)
n14970                                net          0.053             4.091               2        (56,271)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34279|in[1]                      lut          0.054             4.145               2        (56,270)
LUT__34279|out                        lut          0.000             4.145               2        (56,270)
u_rgb2dvi/enc_2/acc_add[3]            net          0.478             4.623               2        (56,270)
   Routing elements:
      Manhattan distance of X:9, Y:7
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.673               2        (47,263)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.673               2        (47,263)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             4.673               2        (47,263)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.757               2        (47,264)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.757               2        (47,264)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.760               2        (47,264)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:105
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (47,264)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 8.573 (required time - arrival time)
Delay         : 4.642                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 4.758
--------------------------------------
End-of-path arrival time       : 6.587

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:107
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (41,266)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               5        (41,266)
w_rgb_data_o[20]                      net          0.382             0.495               5        (41,266)
   Routing elements:
      Manhattan distance of X:3, Y:9
LUT__34244|in[2]                      lut          0.054             0.549               5        (44,275)
LUT__34244|out                        lut          0.000             0.549               8        (44,275)
n14946                                net          0.353             0.902               8        (44,275)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__34249|in[3]                      lut          0.054             0.956               8        (46,277)
LUT__34249|out                        lut          0.000             0.956               3        (46,277)
n14951                                net          0.189             1.145               3        (46,277)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__34255|in[2]                      lut          0.054             1.199               3        (43,277)
LUT__34255|out                        lut          0.000             1.199               2        (43,277)
n14957                                net          0.249             1.448               2        (43,277)
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__34256|in[2]                      lut          0.054             1.502               2        (47,274)
LUT__34256|out                        lut          0.000             1.502              14        (47,274)
u_rgb2dvi/enc_2/n103                  net          0.361             1.863              13        (47,274)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34261|in[3]                      lut          0.054             1.917              14        (46,275)
LUT__34261|out                        lut          0.000             1.917               5        (46,275)
n14961                                net          0.232             2.149               5        (46,275)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__34263|in[1]                      lut          0.055             2.204               5        (51,278)
LUT__34263|out                        lut          0.000             2.204               5        (51,278)
n14963                                net          0.280             2.484               5        (51,278)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__34267|in[1]                      lut          0.054             2.538               5        (55,279)
LUT__34267|out                        lut          0.000             2.538               4        (55,279)
u_rgb2dvi/enc_2/N1q_m07[2]            net          0.167             2.705               4        (55,279)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34268|in[2]                      lut          0.054             2.759               4        (56,278)
LUT__34268|out                        lut          0.000             2.759               3        (56,278)
u_rgb2dvi/enc_2/n617                  net          0.384             3.143               3        (56,278)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.054             3.197               3        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/i3|O     adder        0.000             3.197               3        (58,278)
u_rgb2dvi/enc_2/n139                  net          0.229             3.426               3        (58,278)
   Routing elements:
      Manhattan distance of X:5, Y:1
u_rgb2dvi/enc_2/add_75/i3|I0          adder        0.045             3.471               3        (53,277)
u_rgb2dvi/enc_2/add_75/i3|CO          adder        0.000             3.471               2        (53,277)
u_rgb2dvi/enc_2/add_75/n6             net          0.000             3.471               2        (53,277)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i4|CI          adder        0.084             3.555               2        (53,278)
u_rgb2dvi/enc_2/add_75/i4|O           adder        0.000             3.555               2        (53,278)
u_rgb2dvi/enc_2/n195                  net          0.427             3.982               2        (53,278)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__34277|in[0]                      lut          0.054             4.036               2        (56,271)
LUT__34277|out                        lut          0.000             4.036               2        (56,271)
n14970                                net          0.053             4.089               2        (56,271)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34279|in[1]                      lut          0.054             4.143               2        (56,270)
LUT__34279|out                        lut          0.000             4.143               2        (56,270)
u_rgb2dvi/enc_2/acc_add[3]            net          0.478             4.621               2        (56,270)
   Routing elements:
      Manhattan distance of X:9, Y:7
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.671               2        (47,263)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.671               2        (47,263)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             4.671               2        (47,263)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.755               2        (47,264)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.755               2        (47,264)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.758               2        (47,264)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:105
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (47,264)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[20]~FF|CLK             
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 8.583 (required time - arrival time)
Delay         : 4.632                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 4.748
--------------------------------------
End-of-path arrival time       : 6.577

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.110             0.110             211        (0,159) 
clk_pixel                  net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:107
w_rgb_data_o[20]~FF|CLK    ff           0.000             1.829             211        (41,266)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[20]~FF|Q                 ff           0.113             0.113               5        (41,266)
w_rgb_data_o[20]                      net          0.382             0.495               5        (41,266)
   Routing elements:
      Manhattan distance of X:3, Y:9
LUT__34244|in[2]                      lut          0.054             0.549               5        (44,275)
LUT__34244|out                        lut          0.000             0.549               8        (44,275)
n14946                                net          0.187             0.736               8        (44,275)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__34254|in[2]                      lut          0.055             0.791               8        (45,275)
LUT__34254|out                        lut          0.000             0.791               2        (45,275)
n14956                                net          0.371             1.162               2        (45,275)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__34255|in[3]                      lut          0.054             1.216               2        (43,277)
LUT__34255|out                        lut          0.000             1.216               2        (43,277)
n14957                                net          0.249             1.465               2        (43,277)
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__34256|in[2]                      lut          0.054             1.519               2        (47,274)
LUT__34256|out                        lut          0.000             1.519              14        (47,274)
u_rgb2dvi/enc_2/n103                  net          0.241             1.760              13        (47,274)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__34260|in[1]                      lut          0.054             1.814              14        (46,278)
LUT__34260|out                        lut          0.000             1.814               5        (46,278)
n14960                                net          0.354             2.168               5        (46,278)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__34263|in[3]                      lut          0.055             2.223               5        (51,278)
LUT__34263|out                        lut          0.000             2.223               5        (51,278)
n14963                                net          0.280             2.503               5        (51,278)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__34267|in[1]                      lut          0.054             2.557               5        (55,279)
LUT__34267|out                        lut          0.000             2.557               4        (55,279)
u_rgb2dvi/enc_2/N1q_m07[2]            net          0.167             2.724               4        (55,279)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__34268|in[2]                      lut          0.054             2.778               4        (56,278)
LUT__34268|out                        lut          0.000             2.778               3        (56,278)
u_rgb2dvi/enc_2/n617                  net          0.384             3.162               3        (56,278)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/sub_52/add_2/i3|I0    adder        0.045             3.207               3        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/i3|CO    adder        0.000             3.207               2        (58,278)
u_rgb2dvi/enc_2/sub_52/add_2/n6       net          0.000             3.207               2        (58,278)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_52/add_2/i4|CI    adder        0.084             3.291               2        (58,279)
u_rgb2dvi/enc_2/sub_52/add_2/i4|O     adder        0.000             3.291               3        (58,279)
u_rgb2dvi/enc_2/n138                  net          0.200             3.491               3        (58,279)
   Routing elements:
      Manhattan distance of X:5, Y:1
u_rgb2dvi/enc_2/add_75/i4|I0          adder        0.054             3.545               3        (53,278)
u_rgb2dvi/enc_2/add_75/i4|O           adder        0.000             3.545               2        (53,278)
u_rgb2dvi/enc_2/n195                  net          0.427             3.972               2        (53,278)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__34277|in[0]                      lut          0.054             4.026               2        (56,271)
LUT__34277|out                        lut          0.000             4.026               2        (56,271)
n14970                                net          0.053             4.079               2        (56,271)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34279|in[1]                      lut          0.054             4.133               2        (56,270)
LUT__34279|out                        lut          0.000             4.133               2        (56,270)
u_rgb2dvi/enc_2/acc_add[3]            net          0.478             4.611               2        (56,270)
   Routing elements:
      Manhattan distance of X:9, Y:7
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.661               2        (47,263)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.661               2        (47,263)
u_rgb2dvi/enc_2/add_105/n8            net          0.000             4.661               2        (47,263)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.745               2        (47,264)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.745               2        (47,264)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.748               2        (47,264)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:105
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.829             211        (47,264)

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[1]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.026 (arrival time - required time)                                                                                      
Delay         : 0.135                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                           net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:79, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FF|CLK    ff           0.000             1.203             296        (32,23)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FF|Q               ff               0.072            0.072              2         (32,23)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]                    net              0.135            0.207              2         (32,23)
   Routing elements:
      Manhattan distance of X:1, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[1] ram_8192x20     -0.111            0.096              2         (33,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (33,22)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[0]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.026 (arrival time - required time)                                                                                      
Delay         : 0.135                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                           net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:79, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]~FF|CLK    ff           0.000             1.203             296        (32,22)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]~FF|Q               ff               0.072            0.072              2         (32,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]                    net              0.135            0.207              2         (32,22)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[0] ram_8192x20     -0.111            0.096              2         (33,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (33,22)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[2]~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[12]
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.026 (arrival time - required time)                                                                                       
Delay         : 0.135                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                           net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:79, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[2]~FF|CLK    ff           0.000             1.203             296        (32,34)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[2]~FF|Q                ff               0.072            0.072              2         (32,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[2]                     net              0.135            0.207              2         (32,34)
   Routing elements:
      Manhattan distance of X:1, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[12] ram_8192x20     -0.111            0.096              2         (33,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (33,22)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[7]~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[18]
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.026 (arrival time - required time)                                                                                       
Delay         : 0.135                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                           net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:79, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[7]~FF|CLK    ff           0.000             1.203             296        (32,40)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[7]~FF|Q                ff               0.072            0.072              2         (32,40)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[7]                     net              0.135            0.207              2         (32,40)
   Routing elements:
      Manhattan distance of X:1, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[18] ram_8192x20     -0.111            0.096              2         (33,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (33,22)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[16]
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.026 (arrival time - required time)                                                                                       
Delay         : 0.135                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                           net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:79, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]~FF|CLK    ff           0.000             1.203             296        (32,38)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]~FF|Q                ff               0.072            0.072              2         (32,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]                     net              0.135            0.207              2         (32,38)
   Routing elements:
      Manhattan distance of X:1, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[16] ram_8192x20     -0.111            0.096              2         (33,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (33,22)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]~FF|CLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[6]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.026 (arrival time - required time)                                                                                      
Delay         : 0.135                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                            net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:79, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]~FF|CLK    ff           0.000             1.203             296        (32,28)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]~FF|Q              ff               0.072            0.072              2         (32,28)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]                   net              0.135            0.207              2         (32,28)
   Routing elements:
      Manhattan distance of X:1, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[6] ram_8192x20     -0.111            0.096              2         (33,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (33,22)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[6]~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[17]
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.026 (arrival time - required time)                                                                                       
Delay         : 0.135                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                           net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:79, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[6]~FF|CLK    ff           0.000             1.203             296        (32,39)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[6]~FF|Q                ff               0.072            0.072              2         (32,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[6]                     net              0.135            0.207              2         (32,39)
   Routing elements:
      Manhattan distance of X:1, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[17] ram_8192x20     -0.111            0.096              2         (33,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (33,22)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]~FF|CLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[2]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.026 (arrival time - required time)                                                                                      
Delay         : 0.135                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                            net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:79, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]~FF|CLK    ff           0.000             1.203             296        (32,24)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]~FF|Q              ff               0.072            0.072              2         (32,24)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]                   net              0.135            0.207              2         (32,24)
   Routing elements:
      Manhattan distance of X:1, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[2] ram_8192x20     -0.111            0.096              2         (33,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (33,22)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FF|CLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[7]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.027 (arrival time - required time)                                                                                      
Delay         : 0.136                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.097
--------------------------------------
End-of-path arrival time       : 1.300

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                            net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:80, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FF|CLK    ff           0.000             1.203             296        (31,29)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FF|Q              ff               0.072            0.072              2         (31,29)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]                   net              0.136            0.208              2         (31,29)
   Routing elements:
      Manhattan distance of X:2, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[7] ram_8192x20     -0.111            0.097              2         (33,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (33,22)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[11]~FF|CLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[3]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.027 (arrival time - required time)                                                                                      
Delay         : 0.136                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.097
--------------------------------------
End-of-path arrival time       : 1.300

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                            net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:80, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[11]~FF|CLK    ff           0.000             1.203             296        (31,25)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[11]~FF|Q              ff               0.072            0.072              2         (31,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[11]                   net              0.136            0.208              2         (31,25)
   Routing elements:
      Manhattan distance of X:2, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[3] ram_8192x20     -0.111            0.097              2         (33,22)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             296        (111,0)
tac_clk                                                                                                                net             1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             296        (33,22)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : addr[11]~FF|CLK                     
Path End      : addr[11]                            
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.083 (arrival time - required time)
Delay         : 0.249                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.321
--------------------------------------
End-of-path arrival time       : 1.515

Constraint                     :  0.000
+ Capture Clock Path Delay     :  1.222
+ Clock Uncertainty            :  0.070
- Output Delay                 : -0.140
---------------------------------------
End-of-path required time      :  1.432

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
tdqss_clk          inpad        0.000             0.000               0        (110,0) 
tdqss_clk          inpad        0.070             0.070             124        (110,0) 
tdqss_clk          net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:79, Y:61
addr[11]~FF|CLK    ff           0.000             1.194             124        (189,61)

Data Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
addr[11]~FF|Q    ff           0.072             0.072              2         (189,61)
addr[11]         net          0.221             0.293              2         (189,61)
   Routing elements:
      Manhattan distance of X:30, Y:0
addr[11]         outpad       0.028             0.321              2         (219,61)
addr[11]         outpad       0.000             0.321              0         (219,61)

Capture Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
tdqss_clk                  inpad        0.000             0.000               0        (110,0) 
tdqss_clk                  inpad        0.070             0.070             124        (110,0) 
tdqss_clk                  net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:109, Y:60
tdqss_clk~CLKOUT~218~60    outpad       0.028             1.222             124        (219,60)
tdqss_clk~CLKOUT~218~60    outpad       0.000             1.222               0        (219,60)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                   
Capture Clock : tdqss_clk (RISE)                                                                                                   
Slack         : 0.098 (arrival time - required time)                                                                               
Delay         : 0.096                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.362

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:51, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF|CLK    ff           0.000             1.194             124        (161,67)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF|Q         ff          0.072             0.072              6         (161,67)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]              net         0.062             0.134              6         (161,67)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__32910|in[0]                                                                                                        lut         0.034             0.168              6         (157,67)
LUT__32910|out                                                                                                          lut         0.000             0.168              2         (157,67)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|D     ff          0.000             0.168              2         (157,67)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:47, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.194             124        (157,67)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FF|CLK
Path End      : addr[3]~FF|D                                                                                     
Launch Clock  : tdqss_clk (RISE)                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                 
Slack         : 0.100 (arrival time - required time)                                                             
Delay         : 0.098                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.170
--------------------------------------
End-of-path arrival time       : 1.364

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
tdqss_clk                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FF|CLK    ff           0.000             1.194             124        (166,76)

Data Path
                                             name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FF|Q     ff          0.072             0.072              28        (166,76)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re          net         0.064             0.136              28        (166,76)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__32915|in[2]                                                                                    lut         0.034             0.170              28        (166,80)
LUT__32915|out                                                                                      lut         0.000             0.170               2        (166,80)
addr[3]~FF|D                                                                                        ff          0.000             0.170               2        (166,80)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.070             0.070             124        (110,0) 
tdqss_clk         net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:80
addr[3]~FF|CLK    ff           0.000             1.194             124        (166,80)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                   
Capture Clock : tdqss_clk (RISE)                                                                                                   
Slack         : 0.103 (arrival time - required time)                                                                               
Delay         : 0.101                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK    ff           0.000             1.194             124        (158,75)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|Q         ff          0.072             0.072              9         (158,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]              net         0.067             0.139              9         (158,75)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32890|in[0]                                                                                                        lut         0.034             0.173              9         (158,77)
LUT__32890|out                                                                                                          lut         0.000             0.173              2         (158,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|D     ff          0.000             0.173              2         (158,77)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.194             124        (158,77)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                      
Capture Clock : tdqss_clk (RISE)                                                                                                      
Slack         : 0.103 (arrival time - required time)                                                                                  
Delay         : 0.101                                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tdqss_clk                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:1, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF|CLK    ff           0.000             1.194             124        (109,72)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF|Q     ff          0.072             0.072              6         (109,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]          net         0.067             0.139              6         (109,72)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__33240|in[2]                                                                                                         lut         0.034             0.173              6         (109,74)
LUT__33240|out                                                                                                           lut         0.000             0.173              2         (109,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|D     ff          0.000             0.173              2         (109,74)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tdqss_clk                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:1, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK    ff           0.000             1.194             124        (109,74)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                 
Slack         : 0.104 (arrival time - required time)                                                                             
Delay         : 0.102                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.368

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|CLK    ff           0.000             1.194             124        (158,78)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|Q     ff          0.072             0.072              8         (158,78)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]          net         0.068             0.140              8         (158,78)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__32892|in[1]                                                                                                    lut         0.034             0.174              8         (161,78)
LUT__32892|out                                                                                                      lut         0.000             0.174              3         (161,78)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF|D     ff          0.000             0.174              3         (161,78)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:51, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF|CLK    ff           0.000             1.194             124        (161,78)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                      
Capture Clock : tdqss_clk (RISE)                                                                                                      
Slack         : 0.109 (arrival time - required time)                                                                                  
Delay         : 0.107                                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tdqss_clk                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:1, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK    ff           0.000             1.194             124        (109,74)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|Q     ff          0.072             0.072              5         (109,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]          net         0.073             0.145              5         (109,74)
LUT__33240|in[3]                                                                                                         lut         0.034             0.179              5         (109,74)
LUT__33240|out                                                                                                           lut         0.000             0.179              2         (109,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|D     ff          0.000             0.179              2         (109,74)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tdqss_clk                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:1, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK    ff           0.000             1.194             124        (109,74)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FF|D 
Launch Clock  : tdqss_clk (RISE)                                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                                     
Slack         : 0.109 (arrival time - required time)                                                                                                 
Delay         : 0.107                                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.194             124        (167,80)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|Q      ff          0.072             0.072              2         (167,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]           net         0.107             0.179              2         (167,80)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FF|D     ff          0.000             0.179              2         (167,81)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FF|CLK    ff           0.000             1.194             124        (167,81)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                            
Slack         : 0.109 (arrival time - required time)                                                                                                                        
Delay         : 0.107                                                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.194             124        (136,59)

Data Path
                                                                           name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|Q     ff          0.072             0.072              2         (136,59)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]          net         0.107             0.179              2         (136,59)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|D     ff          0.000             0.179              2         (136,60)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.194             124        (136,60)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                            
Slack         : 0.109 (arrival time - required time)                                                                                                                        
Delay         : 0.107                                                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.194             124        (136,58)

Data Path
                                                                           name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|Q     ff          0.072             0.072              2         (136,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]          net         0.107             0.179              2         (136,58)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|D     ff          0.000             0.179              2         (136,59)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.194             124        (136,59)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.150 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.377

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:27, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.194             124        (137,78)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                     ff          0.072             0.072              3         (137,78)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]                          net         0.111             0.183              3         (137,78)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.183              3         (137,73)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:82, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (137,73) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.153 (arrival time - required time)                                                                                               
Delay         : 0.114                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.194             124        (158,62)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                         ff          0.072             0.072              4         (158,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]                              net         0.114             0.186              4         (158,62)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.186              4         (163,62)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:56, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (163,62) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.155 (arrival time - required time)                                                                                               
Delay         : 0.116                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.188
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.194             124        (159,72)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                     ff          0.072             0.072              3         (159,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]                          net         0.116             0.188              3         (159,72)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.188              3         (164,72)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (164,72) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.160 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.387

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.194             124        (162,73)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                     ff          0.072             0.072              3         (162,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]                          net         0.121             0.193              3         (162,73)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.193              3         (167,73)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:52, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (167,73) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.163 (arrival time - required time)                                                                                               
Delay         : 0.124                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:47, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.194             124        (157,67)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                     ff          0.072             0.072              3         (157,67)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]                          net         0.124             0.196              3         (157,67)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.196              3         (162,67)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:57, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.157             743       (162,67) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.168 (arrival time - required time)                                                                                               
Delay         : 0.129                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.201
--------------------------------------
End-of-path arrival time       : 1.395

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:53, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.194             124        (163,65)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                     ff          0.072             0.072              3         (163,65)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]                          net         0.129             0.201              3         (163,65)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.201              3         (168,65)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:51, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.157             743       (168,65) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.170 (arrival time - required time)                                                                                               
Delay         : 0.131                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.203
--------------------------------------
End-of-path arrival time       : 1.397

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:48, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.194             124        (158,77)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                     ff          0.072             0.072              3         (158,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]                          net         0.131             0.203              3         (158,77)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.203              3         (158,82)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (158,82) 

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.076 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.340

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:35, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (184,55) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                   ff          0.072             0.072              3         (184,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]                        net         0.111             0.183              3         (184,55)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.183              3         (184,50)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:74, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.194             124        (184,50)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.079 (arrival time - required time)                                                                                               
Delay         : 0.114                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.343

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:46, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.157             743       (173,73) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                   ff          0.072             0.072              3         (173,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]                        net         0.114             0.186              3         (173,73)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.186              3         (178,73)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.194             124        (178,73)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.084 (arrival time - required time)                                                                                               
Delay         : 0.119                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.348

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:58, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.157             743       (161,53) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                   ff          0.072             0.072              3         (161,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]                        net         0.119             0.191              3         (161,53)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.191              3         (166,53)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.194             124        (166,53)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.086 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.350

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:57, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (162,80) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|Q                   ff          0.072             0.072              3         (162,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]                        net         0.121             0.193              3         (162,80)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.193              3         (167,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.194             124        (167,80)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.086 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.350

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:58, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.157             743       (161,69) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                   ff          0.072             0.072              3         (161,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]                        net         0.121             0.193              3         (161,69)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.193              3         (166,69)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.194             124        (166,69)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 0.086 (arrival time - required time)                                                                                         
Delay         : 0.121                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.350

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:88, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.157             743       (131,76) 

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q              ff          0.072             0.072              2         (131,76)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p                   net         0.121             0.193              2         (131,76)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D     ff          0.000             0.193              2         (136,76)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.194             124        (136,76)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.086 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.350

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:57, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (162,78) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3         (162,78)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]                        net         0.121             0.193              3         (162,78)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.193              3         (167,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.194             124        (167,78)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.100 (arrival time - required time)                                                                                               
Delay         : 0.135                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.207
--------------------------------------
End-of-path arrival time       : 1.364

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:57, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.157             743       (162,79) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              4         (162,79)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]                            net         0.135             0.207              4         (162,79)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.207              4         (162,84)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.194             124        (162,84)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.825 (arrival time - required time)                                                                                                                       
Delay         : 0.607                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.410
+ Clock To Q + Data Path Delay : 0.679
--------------------------------------
End-of-path arrival time       : 2.089

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.340             1.410             743       (219,164)
   Routing elements:
      Manhattan distance of X:178, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.410             743       (41,63)  

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.072             0.072             730        (41,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.607             0.679             730        (41,63) 
   Routing elements:
      Manhattan distance of X:95, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.000             0.679             730        (136,59)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.194             124        (136,59)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.825 (arrival time - required time)                                                                                                                       
Delay         : 0.607                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.410
+ Clock To Q + Data Path Delay : 0.679
--------------------------------------
End-of-path arrival time       : 2.089

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.340             1.410             743       (219,164)
   Routing elements:
      Manhattan distance of X:178, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.410             743       (41,63)  

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.072             0.072             730        (41,63) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.607             0.679             730        (41,63) 
   Routing elements:
      Manhattan distance of X:95, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.000             0.679             730        (136,58)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:26, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.194             124        (136,58)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[0]
Launch Clock  : core_clk (RISE)                                                                                             
Capture Clock : core_clk (RISE)                                                                                             
Slack         : 0.034 (arrival time - required time)                                                                        
Delay         : 0.143                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.261

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
core_clk                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                        net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]~FF|CLK    ff           0.000             1.157             743       (152,62) 

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]~FF|Q   ff               0.072            0.072              2         (152,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]        net              0.143            0.215              2         (152,62)
   Routing elements:
      Manhattan distance of X:4, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[0] ram_8192x20     -0.111            0.104              2         (156,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                 net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:63, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.157             743       (156,62) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[8]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[5]
Launch Clock  : core_clk (RISE)                                                                                             
Capture Clock : core_clk (RISE)                                                                                             
Slack         : 0.034 (arrival time - required time)                                                                        
Delay         : 0.143                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.261

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
core_clk                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                        net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[8]~FF|CLK    ff           0.000             1.157             743       (152,67) 

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[8]~FF|Q   ff               0.072            0.072              2         (152,67)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[8]        net              0.143            0.215              2         (152,67)
   Routing elements:
      Manhattan distance of X:4, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[5] ram_8192x20     -0.111            0.104              2         (156,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                 net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:63, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.157             743       (156,62) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[12]
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.034 (arrival time - required time)                                                                         
Delay         : 0.143                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.261

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
core_clk                                                                                                      inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                      inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                      net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FF|CLK    ff           0.000             1.157             743       (152,74) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FF|Q      ff               0.072            0.072              2         (152,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]           net              0.143            0.215              2         (152,74)
   Routing elements:
      Manhattan distance of X:4, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[12] ram_8192x20     -0.111            0.104              2         (156,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                 net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:63, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.157             743       (156,62) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WADDR[11]           
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.052 (arrival time - required time)                                                                                
Delay         : 0.143                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.122
--------------------------------------
End-of-path arrival time       : 1.279

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:52, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]~FF|CLK    ff           0.000             1.157             743       (167,47) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]~FF|Q ff               0.072            0.072              5         (167,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]      net              0.143            0.215              5         (167,47)
   Routing elements:
      Manhattan distance of X:4, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WADDR[11]          ram_8192x20     -0.093            0.122              5         (171,42)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
core_clk                                                                                             inpad           0.000             0.000               0       (219,164)
core_clk                                                                                             inpad           0.070             0.070             743       (219,164)
core_clk                                                                                             net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WCLK ram_8192x20     0.000             1.157             743       (171,42) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WADDR[9]            
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.052 (arrival time - required time)                                                                                
Delay         : 0.143                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.122
--------------------------------------
End-of-path arrival time       : 1.279

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:52, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[3]~FF|CLK    ff           0.000             1.157             743       (167,50) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[3]~FF|Q ff               0.072            0.072              5         (167,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[3]      net              0.143            0.215              5         (167,50)
   Routing elements:
      Manhattan distance of X:4, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WADDR[9]           ram_8192x20     -0.093            0.122              5         (171,42)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
core_clk                                                                                             inpad           0.000             0.000               0       (219,164)
core_clk                                                                                             inpad           0.070             0.070             743       (219,164)
core_clk                                                                                             net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WCLK ram_8192x20     0.000             1.157             743       (171,42) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WADDR[4]      
Launch Clock  : core_clk (RISE)                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                    
Slack         : 0.054 (arrival time - required time)                                                                               
Delay         : 0.145                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.124
--------------------------------------
End-of-path arrival time       : 1.281

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:52, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[5]~FF|CLK    ff           0.000             1.157             743       (167,75) 

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[5]~FF|Q ff               0.072            0.072              7         (167,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[5]      net              0.145            0.217              7         (167,75)
   Routing elements:
      Manhattan distance of X:4, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WADDR[4]     ram_8192x20     -0.093            0.124              7         (171,62)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
core_clk                                                                                                  inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                  inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                  net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WCLK ram_8192x20     0.000             1.157             743       (171,62) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cke~FF|CLK      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[15]
Launch Clock  : core_clk (RISE)                                                                                               
Capture Clock : core_clk (RISE)                                                                                               
Slack         : 0.061 (arrival time - required time)                                                                          
Delay         : 0.170                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.131
--------------------------------------
End-of-path arrival time       : 1.288

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                    inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                    net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:43, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cke~FF|CLK    ff           0.000             1.157             743       (176,79) 

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cke~FF|Q         ff               0.072            0.072              2         (176,79)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cke              net              0.170            0.242              2         (176,79)
   Routing elements:
      Manhattan distance of X:5, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[15] ram_8192x20     -0.111            0.131              2         (171,62)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
core_clk                                                                                                  inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                  inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                  net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WCLK ram_8192x20     0.000             1.157             743       (171,62) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[3]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[18]
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.061 (arrival time - required time)                                                                         
Delay         : 0.170                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.131
--------------------------------------
End-of-path arrival time       : 1.288

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
core_clk                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                        net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[3]~FF|CLK    ff           0.000             1.157             743       (164,80) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[3]~FF|Q    ff               0.072            0.072              2         (164,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[3]         net              0.170            0.242              2         (164,80)
   Routing elements:
      Manhattan distance of X:8, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[18] ram_8192x20     -0.111            0.131              2         (156,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                 net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:63, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.157             743       (156,62) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[2]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[17]
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.075 (arrival time - required time)                                                                         
Delay         : 0.184                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.145
--------------------------------------
End-of-path arrival time       : 1.302

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
core_clk                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                        net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[2]~FF|CLK    ff           0.000             1.157             743       (158,84) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[2]~FF|Q    ff               0.072            0.072              2         (158,84)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[2]         net              0.184            0.256              2         (158,84)
   Routing elements:
      Manhattan distance of X:2, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[17] ram_8192x20     -0.111            0.145              2         (156,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                 net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:63, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.157             743       (156,62) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[11]
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.078 (arrival time - required time)                                                                         
Delay         : 0.187                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.148
--------------------------------------
End-of-path arrival time       : 1.305

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
core_clk                                                                                                      inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                      inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                      net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]~FF|CLK    ff           0.000             1.157             743       (152,78) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]~FF|Q      ff               0.072            0.072              2         (152,78)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]           net              0.187            0.259              2         (152,78)
   Routing elements:
      Manhattan distance of X:4, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[11] ram_8192x20     -0.111            0.148              2         (156,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                 net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:63, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.157             743       (156,62) 

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.067 (arrival time - required time)                                                                                                   
Delay         : 0.111                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.340

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:155, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.157             743       (64,41)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                     ff          0.072             0.072              3         (64,41)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]                          net         0.111             0.183              3         (64,41)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.183              3         (64,36)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:47, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.203             296        (64,36)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.068 (arrival time - required time)                                                                                                   
Delay         : 0.112                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.341

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:170, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (49,62)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                     ff          0.072             0.072              3         (49,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]                          net         0.112             0.184              3         (49,62)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.184              3         (49,57)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:62, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.203             296        (49,57)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.070 (arrival time - required time)                                                                                                   
Delay         : 0.114                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.343

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:112
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (74,52)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                     ff          0.072             0.072              3         (74,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]                          net         0.114             0.186              3         (74,52)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.186              3         (79,52)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:32, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.203             296        (79,52)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.072 (arrival time - required time)                                                                                                   
Delay         : 0.116                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.188
--------------------------------------
End-of-path arrival time       : 1.345

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:175, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (44,44)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                     ff          0.072             0.072              3         (44,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]                          net         0.116             0.188              3         (44,44)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.188              3         (44,39)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:67, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.203             296        (44,39)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.074 (arrival time - required time)                                                                                                   
Delay         : 0.118                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.190
--------------------------------------
End-of-path arrival time       : 1.347

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:134, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.157             743       (85,45)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                     ff          0.072             0.072              3         (85,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]                          net         0.118             0.190              3         (85,45)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.190              3         (85,40)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:26, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.203             296        (85,40)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.075 (arrival time - required time)                                                                                     
Delay         : 0.119                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.348

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:97, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.157             743       (122,47) 

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q      ff          0.072             0.072              2         (122,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]           net         0.119             0.191              2         (122,47)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D     ff          0.000             0.191              2         (127,47)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                       inpad        0.070             0.070             296        (111,0) 
tac_clk                                                                                                                       net          1.133             1.203             296        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.203             296        (127,47)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.079 (arrival time - required time)                                                                                                   
Delay         : 0.123                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.195
--------------------------------------
End-of-path arrival time       : 1.352

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:166, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.157             743       (53,48)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                         ff          0.072             0.072              5         (53,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]                              net         0.123             0.195              5         (53,48)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.195              5         (58,48)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:53, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.203             296        (58,48)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.079 (arrival time - required time)                                                                                                   
Delay         : 0.123                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.195
--------------------------------------
End-of-path arrival time       : 1.352

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:157, Y:113
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.157             743       (62,51)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                     ff          0.072             0.072              3         (62,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]                          net         0.123             0.195              3         (62,51)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.195              3         (67,51)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:44, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.203             296        (67,51)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 2.019 (arrival time - required time)                                                                                   
Delay         : 0.114                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.343

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.207
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.676

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:159, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.157             743       (60,71)  

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q     ff          0.072             0.072              2         (60,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1          net         0.114             0.186              2         (60,71)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D     ff          0.000             0.186              2         (60,66)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:159, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.207             554       (60,66)  

################################################################################
Path Detail Report (core_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.081 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.340

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:97, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.157             743       (122,110)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]~FF|Q                     ff          0.072             0.072              3        (122,110)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]                          net         0.111             0.183              3        (122,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.183              3        (122,105)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:122, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.189             4505      (122,105)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : 0.081 (arrival time - required time)                                                                                                
Delay         : 0.111                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.340

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                    inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                    net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:43, Y:133
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (176,31) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3         (176,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]                        net         0.111             0.183              3         (176,31)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.183              3         (176,26)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                                                   net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:176, Y:136
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.189             4505       (176,26)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : 0.081 (arrival time - required time)                                                                                                
Delay         : 0.111                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.340

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:70, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.157             743       (149,89) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              4         (149,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]                            net         0.111             0.183              4         (149,89)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.183              4         (149,84)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                                                   net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:149, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.189             4505       (149,84)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : 0.082 (arrival time - required time)                                                                                                
Delay         : 0.112                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.341

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                    inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                    net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.157             743       (164,57) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|Q                   ff          0.072             0.072              3         (164,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]                        net         0.112             0.184              3         (164,57)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.184              3         (164,52)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                                                   net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:164, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.189             4505       (164,52)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.082 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.341

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (125,116)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[1]~FF|Q                     ff          0.072             0.072              3        (125,116)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[1]                          net         0.112             0.184              3        (125,116)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.184              3        (125,111)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:125, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.189             4505      (125,111)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.084 (arrival time - required time)                                                                                               
Delay         : 0.114                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.343

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.157             743       (125,114)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FF|Q                     ff          0.072             0.072              3        (125,114)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]                          net         0.114             0.186              3        (125,114)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.186              3        (130,114)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:130, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.189             4505      (130,114)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.084 (arrival time - required time)                                                                                               
Delay         : 0.114                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.343

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:93, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (126,108)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|Q                     ff          0.072             0.072              3        (126,108)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]                          net         0.114             0.186              3        (126,108)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.186              3        (131,108)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:131, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.189             4505      (131,108)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.086 (arrival time - required time)                                                                                               
Delay         : 0.116                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.188
--------------------------------------
End-of-path arrival time       : 1.345

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:85, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|CLK    ff           0.000             1.157             743       (134,123)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|Q                         ff          0.072             0.072              4        (134,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]                              net         0.116             0.188              4        (134,123)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.188              4        (134,118)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:134, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.189             4505      (134,118)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : 0.089 (arrival time - required time)                                                                                                
Delay         : 0.119                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.348

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                    inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                    net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (164,54) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FF|Q                   ff          0.072             0.072              3         (164,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]                        net         0.119             0.191              3         (164,54)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.191              3         (169,54)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                                                   net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:169, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.189             4505       (169,54)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.091 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.350

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:90, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (129,120)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]~FF|Q                     ff          0.072             0.072              3        (129,120)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]                          net         0.121             0.193              3        (129,120)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.193              3        (134,120)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:134, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.189             4505      (134,120)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.159 (arrival time - required time)                                                                                                   
Delay         : 0.111                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.386

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:77, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.203             296        (34,7) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3          (34,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]                        net         0.111             0.183              3          (34,7)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.183              3          (34,2)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:185, Y:162
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (34,2)   

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.160 (arrival time - required time)                                                                                                   
Delay         : 0.112                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.387

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:58, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.203             296        (53,59)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                   ff          0.072             0.072              3         (53,59)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]                        net         0.112             0.184              3         (53,59)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.184              3         (53,54)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:166, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (53,54)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.167 (arrival time - required time)                                                                                                   
Delay         : 0.119                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.394

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:58, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.203             296        (53,38)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                   ff          0.072             0.072              3         (53,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]                        net         0.119             0.191              3         (53,38)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.191              3         (58,38)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:161, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (58,38)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.169 (arrival time - required time)                                                                                                   
Delay         : 0.121                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.396

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:52, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.203             296        (59,42)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                   ff          0.072             0.072              3         (59,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]                        net         0.121             0.193              3         (59,42)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.193              3         (64,42)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:155, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (64,42)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.169 (arrival time - required time)                                                                                                   
Delay         : 0.121                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.396

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.203             296        (51,88)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                   ff          0.072             0.072              3         (51,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]                        net         0.121             0.193              3         (51,88)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.193              3         (56,88)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:163, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.157             743       (56,88)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.169 (arrival time - required time)                                                                                                   
Delay         : 0.121                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.396

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:52, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.203             296        (59,45)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                   ff          0.072             0.072              3         (59,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]                        net         0.121             0.193              3         (59,45)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.193              3         (64,45)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:155, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.157             743       (64,45)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.178 (arrival time - required time)                                                                                                   
Delay         : 0.130                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.202
--------------------------------------
End-of-path arrival time       : 1.405

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                    net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:26, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.203             296        (85,44)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              4         (85,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]                            net         0.130             0.202              4         (85,44)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.202              4         (90,44)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:129, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (90,44)  

################################################################################
Path Detail Report (tac_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.112 (arrival time - required time)                                                                                                          
Delay         : 0.096                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.371

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.203             296        (55,35)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|Q          ff          0.072             0.072              2         (55,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]               net         0.096             0.168              2         (55,35)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|D     srl8        0.000             0.168              2         (60,35)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:127
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2|CLK    srl8         0.000             1.189             4505       (60,35)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.112 (arrival time - required time)                                                                                                          
Delay         : 0.096                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.371

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.203             296        (55,30)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|Q          ff          0.072             0.072              2         (55,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]               net         0.096             0.168              2         (55,30)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|D     srl8        0.000             0.168              2         (60,30)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:132
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2|CLK    srl8         0.000             1.189             4505       (60,30)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.112 (arrival time - required time)                                                                                                          
Delay         : 0.096                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.371

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.203             296        (55,34)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|Q          ff          0.072             0.072              2         (55,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]               net         0.096             0.168              2         (55,34)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D     srl8        0.000             0.168              2         (60,34)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|CLK    srl8         0.000             1.189             4505       (60,34)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.112 (arrival time - required time)                                                                                                          
Delay         : 0.096                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.371

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.203             296        (55,31)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|Q          ff          0.072             0.072              2         (55,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]               net         0.096             0.168              2         (55,31)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|D     srl8        0.000             0.168              2         (60,31)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:131
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|CLK    srl8         0.000             1.189             4505       (60,31)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.117 (arrival time - required time)                                                                                                          
Delay         : 0.101                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.376

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:74, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.203             296        (37,29)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|Q          ff          0.072             0.072              2         (37,29)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]               net         0.101             0.173              2         (37,29)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|D     srl8        0.000             0.173              2         (42,29)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:42, Y:133
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|CLK    srl8         0.000             1.189             4505       (42,29)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.117 (arrival time - required time)                                                                                                          
Delay         : 0.101                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.376

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:89, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.203             296        (22,33)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|Q          ff          0.072             0.072              2         (22,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]               net         0.101             0.173              2         (22,33)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D     srl8        0.000             0.173              2         (27,33)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:27, Y:129
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|CLK    srl8         0.000             1.189             4505       (27,33)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.185 (arrival time - required time)                                                                                                          
Delay         : 0.169                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.241
--------------------------------------
End-of-path arrival time       : 1.444

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.203             296        (42,33)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|Q          ff          0.072             0.072              2         (42,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]               net         0.169             0.241              2         (42,33)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D     srl8        0.000             0.241              2         (42,28)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:42, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|CLK    srl8         0.000             1.189             4505       (42,28)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.189 (arrival time - required time)                                                                                                          
Delay         : 0.173                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.245
--------------------------------------
End-of-path arrival time       : 1.448

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.203             296        (42,39)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|Q          ff          0.072             0.072              2         (42,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]               net         0.173             0.245              2         (42,39)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|D     srl8        0.000             0.245              2         (42,44)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:42, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|CLK    srl8         0.000             1.189             4505       (42,44)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.211 (arrival time - required time)                                                                                                          
Delay         : 0.195                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.267
--------------------------------------
End-of-path arrival time       : 1.470

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:56, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.203             296        (55,27)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|Q          ff          0.072             0.072              2         (55,27)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]               net         0.195             0.267              2         (55,27)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D     srl8        0.000             0.267              2         (57,27)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|CLK    srl8         0.000             1.189             4505       (57,27)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_sys (RISE)                                                                                                                                
Slack         : 0.216 (arrival time - required time)                                                                                                          
Delay         : 0.200                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.272
--------------------------------------
End-of-path arrival time       : 1.475

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                        net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.203             296        (42,34)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q          ff          0.072             0.072              2         (42,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]               net         0.200             0.272              2         (42,34)
   Routing elements:
      Manhattan distance of X:15, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|D     srl8        0.000             0.272              2         (57,38)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_sys                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                             inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                             net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2|CLK    srl8         0.000             1.189             4505       (57,38)

################################################################################
Path Detail Report (twd_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FF|D                    
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.932 (arrival time - required time)                                                                                                  
Delay         : 0.851                                                                                                                                 

Logic Level             : 6
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.923
--------------------------------------
End-of-path arrival time       : 2.130

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.779
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  1.198

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.207             554       (93,65)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|Q     ff          0.072             0.072              2         (93,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]          net         0.059             0.131              2         (93,65) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__32533|in[3]                                                                                                                         lut         0.034             0.165              2         (94,65) 
LUT__32533|out                                                                                                                           lut         0.000             0.165              2         (94,65) 
n14289                                                                                                                                   net         0.101             0.266              2         (94,65) 
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__32534|in[3]                                                                                                                         lut         0.034             0.300              2         (95,62) 
LUT__32534|out                                                                                                                           lut         0.000             0.300              3         (95,62) 
n14290                                                                                                                                   net         0.034             0.334              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.034             0.368              3         (95,61) 
LUT__33342|out                                                                                                                           lut         0.000             0.368              5         (95,61) 
n14533                                                                                                                                   net         0.152             0.520              5         (95,61) 
   Routing elements:
      Manhattan distance of X:0, Y:15
LUT__33451|in[2]                                                                                                                         lut         0.034             0.554              5         (95,76) 
LUT__33451|out                                                                                                                           lut         0.000             0.554              6         (95,76) 
n14642                                                                                                                                   net         0.085             0.639              6         (95,76) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33512|in[1]                                                                                                                         lut         0.034             0.673              6         (100,76)
LUT__33512|out                                                                                                                           lut         0.000             0.673              4         (100,76)
n14680                                                                                                                                   net         0.215             0.888              4         (100,76)
   Routing elements:
      Manhattan distance of X:8, Y:6
LUT__33513|in[2]                                                                                                                         lut         0.035             0.923              4         (108,82)
LUT__33513|out                                                                                                                           lut         0.000             0.923              2         (108,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FF|D                       ff          0.000             0.923              2         (108,82)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.709             1.779             743       (219,164)
   Routing elements:
      Manhattan distance of X:111, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FF|CLK    ff           0.000             1.779             743       (108,82) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.940 (arrival time - required time)                                                                                                  
Delay         : 0.776                                                                                                                                 

Logic Level             : 7
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.848
--------------------------------------
End-of-path arrival time       : 2.055

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.696
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  1.115

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.207             554       (93,65)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|Q     ff          0.072             0.072              2         (93,65)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]          net         0.059             0.131              2         (93,65)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__32533|in[3]                                                                                                                         lut         0.034             0.165              2         (94,65)
LUT__32533|out                                                                                                                           lut         0.000             0.165              2         (94,65)
n14289                                                                                                                                   net         0.101             0.266              2         (94,65)
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__32534|in[3]                                                                                                                         lut         0.034             0.300              2         (95,62)
LUT__32534|out                                                                                                                           lut         0.000             0.300              3         (95,62)
n14290                                                                                                                                   net         0.034             0.334              3         (95,62)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.034             0.368              3         (95,61)
LUT__33342|out                                                                                                                           lut         0.000             0.368              5         (95,61)
n14533                                                                                                                                   net         0.124             0.492              5         (95,61)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                                         lut         0.035             0.527              5         (99,71)
LUT__33454|out                                                                                                                           lut         0.000             0.527              7         (99,71)
n14645                                                                                                                                   net         0.034             0.561              7         (99,71)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33460|in[0]                                                                                                                         lut         0.035             0.596              7         (99,70)
LUT__33460|out                                                                                                                           lut         0.000             0.596              5         (99,70)
n14651                                                                                                                                   net         0.055             0.651              5         (99,70)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33462|in[0]                                                                                                                         lut         0.035             0.686              5         (99,69)
LUT__33462|out                                                                                                                           lut         0.000             0.686              5         (99,69)
n14653                                                                                                                                   net         0.127             0.813              5         (99,69)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33473|in[1]                                                                                                                         lut         0.035             0.848              5         (99,74)
LUT__33473|out                                                                                                                           lut         0.000             0.848              2         (99,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D                     ff          0.000             0.848              2         (99,74)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.626             1.696             743       (219,164)
   Routing elements:
      Manhattan distance of X:120, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|CLK    ff           0.000             1.696             743       (99,74)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FF|D                    
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.947 (arrival time - required time)                                                                                                  
Delay         : 0.866                                                                                                                                 

Logic Level             : 6
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.938
--------------------------------------
End-of-path arrival time       : 2.145

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.779
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  1.198

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:122, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK    ff           0.000             1.207             554       (97,65)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|Q     ff          0.072             0.072              2         (97,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]          net         0.109             0.181              2         (97,65) 
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__32532|in[1]                                                                                                                         lut         0.034             0.215              2         (95,60) 
LUT__32532|out                                                                                                                           lut         0.000             0.215              2         (95,60) 
n14288                                                                                                                                   net         0.066             0.281              2         (95,60) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                                         lut         0.034             0.315              2         (95,62) 
LUT__32534|out                                                                                                                           lut         0.000             0.315              3         (95,62) 
n14290                                                                                                                                   net         0.034             0.349              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.034             0.383              3         (95,61) 
LUT__33342|out                                                                                                                           lut         0.000             0.383              5         (95,61) 
n14533                                                                                                                                   net         0.152             0.535              5         (95,61) 
   Routing elements:
      Manhattan distance of X:0, Y:15
LUT__33451|in[2]                                                                                                                         lut         0.034             0.569              5         (95,76) 
LUT__33451|out                                                                                                                           lut         0.000             0.569              6         (95,76) 
n14642                                                                                                                                   net         0.085             0.654              6         (95,76) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33512|in[1]                                                                                                                         lut         0.034             0.688              6         (100,76)
LUT__33512|out                                                                                                                           lut         0.000             0.688              4         (100,76)
n14680                                                                                                                                   net         0.215             0.903              4         (100,76)
   Routing elements:
      Manhattan distance of X:8, Y:6
LUT__33513|in[2]                                                                                                                         lut         0.035             0.938              4         (108,82)
LUT__33513|out                                                                                                                           lut         0.000             0.938              2         (108,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FF|D                       ff          0.000             0.938              2         (108,82)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.709             1.779             743       (219,164)
   Routing elements:
      Manhattan distance of X:111, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FF|CLK    ff           0.000             1.779             743       (108,82) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.955 (arrival time - required time)                                                                                                  
Delay         : 0.791                                                                                                                                 

Logic Level             : 7
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.863
--------------------------------------
End-of-path arrival time       : 2.070

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.696
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  1.115

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:122, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK    ff           0.000             1.207             554       (97,65)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|Q     ff          0.072             0.072              2         (97,65)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]          net         0.109             0.181              2         (97,65)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__32532|in[1]                                                                                                                         lut         0.034             0.215              2         (95,60)
LUT__32532|out                                                                                                                           lut         0.000             0.215              2         (95,60)
n14288                                                                                                                                   net         0.066             0.281              2         (95,60)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                                         lut         0.034             0.315              2         (95,62)
LUT__32534|out                                                                                                                           lut         0.000             0.315              3         (95,62)
n14290                                                                                                                                   net         0.034             0.349              3         (95,62)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.034             0.383              3         (95,61)
LUT__33342|out                                                                                                                           lut         0.000             0.383              5         (95,61)
n14533                                                                                                                                   net         0.124             0.507              5         (95,61)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                                         lut         0.035             0.542              5         (99,71)
LUT__33454|out                                                                                                                           lut         0.000             0.542              7         (99,71)
n14645                                                                                                                                   net         0.034             0.576              7         (99,71)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33460|in[0]                                                                                                                         lut         0.035             0.611              7         (99,70)
LUT__33460|out                                                                                                                           lut         0.000             0.611              5         (99,70)
n14651                                                                                                                                   net         0.055             0.666              5         (99,70)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33462|in[0]                                                                                                                         lut         0.035             0.701              5         (99,69)
LUT__33462|out                                                                                                                           lut         0.000             0.701              5         (99,69)
n14653                                                                                                                                   net         0.127             0.828              5         (99,69)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33473|in[1]                                                                                                                         lut         0.035             0.863              5         (99,74)
LUT__33473|out                                                                                                                           lut         0.000             0.863              2         (99,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D                     ff          0.000             0.863              2         (99,74)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.626             1.696             743       (219,164)
   Routing elements:
      Manhattan distance of X:120, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|CLK    ff           0.000             1.696             743       (99,74)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.958 (arrival time - required time)                                                                                                  
Delay         : 0.794                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.866
--------------------------------------
End-of-path arrival time       : 2.073

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.696
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  1.115

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.207             554       (93,65)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|Q     ff          0.072             0.072              2         (93,65)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]          net         0.059             0.131              2         (93,65)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__32533|in[3]                                                                                                                         lut         0.034             0.165              2         (94,65)
LUT__32533|out                                                                                                                           lut         0.000             0.165              2         (94,65)
n14289                                                                                                                                   net         0.101             0.266              2         (94,65)
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__32534|in[3]                                                                                                                         lut         0.034             0.300              2         (95,62)
LUT__32534|out                                                                                                                           lut         0.000             0.300              3         (95,62)
n14290                                                                                                                                   net         0.034             0.334              3         (95,62)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.034             0.368              3         (95,61)
LUT__33342|out                                                                                                                           lut         0.000             0.368              5         (95,61)
n14533                                                                                                                                   net         0.124             0.492              5         (95,61)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                                         lut         0.035             0.527              5         (99,71)
LUT__33454|out                                                                                                                           lut         0.000             0.527              7         (99,71)
n14645                                                                                                                                   net         0.034             0.561              7         (99,71)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33460|in[0]                                                                                                                         lut         0.035             0.596              7         (99,70)
LUT__33460|out                                                                                                                           lut         0.000             0.596              5         (99,70)
n14651                                                                                                                                   net         0.068             0.664              5         (99,70)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__33611|in[2]                                                                                                                         lut         0.035             0.699              5         (99,72)
LUT__33611|out                                                                                                                           lut         0.000             0.699              2         (99,72)
n14738                                                                                                                                   net         0.063             0.762              2         (99,72)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33615|in[1]                                                                                                                         lut         0.035             0.797              2         (99,67)
LUT__33615|out                                                                                                                           lut         0.000             0.797              2         (99,67)
n14742                                                                                                                                   net         0.034             0.831              2         (99,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33617|in[1]                                                                                                                         lut         0.035             0.866              2         (99,66)
LUT__33617|out                                                                                                                           lut         0.000             0.866              2         (99,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D                     ff          0.000             0.866              2         (99,66)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.626             1.696             743       (219,164)
   Routing elements:
      Manhattan distance of X:120, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.696             743       (99,66)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.962 (arrival time - required time)                                                                                                  
Delay         : 0.881                                                                                                                                 

Logic Level             : 7
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.953
--------------------------------------
End-of-path arrival time       : 2.160

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.779
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  1.198

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.207             554       (93,65)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|Q     ff          0.072             0.072              2         (93,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]          net         0.059             0.131              2         (93,65) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__32533|in[3]                                                                                                                         lut         0.034             0.165              2         (94,65) 
LUT__32533|out                                                                                                                           lut         0.000             0.165              2         (94,65) 
n14289                                                                                                                                   net         0.101             0.266              2         (94,65) 
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__32534|in[3]                                                                                                                         lut         0.034             0.300              2         (95,62) 
LUT__32534|out                                                                                                                           lut         0.000             0.300              3         (95,62) 
n14290                                                                                                                                   net         0.034             0.334              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.034             0.368              3         (95,61) 
LUT__33342|out                                                                                                                           lut         0.000             0.368              5         (95,61) 
n14533                                                                                                                                   net         0.152             0.520              5         (95,61) 
   Routing elements:
      Manhattan distance of X:0, Y:15
LUT__33451|in[2]                                                                                                                         lut         0.034             0.554              5         (95,76) 
LUT__33451|out                                                                                                                           lut         0.000             0.554              6         (95,76) 
n14642                                                                                                                                   net         0.085             0.639              6         (95,76) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33512|in[1]                                                                                                                         lut         0.034             0.673              6         (100,76)
LUT__33512|out                                                                                                                           lut         0.000             0.673              4         (100,76)
n14680                                                                                                                                   net         0.155             0.828              4         (100,76)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__33577|in[1]                                                                                                                         lut         0.035             0.863              4         (105,75)
LUT__33577|out                                                                                                                           lut         0.000             0.863              2         (105,75)
n14709                                                                                                                                   net         0.055             0.918              2         (105,75)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33583|in[1]                                                                                                                         lut         0.035             0.953              2         (105,74)
LUT__33583|out                                                                                                                           lut         0.000             0.953              2         (105,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D                     ff          0.000             0.953              2         (105,74)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.709             1.779             743       (219,164)
   Routing elements:
      Manhattan distance of X:114, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|CLK    ff           0.000             1.779             743       (105,74) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                   
Slack         : 0.968 (arrival time - required time)                                                                              
Delay         : 0.887                                                                                                             

Logic Level             : 6
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.959
--------------------------------------
End-of-path arrival time       : 2.166

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.779
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  1.198

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                              inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                              net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK    ff           0.000             1.207             554       (94,73)  

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|Q        ff          0.072             0.072              4         (94,73) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]             net         0.095             0.167              4         (94,73) 
   Routing elements:
      Manhattan distance of X:0, Y:8
LUT__32533|in[2]                                                                                                       lut         0.034             0.201              4         (94,65) 
LUT__32533|out                                                                                                         lut         0.000             0.201              2         (94,65) 
n14289                                                                                                                 net         0.101             0.302              2         (94,65) 
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__32534|in[3]                                                                                                       lut         0.034             0.336              2         (95,62) 
LUT__32534|out                                                                                                         lut         0.000             0.336              3         (95,62) 
n14290                                                                                                                 net         0.034             0.370              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                       lut         0.034             0.404              3         (95,61) 
LUT__33342|out                                                                                                         lut         0.000             0.404              5         (95,61) 
n14533                                                                                                                 net         0.152             0.556              5         (95,61) 
   Routing elements:
      Manhattan distance of X:0, Y:15
LUT__33451|in[2]                                                                                                       lut         0.034             0.590              5         (95,76) 
LUT__33451|out                                                                                                         lut         0.000             0.590              6         (95,76) 
n14642                                                                                                                 net         0.085             0.675              6         (95,76) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33512|in[1]                                                                                                       lut         0.034             0.709              6         (100,76)
LUT__33512|out                                                                                                         lut         0.000             0.709              4         (100,76)
n14680                                                                                                                 net         0.215             0.924              4         (100,76)
   Routing elements:
      Manhattan distance of X:8, Y:6
LUT__33513|in[2]                                                                                                       lut         0.035             0.959              4         (108,82)
LUT__33513|out                                                                                                         lut         0.000             0.959              2         (108,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FF|D     ff          0.000             0.959              2         (108,82)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.709             1.779             743       (219,164)
   Routing elements:
      Manhattan distance of X:111, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FF|CLK    ff           0.000             1.779             743       (108,82) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|D            
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.972 (arrival time - required time)                                                                                                  
Delay         : 0.891                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.963
--------------------------------------
End-of-path arrival time       : 2.170

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.779
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  1.198

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.207             554       (93,65)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|Q     ff          0.072             0.072              2         (93,65) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]          net         0.059             0.131              2         (93,65) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__32533|in[3]                                                                                                                         lut         0.034             0.165              2         (94,65) 
LUT__32533|out                                                                                                                           lut         0.000             0.165              2         (94,65) 
n14289                                                                                                                                   net         0.101             0.266              2         (94,65) 
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__32534|in[3]                                                                                                                         lut         0.034             0.300              2         (95,62) 
LUT__32534|out                                                                                                                           lut         0.000             0.300              3         (95,62) 
n14290                                                                                                                                   net         0.034             0.334              3         (95,62) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.034             0.368              3         (95,61) 
LUT__33342|out                                                                                                                           lut         0.000             0.368              5         (95,61) 
n14533                                                                                                                                   net         0.124             0.492              5         (95,61) 
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                                         lut         0.035             0.527              5         (99,71) 
LUT__33454|out                                                                                                                           lut         0.000             0.527              7         (99,71) 
n14645                                                                                                                                   net         0.034             0.561              7         (99,71) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33460|in[0]                                                                                                                         lut         0.035             0.596              7         (99,70) 
LUT__33460|out                                                                                                                           lut         0.000             0.596              5         (99,70) 
n14651                                                                                                                                   net         0.055             0.651              5         (99,70) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33462|in[0]                                                                                                                         lut         0.035             0.686              5         (99,69) 
LUT__33462|out                                                                                                                           lut         0.000             0.686              5         (99,69) 
n14653                                                                                                                                   net         0.055             0.741              5         (99,69) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33474|in[1]                                                                                                                         lut         0.035             0.776              5         (99,68) 
LUT__33474|out                                                                                                                           lut         0.000             0.776              5         (99,68) 
n14663                                                                                                                                   net         0.152             0.928              5         (99,68) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__33622|in[2]                                                                                                                         lut         0.035             0.963              5         (105,73)
LUT__33622|out                                                                                                                           lut         0.000             0.963              2         (105,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|D               ff          0.000             0.963              2         (105,73)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                        net          1.709             1.779             743       (219,164)
   Routing elements:
      Manhattan distance of X:114, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF|CLK    ff           0.000             1.779             743       (105,73) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D                  
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.973 (arrival time - required time)                                                                                                  
Delay         : 0.809                                                                                                                                 

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.881
--------------------------------------
End-of-path arrival time       : 2.088

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.696
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  1.115

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:122, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK    ff           0.000             1.207             554       (97,65)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|Q     ff          0.072             0.072              2         (97,65)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]          net         0.109             0.181              2         (97,65)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__32532|in[1]                                                                                                                         lut         0.034             0.215              2         (95,60)
LUT__32532|out                                                                                                                           lut         0.000             0.215              2         (95,60)
n14288                                                                                                                                   net         0.066             0.281              2         (95,60)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32534|in[2]                                                                                                                         lut         0.034             0.315              2         (95,62)
LUT__32534|out                                                                                                                           lut         0.000             0.315              3         (95,62)
n14290                                                                                                                                   net         0.034             0.349              3         (95,62)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                                         lut         0.034             0.383              3         (95,61)
LUT__33342|out                                                                                                                           lut         0.000             0.383              5         (95,61)
n14533                                                                                                                                   net         0.124             0.507              5         (95,61)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                                         lut         0.035             0.542              5         (99,71)
LUT__33454|out                                                                                                                           lut         0.000             0.542              7         (99,71)
n14645                                                                                                                                   net         0.034             0.576              7         (99,71)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33460|in[0]                                                                                                                         lut         0.035             0.611              7         (99,70)
LUT__33460|out                                                                                                                           lut         0.000             0.611              5         (99,70)
n14651                                                                                                                                   net         0.068             0.679              5         (99,70)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__33611|in[2]                                                                                                                         lut         0.035             0.714              5         (99,72)
LUT__33611|out                                                                                                                           lut         0.000             0.714              2         (99,72)
n14738                                                                                                                                   net         0.063             0.777              2         (99,72)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33615|in[1]                                                                                                                         lut         0.035             0.812              2         (99,67)
LUT__33615|out                                                                                                                           lut         0.000             0.812              2         (99,67)
n14742                                                                                                                                   net         0.034             0.846              2         (99,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33617|in[1]                                                                                                                         lut         0.035             0.881              2         (99,66)
LUT__33617|out                                                                                                                           lut         0.000             0.881              2         (99,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D                     ff          0.000             0.881              2         (99,66)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.626             1.696             743       (219,164)
   Routing elements:
      Manhattan distance of X:120, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.696             743       (99,66)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.976 (arrival time - required time)                                                                                
Delay         : 0.812                                                                                                               

Logic Level             : 7
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.884
--------------------------------------
End-of-path arrival time       : 2.091

Constraint                     : -0.651
+ Capture Clock Path Delay     :  1.696
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  1.115

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                              inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                              net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK    ff           0.000             1.207             554       (94,73)  

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|Q          ff          0.072             0.072              4         (94,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]               net         0.095             0.167              4         (94,73)
   Routing elements:
      Manhattan distance of X:0, Y:8
LUT__32533|in[2]                                                                                                         lut         0.034             0.201              4         (94,65)
LUT__32533|out                                                                                                           lut         0.000             0.201              2         (94,65)
n14289                                                                                                                   net         0.101             0.302              2         (94,65)
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__32534|in[3]                                                                                                         lut         0.034             0.336              2         (95,62)
LUT__32534|out                                                                                                           lut         0.000             0.336              3         (95,62)
n14290                                                                                                                   net         0.034             0.370              3         (95,62)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33342|in[1]                                                                                                         lut         0.034             0.404              3         (95,61)
LUT__33342|out                                                                                                           lut         0.000             0.404              5         (95,61)
n14533                                                                                                                   net         0.124             0.528              5         (95,61)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__33454|in[0]                                                                                                         lut         0.035             0.563              5         (99,71)
LUT__33454|out                                                                                                           lut         0.000             0.563              7         (99,71)
n14645                                                                                                                   net         0.034             0.597              7         (99,71)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33460|in[0]                                                                                                         lut         0.035             0.632              7         (99,70)
LUT__33460|out                                                                                                           lut         0.000             0.632              5         (99,70)
n14651                                                                                                                   net         0.055             0.687              5         (99,70)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33462|in[0]                                                                                                         lut         0.035             0.722              5         (99,69)
LUT__33462|out                                                                                                           lut         0.000             0.722              5         (99,69)
n14653                                                                                                                   net         0.127             0.849              5         (99,69)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33473|in[1]                                                                                                         lut         0.035             0.884              5         (99,74)
LUT__33473|out                                                                                                           lut         0.000             0.884              2         (99,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D     ff          0.000             0.884              2         (99,74)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.626             1.696             743       (219,164)
   Routing elements:
      Manhattan distance of X:120, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|CLK    ff           0.000             1.696             743       (99,74)  

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][120]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.061 (arrival time - required time)                                                                                         
Delay         : 0.136                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.208
--------------------------------------
End-of-path arrival time       : 1.465

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.334
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.404

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:153, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_2|CLK    srl8         0.000             1.257             554       (66,48)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_2|Q            srl8        0.072             0.072              2         (66,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_pre            net         0.101             0.173              2         (66,48)
   Routing elements:
      Manhattan distance of X:0, Y:10
LUT__33062|in[0]                                                                                                                  lut         0.035             0.208              2         (66,38)
LUT__33062|out                                                                                                                    lut         0.000             0.208              2         (66,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][120]~FF|D     ff          0.000             0.208              2         (66,38)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:153, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][120]~FF|CLK    ff           0.000             1.334             554       (66,38)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][106]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:153, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_2|CLK    srl8         0.000             1.257             554       (66,58)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_2|Q            srl8        0.072             0.072              2         (66,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_pre            net         0.034             0.106              2         (66,58)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33048|in[0]                                                                                                                  lut         0.035             0.141              2         (66,57)
LUT__33048|out                                                                                                                    lut         0.000             0.141              2         (66,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][106]~FF|D     ff          0.000             0.141              2         (66,57)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:153, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][106]~FF|CLK    ff           0.000             1.257             554       (66,57)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][105]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:153, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_2|CLK    srl8         0.000             1.257             554       (66,65)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_2|Q            srl8        0.072             0.072              2         (66,65)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_pre            net         0.034             0.106              2         (66,65)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33047|in[0]                                                                                                                  lut         0.035             0.141              2         (66,64)
LUT__33047|out                                                                                                                    lut         0.000             0.141              2         (66,64)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][105]~FF|D     ff          0.000             0.141              2         (66,64)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:153, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][105]~FF|CLK    ff           0.000             1.257             554       (66,64)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][101]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:135, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_2|CLK    srl8         0.000             1.257             554       (84,49)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_2|Q            srl8        0.072             0.072              2         (84,49)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_pre            net         0.034             0.106              2         (84,49)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33043|in[0]                                                                                                                  lut         0.035             0.141              2         (84,48)
LUT__33043|out                                                                                                                    lut         0.000             0.141              2         (84,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][101]~FF|D     ff          0.000             0.141              2         (84,48)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:135, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][101]~FF|CLK    ff           0.000             1.257             554       (84,48)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][97]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.071 (arrival time - required time)                                                                                        
Delay         : 0.069                                                                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.348

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_2|CLK    srl8         0.000             1.207             554       (90,37)  

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_2|Q            srl8        0.072             0.072              2         (90,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_pre            net         0.034             0.106              2         (90,37)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33039|in[0]                                                                                                                 lut         0.035             0.141              2         (90,36)
LUT__33039|out                                                                                                                   lut         0.000             0.141              2         (90,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][97]~FF|D     ff          0.000             0.141              2         (90,36)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:129, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][97]~FF|CLK    ff           0.000             1.207             554       (90,36)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][107]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:153, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_2|CLK    srl8         0.000             1.257             554       (66,44)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_2|Q            srl8        0.072             0.072              2         (66,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_pre            net         0.034             0.106              2         (66,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33049|in[0]                                                                                                                  lut         0.035             0.141              2         (66,43)
LUT__33049|out                                                                                                                    lut         0.000             0.141              2         (66,43)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][107]~FF|D     ff          0.000             0.141              2         (66,43)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:153, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][107]~FF|CLK    ff           0.000             1.257             554       (66,43)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][115]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:153, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_2|CLK    srl8         0.000             1.257             554       (66,51)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_2|Q            srl8        0.072             0.072              2         (66,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_pre            net         0.034             0.106              2         (66,51)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33057|in[0]                                                                                                                  lut         0.035             0.141              2         (66,50)
LUT__33057|out                                                                                                                    lut         0.000             0.141              2         (66,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][115]~FF|D     ff          0.000             0.141              2         (66,50)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:153, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][115]~FF|CLK    ff           0.000             1.257             554       (66,50)  

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][121]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.334
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.475

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.334
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.404

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:150, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_2|CLK    srl8         0.000             1.334             554       (69,62)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_2|Q            srl8        0.072             0.072              2         (69,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_pre            net         0.034             0.106              2         (69,62)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33063|in[0]                                                                                                                  lut         0.035             0.141              2         (69,61)
LUT__33063|out                                                                                                                    lut         0.000             0.141              2         (69,61)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][121]~FF|D     ff          0.000             0.141              2         (69,61)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:150, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][121]~FF|CLK    ff           0.000             1.334             554       (69,61)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][118]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.334
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.475

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.334
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.404

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:150, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_2|CLK    srl8         0.000             1.334             554       (69,55)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_2|Q            srl8        0.072             0.072              2         (69,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_pre            net         0.034             0.106              2         (69,55)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33060|in[0]                                                                                                                  lut         0.035             0.141              2         (69,54)
LUT__33060|out                                                                                                                    lut         0.000             0.141              2         (69,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][118]~FF|D     ff          0.000             0.141              2         (69,54)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:150, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][118]~FF|CLK    ff           0.000             1.334             554       (69,54)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][103]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                                         
Delay         : 0.069                                                                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.348

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                     net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:113
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_2|CLK    srl8         0.000             1.207             554       (93,46)  

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_2|Q            srl8        0.072             0.072              2         (93,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_pre            net         0.034             0.106              2         (93,46)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33045|in[0]                                                                                                                  lut         0.035             0.141              2         (93,45)
LUT__33045|out                                                                                                                    lut         0.000             0.141              2         (93,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][103]~FF|D     ff          0.000             0.141              2         (93,45)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][103]~FF|CLK    ff           0.000             1.207             554       (93,45)  

################################################################################
Path Detail Report (twd_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.131 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:128, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.207             554       (91,52)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q                     ff          0.072             0.072              3         (91,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]                          net         0.111             0.183              3         (91,52)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.183              3         (91,47)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                  net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.189             4505       (91,47)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.131 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:128, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.207             554       (91,58)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|Q                     ff          0.072             0.072              3         (91,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]                          net         0.111             0.183              3         (91,58)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.183              3         (91,53)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                  net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:91, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.189             4505       (91,53)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.131 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:127, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.207             554       (92,67)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|Q                     ff          0.072             0.072              3         (92,67)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]                          net         0.111             0.183              3         (92,67)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.183              3         (92,62)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                  net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:92, Y:100
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.189             4505       (92,62)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.131 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.207             554       (106,83) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q                     ff          0.072             0.072              3         (106,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]                          net         0.111             0.183              3         (106,83)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.183              3         (106,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                                                  net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:106, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.189             4505       (106,78)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.132 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.391

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                              inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                              net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK    ff           0.000             1.207             554       (94,73)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|Q                         ff          0.072             0.072              4         (94,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]                              net         0.112             0.184              4         (94,73)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.184              4         (94,68)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                  net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:94, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.189             4505       (94,68)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.132 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.391

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.207             554       (94,71)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q                     ff          0.072             0.072              3         (94,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]                          net         0.112             0.184              3         (94,71)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.184              3         (94,66)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                  net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:94, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.189             4505       (94,66)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 0.141 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.400

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:196, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.207             554       (23,58)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|Q                     ff          0.072             0.072              3         (23,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]                          net         0.121             0.193              3         (23,58)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.193              3         (28,58)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                  net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:28, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.189             4505       (28,58)

################################################################################
Path Detail Report (clk_sys vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.145 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                    net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:122, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.189             4505      (122,121)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|Q                   ff          0.072             0.072              3        (122,121)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]                        net         0.111             0.183              3        (122,121)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.183              3        (122,116)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:97, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (122,116)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.145 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                    net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:121, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.189             4505      (121,128)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3        (121,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[5]                        net         0.111             0.183              3        (121,128)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.183              3        (121,123)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (121,123)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.145 (arrival time - required time)                                                                                                
Delay         : 0.111                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                   inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                                   net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:205, Y:113
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.189             4505       (205,49)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF|Q                     ff          0.072             0.072              3         (205,49)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]                          net         0.111             0.183              3         (205,49)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.183              3         (205,44)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                  net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:14, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (205,44) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.146 (arrival time - required time)                                                                                                
Delay         : 0.112                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                               inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                               net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:152, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]~FF|CLK    ff           0.000             1.189             4505       (152,60)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]~FF|Q                         ff          0.072             0.072              4         (152,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]                              net         0.112             0.184              4         (152,60)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.184              4         (152,55)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                  net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:67, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (152,55) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.148 (arrival time - required time)                                                                                               
Delay         : 0.114                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.375

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_sys                                                                                                                inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:140, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.189             4505      (140,110)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              5        (140,110)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]                            net         0.114             0.186              5        (140,110)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.186              5        (145,110)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:74, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (145,110)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.149 (arrival time - required time)                                                                                               
Delay         : 0.115                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.187
--------------------------------------
End-of-path arrival time       : 1.376

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                    net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:110, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.189             4505      (110,120)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|Q                   ff          0.072             0.072              3        (110,120)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]                        net         0.115             0.187              3        (110,120)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.187              3        (115,120)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:104, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (115,120)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.153 (arrival time - required time)                                                                                                
Delay         : 0.119                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                   inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                                   net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:161, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.189             4505       (161,41)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF|Q                     ff          0.072             0.072              3         (161,41)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]                          net         0.119             0.191              3         (161,41)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.191              3         (166,41)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                  net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:53, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (166,41) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.153 (arrival time - required time)                                                                                               
Delay         : 0.119                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                    net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:137, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.189             4505      (137,116)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3        (137,116)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]                        net         0.119             0.191              3        (137,116)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.191              3        (142,116)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:77, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (142,116)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.153 (arrival time - required time)                                                                                               
Delay         : 0.119                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                    net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:137, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.189             4505      (137,110)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|Q                   ff          0.072             0.072              3        (137,110)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]                        net         0.119             0.191              3        (137,110)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.191              3        (142,110)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:77, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (142,110)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.155 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                    net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:131, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.189             4505      (131,111)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|Q                   ff          0.072             0.072              3        (131,111)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]                        net         0.121             0.193              3        (131,111)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.193              3        (136,111)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:83, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.157             743       (136,111)

################################################################################
Path Detail Report (clk_sys vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.112 (arrival time - required time)                                                                                                           
Delay         : 0.124                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.385

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:47, Y:138
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.189             4505       (47,24)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|Q           ff          0.072             0.072              2         (47,24)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]                net         0.124             0.196              2         (47,24)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2|D     srl8        0.000             0.196              2         (42,24)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2|CLK    srl8         0.000             1.203             296        (42,24)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.117 (arrival time - required time)                                                                                                           
Delay         : 0.129                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.201
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:41, Y:136
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.189             4505       (41,26)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|Q           ff          0.072             0.072              2         (41,26)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]                net         0.129             0.201              2         (41,26)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2|D     srl8        0.000             0.201              2         (36,26)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:75, Y:26
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2|CLK    srl8         0.000             1.203             296        (36,26)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.117 (arrival time - required time)                                                                                                           
Delay         : 0.129                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.201
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:41, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.189             4505       (41,28)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|Q           ff          0.072             0.072              2         (41,28)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]                net         0.129             0.201              2         (41,28)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|D     srl8        0.000             0.201              2         (36,28)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:75, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|CLK    srl8         0.000             1.203             296        (36,28)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.124 (arrival time - required time)                                                                                                           
Delay         : 0.136                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.208
--------------------------------------
End-of-path arrival time       : 1.397

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.189             4505       (51,38)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|Q           ff          0.072             0.072              2         (51,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]                net         0.136             0.208              2         (51,38)
   Routing elements:
      Manhattan distance of X:0, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|D     srl8        0.000             0.208              2         (51,31)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:60, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|CLK    srl8         0.000             1.203             296        (51,31)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.147 (arrival time - required time)                                                                                                           
Delay         : 0.159                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.231
--------------------------------------
End-of-path arrival time       : 1.420

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:136
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.189             4505       (60,26)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|Q           ff          0.072             0.072              2         (60,26)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]                net         0.159             0.231              2         (60,26)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|D     srl8        0.000             0.231              2         (60,21)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:51, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|CLK    srl8         0.000             1.203             296        (60,21)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                       
Capture Clock : tac_clk (RISE)                                                                                       
Slack         : 0.171 (arrival time - required time)                                                                 
Delay         : 0.310                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.382
--------------------------------------
End-of-path arrival time       : 1.571

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.330
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.400

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             4505       (0,162)
clk_sys            net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.189             4505       (76,41)

Data Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
rstn_sys~FF|Q                                                                                             ff          0.072             0.072             2647       (76,41)
rstn_sys                                                                                                  net         0.310             0.382             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR     ff          0.000             0.382             2647       (71,24)

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                   inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                   net          1.260             1.330             296        (111,0)
   Routing elements:
      Manhattan distance of X:40, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.330             296        (71,24)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : 0.171 (arrival time - required time)                                                                                                                       
Delay         : 0.310                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.382
--------------------------------------
End-of-path arrival time       : 1.571

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.330
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.400

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             4505       (0,162)
clk_sys            net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.189             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.310             0.382             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.000             0.382             2647       (71,25)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                         inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                                         net          1.260             1.330             296        (111,0)
   Routing elements:
      Manhattan distance of X:40, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.330             296        (71,25)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : 0.171 (arrival time - required time)                                                                                                                       
Delay         : 0.310                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.382
--------------------------------------
End-of-path arrival time       : 1.571

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.330
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.400

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             4505       (0,162)
clk_sys            net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.189             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.310             0.382             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.000             0.382             2647       (71,31)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                         inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                                         net          1.260             1.330             296        (111,0)
   Routing elements:
      Manhattan distance of X:40, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.330             296        (71,31)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : 0.171 (arrival time - required time)                                                                                                                       
Delay         : 0.310                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.382
--------------------------------------
End-of-path arrival time       : 1.571

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.330
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.400

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             4505       (0,162)
clk_sys            net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.189             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.310             0.382             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.000             0.382             2647       (71,30)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                         inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                                         net          1.260             1.330             296        (111,0)
   Routing elements:
      Manhattan distance of X:40, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.330             296        (71,30)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D
Launch Clock  : clk_sys (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.183 (arrival time - required time)                                                                                                           
Delay         : 0.195                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.267
--------------------------------------
End-of-path arrival time       : 1.456

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_sys                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                        inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                                        net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:40, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.189             4505       (40,20)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|Q           ff          0.072             0.072              2         (40,20)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]                net         0.195             0.267              2         (40,20)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D     srl8        0.000             0.267              2         (42,20)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             296        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             296        (111,0)
   Routing elements:
      Manhattan distance of X:69, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|CLK    srl8         0.000             1.203             296        (42,20)

################################################################################
Path Detail Report (clk_sys vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.095 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:94, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.189             4505       (94,61)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|Q                   ff          0.072             0.072              3         (94,61)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]                        net         0.111             0.183              3         (94,61)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D     ff          0.000             0.183              3         (94,56)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.207             554       (94,56)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.095 (arrival time - required time)                                                                                               
Delay         : 0.111                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:94, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.189             4505       (94,59)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|Q                   ff          0.072             0.072              3         (94,59)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]                        net         0.111             0.183              3         (94,59)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|D     ff          0.000             0.183              3         (94,54)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:125, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.207             554       (94,54)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.100 (arrival time - required time)                                                                                               
Delay         : 0.116                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.188
--------------------------------------
End-of-path arrival time       : 1.377

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:93, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.189             4505       (93,72)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|Q                   ff          0.072             0.072              3         (93,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]                        net         0.116             0.188              3         (93,72)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D     ff          0.000             0.188              3         (93,67)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.207             554       (93,67)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.105 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:92, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.189             4505       (92,64)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|Q                   ff          0.072             0.072              3         (92,64)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]                        net         0.121             0.193              3         (92,64)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D     ff          0.000             0.193              3         (97,64)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:122, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.207             554       (97,64)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.105 (arrival time - required time)                                                                                               
Delay         : 0.121                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:78, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.189             4505       (78,80)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|Q                   ff          0.072             0.072              3         (78,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]                        net         0.121             0.193              3         (78,80)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|D     ff          0.000             0.193              3         (83,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:136, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.207             554       (83,80)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.109 (arrival time - required time)                                                                                               
Delay         : 0.125                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.197
--------------------------------------
End-of-path arrival time       : 1.386

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:10, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.189             4505       (10,63)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|Q                   ff          0.072             0.072              3         (10,63)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]                        net         0.125             0.197              3         (10,63)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D     ff          0.000             0.197              3         (15,63)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:204, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.207             554       (15,63)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.121 (arrival time - required time)                                                                                               
Delay         : 0.137                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.209
--------------------------------------
End-of-path arrival time       : 1.398

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_sys                                                                                                                inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:93, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.189             4505       (93,59)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|Q                       ff          0.072             0.072              5         (93,59)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]                            net         0.137             0.209              5         (93,59)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|D     ff          0.000             0.209              5         (93,64)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                  net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.207             554       (93,64)  

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : 0.145 (arrival time - required time)                                                                                                                       
Delay         : 0.310                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.382
--------------------------------------
End-of-path arrival time       : 1.571

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.356
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.426

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             4505       (0,162)
clk_sys            net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.189             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.310             0.382             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.000             0.382             2647       (71,7) 

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                                         net          1.286             1.356             554       (219,159)
   Routing elements:
      Manhattan distance of X:148, Y:152
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.356             554       (71,7)   

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : 0.145 (arrival time - required time)                                                                                                                       
Delay         : 0.310                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.382
--------------------------------------
End-of-path arrival time       : 1.571

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.356
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.426

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             4505       (0,162)
clk_sys            net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.189             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.310             0.382             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.000             0.382             2647       (71,8) 

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                                         net          1.286             1.356             554       (219,159)
   Routing elements:
      Manhattan distance of X:148, Y:151
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.356             554       (71,8)   

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : 0.145 (arrival time - required time)                                                                                                                       
Delay         : 0.310                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.382
--------------------------------------
End-of-path arrival time       : 1.571

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.356
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.426

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.070             0.070             4505       (0,162)
clk_sys            net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:76, Y:121
rstn_sys~FF|CLK    ff           0.000             1.189             4505       (76,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.072             0.072             2647       (76,41)
rstn_sys                                                                                                                                                        net         0.310             0.382             2647       (76,41)
   Routing elements:
      Manhattan distance of X:5, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.000             0.382             2647       (71,9) 

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                                         inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                                                         net          1.286             1.356             554       (219,159)
   Routing elements:
      Manhattan distance of X:148, Y:150
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.356             554       (71,9)   

################################################################################
Path Detail Report (clk_sys vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/rfifo_wdata[12]~FF|CLK                                                    
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12|WDATA[5]
Launch Clock  : clk_sys (RISE)                                                                        
Capture Clock : clk_sys (RISE)                                                                        
Slack         : 0.028 (arrival time - required time)                                                  
Delay         : 0.137                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.098
--------------------------------------
End-of-path arrival time       : 1.287

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
clk_sys                               inpad        0.000             0.000                0       (0,162)
clk_sys                               inpad        0.070             0.070             4505       (0,162)
clk_sys                               net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:34, Y:115
u_axi4_ctrl/rfifo_wdata[12]~FF|CLK    ff           0.000             1.189             4505       (34,47)

Data Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
u_axi4_ctrl/rfifo_wdata[12]~FF|Q                                                       ff               0.072            0.072              2         (34,47)
u_axi4_ctrl/rfifo_wdata[12]                                                            net              0.137            0.209              2         (34,47)
   Routing elements:
      Manhattan distance of X:1, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12|WDATA[5] ram_8192x20     -0.111            0.098              2         (33,42)

Capture Clock Path
                                       name                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================
clk_sys                                                                            inpad           0.000             0.000                0       (0,162)
clk_sys                                                                            inpad           0.070             0.070             4505       (0,162)
clk_sys                                                                            net             1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:33, Y:120
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12|WCLK ram_8192x20     0.000             1.189             4505       (33,42)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             4505      (120,159)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2        (120,159)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[2][1]                       net         0.033             0.105              2        (120,159)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2        (120,160)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             4505      (120,160)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.035 (arrival time - required time)                                                                              
Delay         : 0.033                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                               inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                               net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:99, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             4505       (99,115)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2         (99,115)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Shift_Q7_Out[1][0]                       net         0.033             0.105              2         (99,115)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2         (99,116)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                               inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                               net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:99, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             4505       (99,116)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             4505      (111,158)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2        (111,158)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[2][0]                       net         0.033             0.105              2        (111,158)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2        (111,159)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             4505      (111,159)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             4505      (111,157)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2        (111,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[3][0]                       net         0.033             0.105              2        (111,157)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2        (111,158)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             4505      (111,158)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.035 (arrival time - required time)                                                                              
Delay         : 0.033                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                               inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                               net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:75, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             4505       (75,117)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2         (75,117)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Shift_Q7_Out[1][1]                       net         0.033             0.105              2         (75,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2         (75,118)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                               inpad        0.070             0.070             4505       (0,162) 
clk_sys                                                                                                               net          1.119             1.189             4505       (0,162) 
   Routing elements:
      Manhattan distance of X:75, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             4505       (75,118)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.035 (arrival time - required time)                                                                              
Delay         : 0.033                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                               inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                               net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.189             4505      (111,154)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst|Q7     srl8        0.072             0.072              2        (111,154)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Shift_Q7_Out[1][2]                       net         0.033             0.105              2        (111,154)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst|D      srl8        0.000             0.105              2        (111,155)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_sys                                                                                                               inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                               inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                               net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.189             4505      (111,155)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             4505      (120,158)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2        (120,158)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[3][1]                       net         0.033             0.105              2        (120,158)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2        (120,159)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             4505      (120,159)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             4505      (120,160)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2        (120,160)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[1][1]                       net         0.033             0.105              2        (120,160)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2        (120,161)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             4505      (120,161)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                       
Capture Clock : clk_sys (RISE)                                                                                                       
Slack         : 0.035 (arrival time - required time)                                                                                 
Delay         : 0.033                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             4505      (111,159)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2        (111,159)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Shift_Q7_Out[1][0]                       net         0.033             0.105              2        (111,159)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2        (111,160)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.070             0.070             4505      (0,162)  
clk_sys                                                                                                                  net          1.119             1.189             4505      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             4505      (111,160)

################################################################################
Path Detail Report (clk_sys vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.121 (arrival time - required time)                                                                             
Delay         : 0.114                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.375

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:42, Y:99
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.189             4505       (42,63)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|Q                 ff          0.072             0.072              2         (42,63)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]                      net         0.114             0.186              2         (42,63)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D     ff          0.000             0.186              2         (47,63)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:47, Y:96
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.184             211        (47,63)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.121 (arrival time - required time)                                                                             
Delay         : 0.114                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.375

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:42, Y:108
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.189             4505       (42,54)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FF|Q                 ff          0.072             0.072              2         (42,54)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]                      net         0.114             0.186              2         (42,54)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF|D     ff          0.000             0.186              2         (42,49)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:42, Y:110
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF|CLK    ff           0.000             1.184             211        (42,49)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.126 (arrival time - required time)                                                                             
Delay         : 0.119                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:36, Y:118
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.189             4505       (36,44)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|Q                 ff          0.072             0.072              2         (36,44)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]                      net         0.119             0.191              2         (36,44)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D     ff          0.000             0.191              2         (41,44)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:41, Y:115
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.184             211        (41,44)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.126 (arrival time - required time)                                                                             
Delay         : 0.119                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:50, Y:97
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.189             4505       (50,65)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|Q                 ff          0.072             0.072              2         (50,65)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]                      net         0.119             0.191              2         (50,65)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D     ff          0.000             0.191              2         (55,65)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:55, Y:94
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.184             211        (55,65)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.126 (arrival time - required time)                                                                             
Delay         : 0.119                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:50, Y:100
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.189             4505       (50,62)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FF|Q                 ff          0.072             0.072              2         (50,62)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]                      net         0.119             0.191              2         (50,62)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FF|D     ff          0.000             0.191              2         (55,62)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:55, Y:97
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FF|CLK    ff           0.000             1.184             211        (55,62)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.126 (arrival time - required time)                                                                             
Delay         : 0.119                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:36, Y:97
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.189             4505       (36,65)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|Q                 ff          0.072             0.072              2         (36,65)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]                      net         0.119             0.191              2         (36,65)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D     ff          0.000             0.191              2         (41,65)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:41, Y:94
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.184             211        (41,65)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.128 (arrival time - required time)                                                                             
Delay         : 0.121                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:45, Y:120
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.189             4505       (45,42)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|Q                 ff          0.072             0.072              2         (45,42)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]                      net         0.121             0.193              2         (45,42)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D     ff          0.000             0.193              2         (50,42)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:50, Y:117
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.184             211        (50,42)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.128 (arrival time - required time)                                                                             
Delay         : 0.121                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:47, Y:115
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.189             4505       (47,47)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|Q                 ff          0.072             0.072              2         (47,47)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]                      net         0.121             0.193              2         (47,47)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D     ff          0.000             0.193              2         (52,47)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:52, Y:112
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.184             211        (52,47)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.136 (arrival time - required time)                                                                             
Delay         : 0.129                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.201
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:52, Y:139
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.189             4505       (52,23)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF|Q                 ff          0.072             0.072              2         (52,23)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]                      net         0.129             0.201              2         (52,23)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF|D     ff          0.000             0.201              2         (57,23)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:57, Y:136
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF|CLK    ff           0.000             1.184             211        (57,23)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK          
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                                 
Slack         : 0.136 (arrival time - required time)                                                                             
Delay         : 0.129                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.201
--------------------------------------
End-of-path arrival time       : 1.390

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_sys                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                    inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                    net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:22, Y:117
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.189             4505       (22,45)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|Q                 ff          0.072             0.072              2         (22,45)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]                      net         0.129             0.201              2         (22,45)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D     ff          0.000             0.201              2         (27,45)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_pixel                                                                                                              inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                              inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                              net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:27, Y:114
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.184             211        (27,45)

################################################################################
Path Detail Report (clk_pixel vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                   
Capture Clock : clk_sys (RISE)                                                                                                     
Slack         : 0.111 (arrival time - required time)                                                                               
Delay         : 0.114                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:41, Y:104
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|CLK    ff           0.000             1.184             211        (41,55)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|Q                  ff          0.072             0.072              2         (41,55)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]                       net         0.114             0.186              2         (41,55)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF|D     ff          0.000             0.186              2         (46,55)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                  inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                  net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:46, Y:107
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF|CLK    ff           0.000             1.189             4505       (46,55)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                   
Capture Clock : clk_sys (RISE)                                                                                                     
Slack         : 0.111 (arrival time - required time)                                                                               
Delay         : 0.114                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:42, Y:107
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|CLK    ff           0.000             1.184             211        (42,52)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FF|Q                  ff          0.072             0.072              2         (42,52)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]                       net         0.114             0.186              2         (42,52)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FF|D     ff          0.000             0.186              2         (47,52)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                  inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                  net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:47, Y:110
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FF|CLK    ff           0.000             1.189             4505       (47,52)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.111 (arrival time - required time)                                                                              
Delay         : 0.114                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:41, Y:111
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.184             211        (41,48)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|Q                  ff          0.072             0.072              2         (41,48)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]                       net         0.114             0.186              2         (41,48)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D     ff          0.000             0.186              2         (46,48)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:46, Y:114
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.189             4505       (46,48)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.111 (arrival time - required time)                                                                              
Delay         : 0.114                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:45, Y:95
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.184             211        (45,64)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|Q                  ff          0.072             0.072              2         (45,64)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]                       net         0.114             0.186              2         (45,64)
   Routing elements:
      Manhattan distance of X:0, Y:5
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D     ff          0.000             0.186              2         (45,59)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:45, Y:103
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.189             4505       (45,59)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.111 (arrival time - required time)                                                                              
Delay         : 0.114                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:42, Y:111
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.184             211        (42,48)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|Q                  ff          0.072             0.072              2         (42,48)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]                       net         0.114             0.186              2         (42,48)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|D     ff          0.000             0.186              2         (47,48)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:47, Y:114
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|CLK    ff           0.000             1.189             4505       (47,48)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.116 (arrival time - required time)                                                                              
Delay         : 0.119                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.191
--------------------------------------
End-of-path arrival time       : 1.375

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:38, Y:104
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.184             211        (38,55)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|Q                  ff          0.072             0.072              2         (38,55)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]                       net         0.119             0.191              2         (38,55)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D     ff          0.000             0.191              2         (43,55)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:43, Y:107
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.189             4505       (43,55)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.118 (arrival time - required time)                                                                              
Delay         : 0.121                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.377

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:45, Y:87
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.184             211        (45,72)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|Q                  ff          0.072             0.072              2         (45,72)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]                       net         0.121             0.193              2         (45,72)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|D     ff          0.000             0.193              2         (50,72)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:50, Y:90
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|CLK    ff           0.000             1.189             4505       (50,72)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.121 (arrival time - required time)                                                                              
Delay         : 0.124                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:40, Y:110
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.184             211        (40,49)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|Q                  ff          0.072             0.072              2         (40,49)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]                       net         0.124             0.196              2         (40,49)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D     ff          0.000             0.196              2         (45,49)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:45, Y:113
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.189             4505       (45,49)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.121 (arrival time - required time)                                                                              
Delay         : 0.124                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:40, Y:116
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|CLK    ff           0.000             1.184             211        (40,43)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF|Q                  ff          0.072             0.072              2         (40,43)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]                       net         0.124             0.196              2         (40,43)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|D     ff          0.000             0.196              2         (45,43)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:45, Y:119
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF|CLK    ff           0.000             1.189             4505       (45,43)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK           
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                  
Capture Clock : clk_sys (RISE)                                                                                                    
Slack         : 0.121 (arrival time - required time)                                                                              
Delay         : 0.124                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.380

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
clk_pixel                                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:40, Y:90
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.184             211        (40,69)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|Q                  ff          0.072             0.072              2         (40,69)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]                       net         0.124             0.196              2         (40,69)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D     ff          0.000             0.196              2         (45,69)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
clk_sys                                                                                                                 inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                 inpad        0.070             0.070             4505       (0,162)
clk_sys                                                                                                                 net          1.119             1.189             4505       (0,162)
   Routing elements:
      Manhattan distance of X:45, Y:93
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.189             4505       (45,69)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[8]~FF|CLK              
Path End      : hdmi_txd1_o[1]~FF|D                 
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.095 (arrival time - required time)
Delay         : 0.093                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.349

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.070             0.070             211        (0,159) 
clk_pixel                 net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:30, Y:109
w_rgb_data_o[8]~FF|CLK    ff           0.000             1.184             211        (30,268)

Data Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
w_rgb_data_o[8]~FF|Q     ff          0.072             0.072              10        (30,268)
w_rgb_data_o[8]          net         0.059             0.131              10        (30,268)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__37118|in[0]         lut         0.034             0.165              10        (31,268)
LUT__37118|out           lut         0.000             0.165               2        (31,268)
hdmi_txd1_o[1]~FF|D      ff          0.000             0.165               2        (31,268)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
clk_pixel                inpad        0.000             0.000               0        (0,159) 
clk_pixel                inpad        0.070             0.070             211        (0,159) 
clk_pixel                net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:31, Y:109
hdmi_txd1_o[1]~FF|CLK    ff           0.000             1.184             211        (31,268)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/hcnt[1]~FF|CLK         
Path End      : lcd_request~FF|D                    
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.098 (arrival time - required time)
Delay         : 0.096                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.352

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             211        (0,159) 
clk_pixel                      net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:83, Y:91
u_lcd_driver/hcnt[1]~FF|CLK    ff           0.000             1.184             211        (83,250)

Data Path
          name             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================
u_lcd_driver/hcnt[1]~FF|Q     ff          0.072             0.072              5         (83,250)
u_lcd_driver/hcnt[1]          net         0.062             0.134              5         (83,250)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__37027|in[1]              lut         0.034             0.168              5         (83,248)
LUT__37027|out                lut         0.000             0.168              2         (83,248)
lcd_request~FF|D              ff          0.000             0.168              2         (83,248)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_pixel             inpad        0.000             0.000               0        (0,159) 
clk_pixel             inpad        0.070             0.070             211        (0,159) 
clk_pixel             net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:83, Y:89
lcd_request~FF|CLK    ff           0.000             1.184             211        (83,248)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[15]~FF|CLK             
Path End      : hdmi_txd1_o[7]~FF|D                 
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.102 (arrival time - required time)
Delay         : 0.100                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.356

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.070             0.070             211        (0,159) 
clk_pixel                  net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:30, Y:102
w_rgb_data_o[15]~FF|CLK    ff           0.000             1.184             211        (30,261)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
w_rgb_data_o[15]~FF|Q     ff          0.072             0.072              6         (30,261)
w_rgb_data_o[15]          net         0.065             0.137              6         (30,261)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__37124|in[0]          lut         0.035             0.172              6         (30,265)
LUT__37124|out            lut         0.000             0.172              2         (30,265)
hdmi_txd1_o[7]~FF|D       ff          0.000             0.172              2         (30,265)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
clk_pixel                inpad        0.000             0.000               0        (0,159) 
clk_pixel                inpad        0.070             0.070             211        (0,159) 
clk_pixel                net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:30, Y:106
hdmi_txd1_o[7]~FF|CLK    ff           0.000             1.184             211        (30,265)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[8]~FF|CLK              
Path End      : hdmi_txd1_o[0]~FF|D                 
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.102 (arrival time - required time)
Delay         : 0.100                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.356

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.070             0.070             211        (0,159) 
clk_pixel                 net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:30, Y:109
w_rgb_data_o[8]~FF|CLK    ff           0.000             1.184             211        (30,268)

Data Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
w_rgb_data_o[8]~FF|Q     ff          0.072             0.072              10        (30,268)
w_rgb_data_o[8]          net         0.065             0.137              10        (30,268)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__37114|in[0]         lut         0.035             0.172              10        (30,272)
LUT__37114|out           lut         0.000             0.172               2        (30,272)
hdmi_txd1_o[0]~FF|D      ff          0.000             0.172               2        (30,272)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
clk_pixel                inpad        0.000             0.000               0        (0,159) 
clk_pixel                inpad        0.070             0.070             211        (0,159) 
clk_pixel                net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:30, Y:113
hdmi_txd1_o[0]~FF|CLK    ff           0.000             1.184             211        (30,272)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[16]~FF|CLK             
Path End      : hdmi_txd2_o[8]~FF|D                 
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.102 (arrival time - required time)
Delay         : 0.100                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.356

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel                  inpad        0.000             0.000               0        (0,159) 
clk_pixel                  inpad        0.070             0.070             211        (0,159) 
clk_pixel                  net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:113
w_rgb_data_o[16]~FF|CLK    ff           0.000             1.184             211        (47,272)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
w_rgb_data_o[16]~FF|Q     ff          0.072             0.072               9        (47,272)
w_rgb_data_o[16]          net         0.066             0.138               9        (47,272)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__34256|in[1]          lut         0.034             0.172               9        (47,274)
LUT__34256|out            lut         0.000             0.172              14        (47,274)
hdmi_txd2_o[8]~FF|D       ff          0.000             0.172              14        (47,274)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
clk_pixel                inpad        0.000             0.000               0        (0,159) 
clk_pixel                inpad        0.070             0.070             211        (0,159) 
clk_pixel                net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:47, Y:115
hdmi_txd2_o[8]~FF|CLK    ff           0.000             1.184             211        (47,274)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/hcnt[6]~FF|CLK         
Path End      : lcd_hs~FF|D                         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.103 (arrival time - required time)
Delay         : 0.101                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.357

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             211        (0,159) 
clk_pixel                      net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:94
u_lcd_driver/hcnt[6]~FF|CLK    ff           0.000             1.184             211        (85,253)

Data Path
          name             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================
u_lcd_driver/hcnt[6]~FF|Q     ff          0.072             0.072              5         (85,253)
u_lcd_driver/hcnt[6]          net         0.067             0.139              5         (85,253)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__37012|in[0]              lut         0.034             0.173              5         (85,255)
LUT__37012|out                lut         0.000             0.173              2         (85,255)
lcd_hs~FF|D                   ff          0.000             0.173              2         (85,255)

Capture Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000               0        (0,159) 
clk_pixel        inpad        0.070             0.070             211        (0,159) 
clk_pixel        net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:85, Y:96
lcd_hs~FF|CLK    ff           0.000             1.184             211        (85,255)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[3]~FF|CLK         
Path End      : lcd_vs~FF|D                         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.104 (arrival time - required time)
Delay         : 0.102                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.358

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             211        (0,159) 
clk_pixel                      net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:80, Y:93
u_lcd_driver/vcnt[3]~FF|CLK    ff           0.000             1.184             211        (80,252)

Data Path
          name             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================
u_lcd_driver/vcnt[3]~FF|Q     ff          0.072             0.072              5         (80,252)
u_lcd_driver/vcnt[3]          net         0.068             0.140              5         (80,252)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__37015|in[0]              lut         0.034             0.174              5         (80,249)
LUT__37015|out                lut         0.000             0.174              2         (80,249)
lcd_vs~FF|D                   ff          0.000             0.174              2         (80,249)

Capture Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000               0        (0,159) 
clk_pixel        inpad        0.070             0.070             211        (0,159) 
clk_pixel        net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:80, Y:90
lcd_vs~FF|CLK    ff           0.000             1.184             211        (80,249)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                                       
Capture Clock : clk_pixel (RISE)                                                                       
Slack         : 0.109 (arrival time - required time)                                                   
Delay         : 0.107                                                                                  

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:38, Y:100
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK    ff           0.000             1.184             211        (38,59)

Data Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|Q    ff           0.072             0.072              2         (38,59)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]         net          0.073             0.145              2         (38,59)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i2|I0          adder        0.034             0.179              2         (38,59)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i2|O           adder        0.000             0.179              8         (38,59)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|D    ff           0.000             0.179              8         (38,59)

Capture Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:38, Y:100
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK    ff           0.000             1.184             211        (38,59)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|CLK
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                                       
Capture Clock : clk_pixel (RISE)                                                                       
Slack         : 0.109 (arrival time - required time)                                                   
Delay         : 0.107                                                                                  

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:38, Y:101
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|CLK    ff           0.000             1.184             211        (38,58)

Data Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|Q    ff           0.072             0.072              2         (38,58)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]         net          0.073             0.145              2         (38,58)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i1|I0          adder        0.034             0.179              2         (38,58)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i1|O           adder        0.000             0.179              8         (38,58)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|D    ff           0.000             0.179              8         (38,58)

Capture Clock Path
                                         name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================
clk_pixel                                                                                  inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                  inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                  net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:38, Y:101
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF|CLK    ff           0.000             1.184             211        (38,58)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|CLK
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF|D                                                                                  
Launch Clock  : clk_pixel (RISE)                                                                                                                                      
Capture Clock : clk_pixel (RISE)                                                                                                                                      
Slack         : 0.109 (arrival time - required time)                                                                                                                  
Delay         : 0.107                                                                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                                         name                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================
clk_pixel                                                                                                                                                 inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                                                                 inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                                                                 net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:108
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|CLK    ff           0.000             1.184             211        (80,51)

Data Path
                                                                        name                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|Q     ff          0.072             0.072              2         (80,51)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]          net         0.107             0.179              2         (80,51)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF|D                                                                                     ff          0.000             0.179              2         (80,52)

Capture Clock Path
                                 name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================
clk_pixel                                                                 inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                 inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                 net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:107
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF|CLK    ff           0.000             1.184             211        (80,52)

---------- Path Details for Min Critical Paths (end) ---------------

