

================================================================
== Vitis HLS Report for 'bit_reverse'
================================================================
* Date:           Fri Jun 30 11:19:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |     2048|     2048|         3|          2|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln20 = store i11 0, i11 %i" [fft_baseline/fft.cpp:20]   --->   Operation 9 'store' 'store_ln20' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body" [fft_baseline/fft.cpp:20]   --->   Operation 10 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [fft_baseline/fft.cpp:20]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%icmp_ln20 = icmp_eq  i11 %i_1, i11 1024" [fft_baseline/fft.cpp:20]   --->   Operation 13 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.96ns)   --->   "%add_ln20 = add i11 %i_1, i11 1" [fft_baseline/fft.cpp:20]   --->   Operation 15 'add' 'add_ln20' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.body.split, void %for.end" [fft_baseline/fft.cpp:20]   --->   Operation 16 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_cast42 = zext i11 %i_1" [fft_baseline/fft.cpp:20]   --->   Operation 17 'zext' 'i_cast42' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [fft_baseline/fft.cpp:20]   --->   Operation 18 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln8_8 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %i_1, i32 9, i32 0" [fft_baseline/fft.cpp:8]   --->   Operation 19 'partselect' 'or_ln8_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i10 %or_ln8_8" [fft_baseline/fft.cpp:22]   --->   Operation 20 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i10 %or_ln8_8" [fft_baseline/fft.cpp:22]   --->   Operation 21 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln22 = icmp_ugt  i11 %i_1, i11 %zext_ln22_1" [fft_baseline/fft.cpp:22]   --->   Operation 22 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %if.then, void %for.inc" [fft_baseline/fft.cpp:22]   --->   Operation 23 'br' 'br_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %i_cast42" [fft_baseline/fft.cpp:24]   --->   Operation 24 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:24]   --->   Operation 25 'load' 'X_R_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%X_R_addr_11 = getelementptr i32 %X_R, i64 0, i64 %zext_ln22" [fft_baseline/fft.cpp:25]   --->   Operation 26 'getelementptr' 'X_R_addr_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%X_R_load_11 = load i10 %X_R_addr_11" [fft_baseline/fft.cpp:25]   --->   Operation 27 'load' 'X_R_load_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %i_cast42" [fft_baseline/fft.cpp:29]   --->   Operation 28 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:29]   --->   Operation 29 'load' 'X_I_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%X_I_addr_11 = getelementptr i32 %X_I, i64 0, i64 %zext_ln22" [fft_baseline/fft.cpp:30]   --->   Operation 30 'getelementptr' 'X_I_addr_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%X_I_load_11 = load i10 %X_I_addr_11" [fft_baseline/fft.cpp:30]   --->   Operation 31 'load' 'X_I_load_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln20 = store i11 %add_ln20, i11 %i" [fft_baseline/fft.cpp:20]   --->   Operation 32 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body" [fft_baseline/fft.cpp:20]   --->   Operation 33 'br' 'br_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [fft_baseline/fft.cpp:34]   --->   Operation 51 'ret' 'ret_ln34' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:24]   --->   Operation 34 'load' 'X_R_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/2] (1.29ns)   --->   "%X_R_load_11 = load i10 %X_R_addr_11" [fft_baseline/fft.cpp:25]   --->   Operation 35 'load' 'X_R_load_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %X_R_load_11" [fft_baseline/fft.cpp:25]   --->   Operation 36 'bitcast' 'bitcast_ln25' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%OUT_R_addr = getelementptr i32 %OUT_R, i64 0, i64 %i_cast42" [fft_baseline/fft.cpp:25]   --->   Operation 37 'getelementptr' 'OUT_R_addr' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %bitcast_ln25, i10 %OUT_R_addr" [fft_baseline/fft.cpp:25]   --->   Operation 38 'store' 'store_ln25' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:29]   --->   Operation 39 'load' 'X_I_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 40 [1/2] (1.29ns)   --->   "%X_I_load_11 = load i10 %X_I_addr_11" [fft_baseline/fft.cpp:30]   --->   Operation 40 'load' 'X_I_load_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %X_I_load_11" [fft_baseline/fft.cpp:30]   --->   Operation 41 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%OUT_I_addr = getelementptr i32 %OUT_I, i64 0, i64 %i_cast42" [fft_baseline/fft.cpp:30]   --->   Operation 42 'getelementptr' 'OUT_I_addr' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %OUT_I_addr" [fft_baseline/fft.cpp:30]   --->   Operation 43 'store' 'store_ln30' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%temp = bitcast i32 %X_R_load" [fft_baseline/fft.cpp:24]   --->   Operation 44 'bitcast' 'temp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%OUT_R_addr_2 = getelementptr i32 %OUT_R, i64 0, i64 %zext_ln22" [fft_baseline/fft.cpp:26]   --->   Operation 45 'getelementptr' 'OUT_R_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln26 = store i32 %temp, i10 %OUT_R_addr_2" [fft_baseline/fft.cpp:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = (!icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%temp_1 = bitcast i32 %X_I_load" [fft_baseline/fft.cpp:29]   --->   Operation 47 'bitcast' 'temp_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%OUT_I_addr_2 = getelementptr i32 %OUT_I, i64 0, i64 %zext_ln22" [fft_baseline/fft.cpp:31]   --->   Operation 48 'getelementptr' 'OUT_I_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln31 = store i32 %temp_1, i10 %OUT_I_addr_2" [fft_baseline/fft.cpp:31]   --->   Operation 49 'store' 'store_ln31' <Predicate = (!icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [fft_baseline/fft.cpp:32]   --->   Operation 50 'br' 'br_ln32' <Predicate = (!icmp_ln22)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.42ns
The critical path consists of the following:
	'alloca' operation ('input') [5]  (0 ns)
	'load' operation ('i', fft_baseline/fft.cpp:20) on local variable 'input' [11]  (0 ns)
	'add' operation ('add_ln20', fft_baseline/fft.cpp:20) [15]  (0.965 ns)
	'store' operation ('store_ln20', fft_baseline/fft.cpp:20) of variable 'add_ln20', fft_baseline/fft.cpp:20 on local variable 'input' [48]  (0.46 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'load' operation ('X_R_load_11', fft_baseline/fft.cpp:25) on array 'X_R' [30]  (1.3 ns)
	'store' operation ('store_ln25', fft_baseline/fft.cpp:25) of variable 'bitcast_ln25', fft_baseline/fft.cpp:25 on array 'OUT_R' [33]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln26', fft_baseline/fft.cpp:26) of variable 'temp', fft_baseline/fft.cpp:24 on array 'OUT_R' [35]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
