[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-12T20:13:57+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1io0igh/dietpi_released_a_new_version_910/\"> <img src=\"https://external-preview.redd.it/3KzluYubduubO60AeEVUkIpc6hXYJZ7BRKtpy93leQ0.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=2541e4209158a24e22bdbf9c474e6f8299033821\" alt=\"DietPi released a new version 9.10\" title=\"DietPi released a new version 9.10\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>DietPi is a lightweight Debian based Linux distribution for SBCs and server systems, with the option to install desktop environments, too. It ships as minimal image but allows to install complete and ready-to-use software stacks with a set of console based shell dialogs and scripts. </p> <p>The source code is hosted on GitHub: <a href=\"https://github.com/MichaIng/DietPi\">https://github.com/MichaIng/DietPi</a><br/> The main website can be found at: <a href=\"https://dietpi.com/\">https://dietpi.com/</a><br/> Wikipedia: <a href=\"https://de.wikipedia.org/wiki/DietPi\">http",
        "id": 2101470,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1io0igh/dietpi_released_a_new_version_910",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/3KzluYubduubO60AeEVUkIpc6hXYJZ7BRKtpy93leQ0.jpg?width=640&crop=smart&auto=webp&s=2541e4209158a24e22bdbf9c474e6f8299033821",
        "title": "DietPi released a new version 9.10",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-12T18:32:47+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello everyone. I was designing a rv32IM core in verilog but i just cant understand how pipelining can be implemented. I get the basic idea. But i cant understand how to handle race conditions or various hazards as everything happens at once. For example; decoding is combinatorial but register write is sequentially work. The pipeline register between is also sequential. This is confusing me. Cant idealize my design. Everything is mixing in my head. I lost the track of things in Logisim which i use for simulation. </p> <p>I looked at Udemy, YouTube and couldnt find any reasonable resource on 5 stage pipeline. </p> <p>Please help me with a relevant sources i can study. Thank you!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Odd_Garbage_2857\"> /u/Odd_Garbage_2857 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1iny04h/please_help_me_with_a_5_stage_pipeline/\">[link]</a></span> &#32; <span><a hre",
        "id": 2099807,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1iny04h/please_help_me_with_a_5_stage_pipeline",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Please help me with a 5 stage Pipeline",
        "vote": 0
    }
]