#-----------------------------------------------------------
# Webtalk v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Apr 28 19:48:53 2018
# Process ID: 12976
# Current directory: f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.sim/sim_1/behav
# Command line: wbtcv.exe -mode batch -source f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.sim/sim_1/behav/xsim.dir/tb_gtx3g_test_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.sim/sim_1/behav/webtalk.log
# Journal file: f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.sim/sim_1/behav\webtalk.jou
#-----------------------------------------------------------
source f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.sim/sim_1/behav/xsim.dir/tb_gtx3g_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.sim/sim_1/behav/xsim.dir/tb_gtx3g_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 28 19:49:02 2018. For additional details about this file, please refer to the WebTalk help file at G:/Xilinx/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 61.145 ; gain = 0.137
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 28 19:49:02 2018...
