use enum_try_from::impl_enum_try_from;
use std::io::Read;

// Very nice!
impl_enum_try_from!(
    #[repr(u16)]
    #[derive(PartialEq, Eq, Debug)]
    enum Opcode {
        ADD = 0b0001,
        AND = 0b0101,
        BR = 0b0000,
        JMP = 0b1100,
        JSR = 0b0100,
        LD = 0b0010,
        LDI = 0b1010,
        LDR = 0b0110,
        LEA = 0b1110,
        NOT = 0b1001,
        RTI = 0b1000,
        ST = 0b0011,
        STI = 0b1011,
        STR = 0b0111,
        TRAP = 0b1111,
        INVALID = 0b1101,
    },
    u16,
    (),
    ()
);

// Sign extend
fn sext(value: u16, bit: u16) -> u16 {
    if (value >> (bit - 1)) & 1 == 1 {
        value | (0xFFFF << bit)
    } else {
        value
    }
}

pub struct Emulator {
    memory: [u16; 0x10000],
    registers: [u16; 8],
    pc: usize,
    psr: u16,
}

impl Emulator {
    pub fn new(start_addr: u16, memory: [u16; 0x10000]) -> Emulator {
        Emulator {
            memory,
            registers: [0; 8],
            pc: start_addr as usize,
            psr: 0,
        }
    }

    fn read_mem(&self, addr: usize) -> u16 {
        self.memory.get(addr).copied().unwrap_or(0)
    }

    fn set_mem(&mut self, addr: usize, value: u16) {
        if let Some(cell) = self.memory.get_mut(addr) {
            *cell = value;
        }
    }

    fn read_reg(&self, reg: u16) -> u16 {
        self.registers.get(reg as usize).copied().unwrap_or(0)
    }

    fn set_reg(&mut self, reg: u16, value: u16) {
        if let Some(cell) = self.registers.get_mut(reg as usize) {
            *cell = value;
        }
    }

    pub fn run(&mut self) {
        loop {
            let instr = self.memory[self.pc];

            let bits = format!("{:016b}", instr);
            let bits = bits
                .as_bytes()
                .iter()
                .map(|&b| b - b'0')
                .collect::<Vec<_>>();

            let opcode = instr >> 12;
            let op = Opcode::try_from(opcode).expect("Invalid opcode!");

            let a = (instr >> 9) & 0b111;
            let b = (instr >> 6) & 0b111;

            self.pc += 1;

            println!(
                "PC: {:#x}, Instr: {:#x}, Opcode: {:?}, A: {}, B: {}",
                self.pc, instr, op, a, b
            );

            match op {
                Opcode::ADD => {
                    let value = if bits[5] == 0 {
                        let sr2 = instr & 0b111;
                        self.read_reg(b).wrapping_add(self.read_reg(sr2))
                    } else {
                        let imm5 = sext(instr, 5);
                        self.read_reg(b).wrapping_add(imm5)
                    };
                    println!("ADD: {}, {}", self.read_reg(b), value);
                    self.set_reg(a, value);
                    self.setcc(value);
                }
                Opcode::AND => {
                    let value = if bits[5] == 0 {
                        let sr2 = instr & 0b111;
                        self.read_reg(b) & self.read_reg(sr2)
                    } else {
                        let imm5 = sext(instr, 5);
                        self.read_reg(b) & imm5
                    };
                    self.set_reg(a, value);
                    self.setcc(value);
                }
                Opcode::BR => {
                    let n = bits[11] == 1;
                    let z = bits[10] == 1;
                    let p = bits[9] == 1;

                    let N = (self.psr >> 2) & 1 == 1;
                    let Z = (self.psr >> 1) & 1 == 1;
                    let P = self.psr & 1 == 1;

                    let pc_offset = sext(instr & 0b111111111, 9);
                    if (n && N) || (z && Z) || (p && P) {
                        self.pc = (self.pc as i16 + pc_offset as i16) as usize;
                    }
                }
                // RET also
                Opcode::JMP => {
                    self.pc = self.read_reg(b) as usize;
                }
                // JSRR also
                Opcode::JSR => {
                    self.set_reg(7, self.pc as u16);
                    if bits[11] == 0 {
                        self.pc = self.read_reg(b) as usize;
                    } else {
                        let pc_offset = sext(instr & 0b111111111111, 11);
                        self.pc = (self.pc as i16 + pc_offset as i16) as usize;
                    }
                }
                Opcode::LD => {
                    let pc_offset = sext(instr & 0b111111111, 9);
                    let value = self.read_mem((self.pc as u16 + pc_offset) as usize);
                    self.set_reg(a, value);
                    self.setcc(value);
                }
                Opcode::LDI => {
                    let pc_offset = sext(instr & 0b111111111, 9);
                    let value = self
                        .read_mem(self.read_mem((self.pc as u16 + pc_offset) as usize) as usize);
                    self.set_reg(a, value);
                    self.setcc(value);
                }
                Opcode::LDR => {
                    let offset = sext(instr & 0b111111, 6);
                    let value = self.read_mem((self.read_reg(b) + offset) as usize);
                    self.set_reg(a, value);
                    self.setcc(value);
                }
                Opcode::LEA => {
                    let pc_offset = sext(instr & 0b111111111, 9);
                    let value = self.pc as u16 + pc_offset;
                    self.set_reg(a, value);
                    self.setcc(value);
                }
                Opcode::NOT => {
                    let value = !self.read_reg(b);
                    self.set_reg(a, value);
                    self.setcc(value);
                }
                Opcode::RTI => {
                    panic!("RTI not implemented ðŸ˜‚");
                }
                Opcode::ST => {
                    let pc_offset = sext(instr & 0b111111111, 9);
                    println!(
                        "ST: {}, {}",
                        (self.pc as u16 + pc_offset) as usize,
                        self.read_reg(a)
                    );
                    self.set_mem((self.pc as u16 + pc_offset) as usize, self.read_reg(a));
                }
                Opcode::STI => {
                    let pc_offset = sext(instr & 0b111111111, 9);
                    self.set_mem(
                        self.read_mem((self.pc as u16 + pc_offset) as usize) as usize,
                        self.read_reg(a),
                    );
                }
                Opcode::STR => {
                    let offset = sext(instr & 0b111111, 6);
                    self.set_mem((self.read_reg(b) + offset) as usize, self.read_reg(a));
                }
                Opcode::TRAP => {
                    self.trap(instr & 0b11111111);
                }
                _ => {}
            }
        }
    }

    fn trap(&mut self, vector: u16) {
        self.set_reg(7, self.pc as u16);

        println!("TRAP: {:#x}", vector);
        match vector {
            // GETC
            0x20 => {
                let c = std::io::stdin()
                    .bytes()
                    .next()
                    .and_then(|result| result.ok())
                    .map(|byte| byte as u16)
                    .unwrap_or(0);

                self.set_reg(0, c);
            }
            // OUT
            0x21 => {
                let c = self.read_reg(0) as u8 as char;
                print!("{}", c);
            }
            // PUTS
            0x22 => {
                let mut addr = self.read_reg(0) as usize;
                loop {
                    let c = self.read_mem(addr);
                    if c == 0 {
                        break;
                    }
                    print!("{}", c as u8 as char);
                    addr += 1;
                }
            }
            // IN
            0x23 => {
                print!("\nEnter a character: ");
                let c = std::io::stdin()
                    .bytes()
                    .next()
                    .and_then(|result| result.ok())
                    .map(|byte| byte as u16)
                    .unwrap_or(0);

                self.set_reg(0, c);
            }
            // PUTSP
            0x24 => {
                let mut addr = self.read_reg(0) as usize;
                loop {
                    let c = self.read_mem(addr);
                    let c1 = c & 0xFF;
                    let c2 = c >> 8;

                    if c1 != 0 {
                        print!("{}", c1 as u8 as char);
                    }
                    if c2 != 0 {
                        print!("{}", c2 as u8 as char);
                    }
                    if c1 == 0 && c2 == 0 {
                        break;
                    }

                    addr += 1;
                }
            }
            // HALT
            0x25 => {
                println!("\nHALT");
                std::process::exit(0);
            }
            _ => {}
        }
    }

    fn setcc(&mut self, value: u16) {
        let n = (value >> 15) == 1;
        let z = value == 0;
        let p = (value >> 15) == 0;

        let mut psr = self.psr;
        psr &= 0b1111111111111000; // Clear the condition codes
        psr |= (n as u16) << 2; // Bit 2 is N
        psr |= (z as u16) << 1; // Bit 1 is Z
        psr |= p as u16; // Bit 0 is P

        self.psr = psr;
    }
}
