Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 21 18:15:10 2020
| Host         : LAPTOP-MNNJTF3D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           15 |
| Yes          | No                    | No                     |              49 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             393 |          100 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|          Clock Signal         |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_65mhz_mod/inst/clk_65mhz | xvga_mod/hreset                         | xvga_mod/vcount_out0                    |                1 |              1 |
| ~ps2_clk_IBUF_BUFG            | input_handler_mod/kh/datacur[7]         |                                         |                1 |              1 |
| ~ps2_clk_IBUF_BUFG            | input_handler_mod/kh/datacur[5]_i_1_n_0 |                                         |                1 |              1 |
| ~ps2_clk_IBUF_BUFG            | input_handler_mod/kh/datacur[0]_i_1_n_0 |                                         |                1 |              1 |
| ~ps2_clk_IBUF_BUFG            | input_handler_mod/kh/datacur[1]_i_1_n_0 |                                         |                1 |              1 |
| ~ps2_clk_IBUF_BUFG            | input_handler_mod/kh/datacur[2]_i_1_n_0 |                                         |                1 |              1 |
| ~ps2_clk_IBUF_BUFG            | input_handler_mod/kh/datacur[3]_i_1_n_0 |                                         |                1 |              1 |
| ~ps2_clk_IBUF_BUFG            | input_handler_mod/kh/datacur[4]_i_1_n_0 |                                         |                1 |              1 |
| ~ps2_clk_IBUF_BUFG            | input_handler_mod/kh/datacur[6]_i_1_n_0 |                                         |                1 |              1 |
| ~ps2_clk_IBUF_BUFG            | input_handler_mod/kh/counter[3]_i_2_n_0 | input_handler_mod/kh/counter[3]_i_1_n_0 |                1 |              4 |
|  clk_100mhz_IBUF_BUFG         | seven_seg_mod/segment_state             | btnc_IBUF                               |                2 |              8 |
|  clk_65mhz_mod/inst/clk_65mhz | xvga_mod/hreset                         |                                         |                3 |              9 |
|  clk_65mhz_mod/inst/clk_65mhz |                                         | xvga_mod/hreset                         |                4 |             11 |
|  clk_65mhz_mod/inst/clk_65mhz |                                         |                                         |                8 |             14 |
|  clk_100mhz_IBUF_BUFG         |                                         |                                         |                3 |             16 |
| ~ps2_clk_IBUF_BUFG            | input_handler_mod/kh/dataprev           |                                         |                8 |             32 |
|  clk_100mhz_IBUF_BUFG         |                                         | btnc_IBUF                               |               11 |             40 |
|  clk_100mhz_IBUF_BUFG         | oc4/toneC/sample_counter_reg[0]         | btnc_IBUF                               |               96 |            380 |
+-------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+


