#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Thu Oct  3 10:57:56 2024
# Process ID: 50852
# Current directory: C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30472 C:\Projects\ERN24004\Projects\PYNQ\02_SPI\spi\spi.xpr
# Log file: C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :12927 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi/spi.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi/spi.srcs/sources_1/bd/design_1/design_1.bd}
close_project
create_project ad1 C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1 -part xc7z007sclg400-1
set_property board_part digilentinc.com:cora-z7-07s:part0:1.1 [current_project]
set_property  ip_repo_paths  C:/Projects/ERN24004/digilent/vivado-library-master [current_project]
update_ip_catalog
create_bd_design "ad1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodAD1:1.0 PmodAD1_0
apply_board_connection -board_interface "ja" -ip_intf "PmodAD1_0/Pmod_out" -diagram "ad1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodAD1_0/AXI_LITE_SAMPLE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PmodAD1_0/AXI_LITE_SAMPLE]
regenerate_bd_layout -routing
regenerate_bd_layout
file mkdir C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/constrs_1
file mkdir C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/constrs_1/new
close [ open C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/constrs_1/new/coraz7.xdc w ]
add_files -fileset constrs_1 C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/constrs_1/new/coraz7.xdc
make_wrapper -files [get_files C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/sources_1/bd/ad1/ad1.bd] -top
add_files -norecurse c:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/hdl/ad1_wrapper.v
write_bd_tcl -force C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/impl_1/ad1_wrapper.bit C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.bit
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
