// Seed: 965198029
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always cover (id_5.id_5) id_4 = id_2;
  wire id_7, id_8, id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2.id_4 = 1;
  assign id_3 = "";
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_2,
      id_4,
      id_2
  );
  wire id_5, id_6;
  wire id_7;
  generate
    final id_1 = 1;
    wire id_8;
    if (1) logic [7:0] id_9 = id_9[1];
    wire id_10 = 1;
  endgenerate
  supply1 id_11 = 1;
endmodule
