main
{
	WIRE w01;
	WIRE w02[5];
	PORT IN single;
	PORT OUT duble[16];
}