//File?shift_counter.v

`timescale 1ns/1ns

module shift_counter(count,clk,reset);
  input clk,reset;
  output reg [7:0] count;
  
  reg dir = 1;
  
  always @(posedge clk) begin
    if (reset) count <= 8'd1;
    else begin
      if (count[7] == 1 || count[0] == 1 ) dir <= ~dir;
      if (dir) count <= count << 1;
      else count <= count >> 1;
    end
  end
  
endmodule
      
