0.7
2020.1
May 27 2020
20:09:33
C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/ip/design_1_ID_selector_0_0/sim/design_1_ID_selector_0_0.vhd,1714780666,vhdl,,,,design_1_id_selector_0_0,,,,,,,,
C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/ip/design_1_ram_reader_0_0/ip/levels/sim/levels.v,1714780667,verilog,,,,levels,,,,,,,,
C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/ip/design_1_ram_reader_0_0/sim/design_1_ram_reader_0_0.vhd,1714780667,vhdl,,,,design_1_ram_reader_0_0,,,,,,,,
C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/ipshared/6bb4/new/ram_reader.vhd,1714780667,vhdl,,,,ram_reader,,,,,,,,
C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/ipshared/f258/ID_selector.vhd,1714780666,vhdl,,,,id_selector,,,,,,,,
C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/sim/design_1.vhd,1714780666,vhdl,,,,design_1,,,,,,,,
C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1714780666,vhdl,,,,design_1_wrapper,,,,,,,,
