#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x5566e5eb2990 .scope module, "testbench" "testbench" 2 34;
 .timescale 0 0;
v0x5566e5edf710_0 .var "clk", 0 0;
v0x5566e5edf800_0 .net "q", 7 0, L_0x5566e5edff00;  1 drivers
v0x5566e5edf8c0_0 .var "reset", 0 0;
S_0x5566e5eb1ac0 .scope module, "rcc" "ripple_carry_counter" 2 39, 2 19 0, S_0x5566e5eb2990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5566e5edf450_0 .net "clk", 0 0, v0x5566e5edf710_0;  1 drivers
v0x5566e5edf520_0 .net "q", 7 0, L_0x5566e5edff00;  alias, 1 drivers
v0x5566e5edf5e0_0 .net "reset", 0 0, v0x5566e5edf8c0_0;  1 drivers
L_0x5566e5edf990 .part L_0x5566e5edff00, 0, 1;
L_0x5566e5edfab0 .part L_0x5566e5edff00, 1, 1;
L_0x5566e5edfb50 .part L_0x5566e5edff00, 2, 1;
L_0x5566e5edfc20 .part L_0x5566e5edff00, 3, 1;
L_0x5566e5edfd20 .part L_0x5566e5edff00, 4, 1;
L_0x5566e5edfdf0 .part L_0x5566e5edff00, 5, 1;
LS_0x5566e5edff00_0_0 .concat8 [ 1 1 1 1], v0x5566e5eb4350_0, v0x5566e5eb16e0_0, v0x5566e5edd830_0, v0x5566e5eddd80_0;
LS_0x5566e5edff00_0_4 .concat8 [ 1 1 1 1], v0x5566e5ede2d0_0, v0x5566e5ede780_0, v0x5566e5edecf0_0, v0x5566e5edf260_0;
L_0x5566e5edff00 .concat8 [ 4 4 0 0], LS_0x5566e5edff00_0_0, LS_0x5566e5edff00_0_4;
L_0x5566e5ee00f0 .part L_0x5566e5edff00, 6, 1;
S_0x5566e5eb7380 .scope module, "tff0" "tff" 2 23, 2 1 0, S_0x5566e5eb1ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5566e5eb5220_0 .net "clk", 0 0, v0x5566e5edf710_0;  alias, 1 drivers
v0x5566e5eb4350_0 .var "q", 0 0;
v0x5566e5eb3480_0 .net "reset", 0 0, v0x5566e5edf8c0_0;  alias, 1 drivers
E_0x5566e5ec3a50/0 .event negedge, v0x5566e5eb5220_0;
E_0x5566e5ec3a50/1 .event posedge, v0x5566e5eb3480_0;
E_0x5566e5ec3a50 .event/or E_0x5566e5ec3a50/0, E_0x5566e5ec3a50/1;
S_0x5566e5edd210 .scope module, "tff1" "tff" 2 24, 2 1 0, S_0x5566e5eb1ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5566e5eb25b0_0 .net "clk", 0 0, L_0x5566e5edf990;  1 drivers
v0x5566e5eb16e0_0 .var "q", 0 0;
v0x5566e5eb0b90_0 .net "reset", 0 0, v0x5566e5edf8c0_0;  alias, 1 drivers
E_0x5566e5ec1000/0 .event negedge, v0x5566e5eb25b0_0;
E_0x5566e5ec1000/1 .event posedge, v0x5566e5eb3480_0;
E_0x5566e5ec1000 .event/or E_0x5566e5ec1000/0, E_0x5566e5ec1000/1;
S_0x5566e5edd510 .scope module, "tff2" "tff" 2 25, 2 1 0, S_0x5566e5eb1ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5566e5edd750_0 .net "clk", 0 0, L_0x5566e5edfab0;  1 drivers
v0x5566e5edd830_0 .var "q", 0 0;
v0x5566e5edd8f0_0 .net "reset", 0 0, v0x5566e5edf8c0_0;  alias, 1 drivers
E_0x5566e5ec0ec0/0 .event negedge, v0x5566e5edd750_0;
E_0x5566e5ec0ec0/1 .event posedge, v0x5566e5eb3480_0;
E_0x5566e5ec0ec0 .event/or E_0x5566e5ec0ec0/0, E_0x5566e5ec0ec0/1;
S_0x5566e5edda40 .scope module, "tff3" "tff" 2 26, 2 1 0, S_0x5566e5eb1ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5566e5eddca0_0 .net "clk", 0 0, L_0x5566e5edfb50;  1 drivers
v0x5566e5eddd80_0 .var "q", 0 0;
v0x5566e5edde40_0 .net "reset", 0 0, v0x5566e5edf8c0_0;  alias, 1 drivers
E_0x5566e5ec1110/0 .event negedge, v0x5566e5eddca0_0;
E_0x5566e5ec1110/1 .event posedge, v0x5566e5eb3480_0;
E_0x5566e5ec1110 .event/or E_0x5566e5ec1110/0, E_0x5566e5ec1110/1;
S_0x5566e5eddf40 .scope module, "tff4" "tff" 2 27, 2 1 0, S_0x5566e5eb1ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5566e5ede1f0_0 .net "clk", 0 0, L_0x5566e5edfc20;  1 drivers
v0x5566e5ede2d0_0 .var "q", 0 0;
v0x5566e5ede390_0 .net "reset", 0 0, v0x5566e5edf8c0_0;  alias, 1 drivers
E_0x5566e5eb7c10/0 .event negedge, v0x5566e5ede1f0_0;
E_0x5566e5eb7c10/1 .event posedge, v0x5566e5eb3480_0;
E_0x5566e5eb7c10 .event/or E_0x5566e5eb7c10/0, E_0x5566e5eb7c10/1;
S_0x5566e5ede490 .scope module, "tff5" "tff" 2 28, 2 1 0, S_0x5566e5eb1ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5566e5ede6a0_0 .net "clk", 0 0, L_0x5566e5edfd20;  1 drivers
v0x5566e5ede780_0 .var "q", 0 0;
v0x5566e5ede840_0 .net "reset", 0 0, v0x5566e5edf8c0_0;  alias, 1 drivers
E_0x5566e5eb7ff0/0 .event negedge, v0x5566e5ede6a0_0;
E_0x5566e5eb7ff0/1 .event posedge, v0x5566e5eb3480_0;
E_0x5566e5eb7ff0 .event/or E_0x5566e5eb7ff0/0, E_0x5566e5eb7ff0/1;
S_0x5566e5ede970 .scope module, "tff6" "tff" 2 29, 2 1 0, S_0x5566e5eb1ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5566e5edec10_0 .net "clk", 0 0, L_0x5566e5edfdf0;  1 drivers
v0x5566e5edecf0_0 .var "q", 0 0;
v0x5566e5ededb0_0 .net "reset", 0 0, v0x5566e5edf8c0_0;  alias, 1 drivers
E_0x5566e5edeb90/0 .event negedge, v0x5566e5edec10_0;
E_0x5566e5edeb90/1 .event posedge, v0x5566e5eb3480_0;
E_0x5566e5edeb90 .event/or E_0x5566e5edeb90/0, E_0x5566e5edeb90/1;
S_0x5566e5edeee0 .scope module, "tff7" "tff" 2 30, 2 1 0, S_0x5566e5eb1ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5566e5edf180_0 .net "clk", 0 0, L_0x5566e5ee00f0;  1 drivers
v0x5566e5edf260_0 .var "q", 0 0;
v0x5566e5edf320_0 .net "reset", 0 0, v0x5566e5edf8c0_0;  alias, 1 drivers
E_0x5566e5edf100/0 .event negedge, v0x5566e5edf180_0;
E_0x5566e5edf100/1 .event posedge, v0x5566e5eb3480_0;
E_0x5566e5edf100 .event/or E_0x5566e5edf100/0, E_0x5566e5edf100/1;
    .scope S_0x5566e5eb7380;
T_0 ;
    %wait E_0x5566e5ec3a50;
    %load/vec4 v0x5566e5eb3480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566e5eb4350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5566e5eb4350_0;
    %inv;
    %assign/vec4 v0x5566e5eb4350_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5566e5edd210;
T_1 ;
    %wait E_0x5566e5ec1000;
    %load/vec4 v0x5566e5eb0b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566e5eb16e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5566e5eb16e0_0;
    %inv;
    %assign/vec4 v0x5566e5eb16e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5566e5edd510;
T_2 ;
    %wait E_0x5566e5ec0ec0;
    %load/vec4 v0x5566e5edd8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566e5edd830_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5566e5edd830_0;
    %inv;
    %assign/vec4 v0x5566e5edd830_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5566e5edda40;
T_3 ;
    %wait E_0x5566e5ec1110;
    %load/vec4 v0x5566e5edde40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566e5eddd80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5566e5eddd80_0;
    %inv;
    %assign/vec4 v0x5566e5eddd80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5566e5eddf40;
T_4 ;
    %wait E_0x5566e5eb7c10;
    %load/vec4 v0x5566e5ede390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566e5ede2d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5566e5ede2d0_0;
    %inv;
    %assign/vec4 v0x5566e5ede2d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5566e5ede490;
T_5 ;
    %wait E_0x5566e5eb7ff0;
    %load/vec4 v0x5566e5ede840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566e5ede780_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5566e5ede780_0;
    %inv;
    %assign/vec4 v0x5566e5ede780_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5566e5ede970;
T_6 ;
    %wait E_0x5566e5edeb90;
    %load/vec4 v0x5566e5ededb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566e5edecf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5566e5edecf0_0;
    %inv;
    %assign/vec4 v0x5566e5edecf0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5566e5edeee0;
T_7 ;
    %wait E_0x5566e5edf100;
    %load/vec4 v0x5566e5edf320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566e5edf260_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5566e5edf260_0;
    %inv;
    %assign/vec4 v0x5566e5edf260_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5566e5eb2990;
T_8 ;
    %vpi_call/w 2 43 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5566e5eb2990 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5566e5edf710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5566e5edf8c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5566e5edf8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5566e5edf8c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5566e5edf8c0_0, 0, 1;
    %delay 500, 0;
    %vpi_call/w 2 54 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5566e5eb2990;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x5566e5edf710_0;
    %inv;
    %store/vec4 v0x5566e5edf710_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/home/khachik/Desktop/verilog/Verilog_home_work/Homework_1/ripple_carry_counter.v";
