// Seed: 3690096442
module module_0 (
    input wor id_0,
    input supply1 id_1
    , id_12,
    input tri0 id_2,
    input tri id_3,
    output uwire id_4,
    input wor id_5,
    input uwire id_6,
    output tri1 id_7,
    output wire id_8,
    output supply1 id_9,
    output wor id_10
);
  id_13(
      .id_0(id_1), .id_1(1 || id_10 + 1)
  );
  always disable id_14;
  wire id_15;
  final id_8 = id_3 & 1;
  wire id_16, id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wire void id_2,
    output wor id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7,
    output tri id_8
    , id_10 = 1'b0
);
  xor primCall (id_7, id_0, id_6, id_5, id_10, id_4, id_2);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1,
      id_8,
      id_5,
      id_6,
      id_8,
      id_7,
      id_8,
      id_7
  );
  assign modCall_1.type_0 = 0;
endmodule
