// Seed: 4106218178
module module_0 ();
  always @(posedge 1) id_1 = 1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    input supply0 id_3,
    output wand id_4
);
  id_6 :
  assert property (@(negedge id_1) 1 - id_2)
  else $display(1 + 1, 1);
  module_0();
endmodule
module module_2 (
    input  tri1  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    output tri   id_4,
    input  tri   id_5,
    output uwire id_6
);
  wire id_8;
  module_0();
  wire id_9;
endmodule
