$date
	Sun Apr 27 22:34:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # t $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#5
1#
1"
#10
0"
#15
1"
