{
    "code": "```verilog\nmodule TopModule (\n    input  wire [2:0] a, // 3-bit input with bit[0] as LSB\n    output reg  [15:0] q // 16-bit output, unsigned\n);\n\nalways @(*) begin\n    case (a)\n        3'b000: q = 16'h1232;\n        3'b001: q = 16'haee0;\n        3'b010: q = 16'h27d4;\n        3'b011: q = 16'h5a0e;\n        3'b100: q = 16'h2066;\n        3'b101: q = 16'h64ce;\n        3'b110: q = 16'hc526;\n        3'b111: q = 16'h2f19;\n        default: q = 16'h0000; // Default case for safety, though all inputs are covered\n    endcase\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}