,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/olofk/serv.git,2018-10-31 07:15:00+00:00,SERV - The SErial RISC-V CPU,169,olofk/serv,155514739,Verilog,serv,12848,1234,2024-04-09 08:19:41+00:00,"['verilog', 'fpga', 'asic', 'risc-v']",https://api.github.com/licenses/isc
1,https://github.com/lastweek/fpga_readings.git,2018-11-06 18:03:47+00:00,Recipe for FPGA cooking,57,lastweek/fpga_readings,156425967,Verilog,fpga_readings,54279,267,2024-04-11 16:28:27+00:00,"['verilog', 'fpga', 'hls', 'rtl', 'xilinx', 'vivado-hls']",https://api.github.com/licenses/apache-2.0
2,https://github.com/efabless/raven-picorv32.git,2018-10-25 01:06:23+00:00,Silicon-validated SoC implementation of the PicoSoc/PicoRV32,62,efabless/raven-picorv32,154589900,Verilog,raven-picorv32,3680,250,2024-04-02 07:23:55+00:00,[],
3,https://github.com/geohot/twitchcore.git,2018-11-08 05:05:01+00:00,It's a core. Made on Twitch.,27,geohot/twitchcore,156652856,Verilog,twitchcore,170,240,2024-04-10 12:06:36+00:00,[],None
4,https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial.git,2018-10-31 13:46:33+00:00,"Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit.",31,zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial,155564755,Verilog,Basic-SIMD-Processor-Verilog-Tutorial,1579,100,2024-04-03 07:26:15+00:00,"['simd', 'processor', 'verilog', 'processor-design', 'verilog-project', 'multiplier', 'adder', 'instruction-set-architecture', 'cadence-virtuoso', 'cpu', 'alu']",https://api.github.com/licenses/gpl-3.0
5,https://github.com/risclite/ARM9-compatible-soft-CPU-core.git,2018-10-14 12:39:18+00:00,"This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines.",31,risclite/ARM9-compatible-soft-CPU-core,152972347,Verilog,ARM9-compatible-soft-CPU-core,105850,64,2024-04-03 14:06:35+00:00,"['cpu', '32-bit', 'verilog', 'armv4']",https://api.github.com/licenses/apache-2.0
6,https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018.git,2018-10-16 13:11:24+00:00,,16,SpinalHDL/VexRiscvSoftcoreContest2018,153287529,Verilog,VexRiscvSoftcoreContest2018,3422,63,2023-12-23 13:54:05+00:00,[],https://api.github.com/licenses/apache-2.0
7,https://github.com/micro-FPGA/engine-V.git,2018-10-19 11:55:20+00:00,SoftCPU/SoC engine-V,7,micro-FPGA/engine-V,153775588,Verilog,engine-V,15333,52,2024-04-09 07:48:21+00:00,"['risc-v', 'fpga', 'fpga-soc', 'riscvcontest']",https://api.github.com/licenses/apache-2.0
8,https://github.com/lawrie/tiny_usb_examples.git,2018-11-06 08:26:59+00:00,Using the TinyFPGA BX USB code in user designs,7,lawrie/tiny_usb_examples,156350768,Verilog,tiny_usb_examples,84,46,2023-11-19 07:56:31+00:00,[],None
9,https://github.com/jotego/jt49.git,2018-11-10 09:28:16+00:00,Verilog clone of YM2149,13,jotego/jt49,156966470,Verilog,jt49,2673,41,2024-04-10 14:13:56+00:00,[],https://api.github.com/licenses/gpl-3.0
10,https://github.com/kbob/icebreaker-candy.git,2018-11-07 11:59:19+00:00,Eye candy from an iCEBreaker FPGA and a 64×64 LED panel,4,kbob/icebreaker-candy,156539908,Verilog,icebreaker-candy,3290,40,2024-03-15 01:57:44+00:00,[],https://api.github.com/licenses/gpl-3.0
11,https://github.com/RickyTino/MangoMIPS32.git,2018-10-17 07:18:40+00:00,A softcore microprocessor of MIPS32 architecture.,10,RickyTino/MangoMIPS32,153412736,Verilog,MangoMIPS32,423,39,2023-11-30 18:28:19+00:00,[],None
12,https://github.com/vladostan/comparchitecture.git,2018-10-26 08:48:11+00:00,Verilog and MIPS simple programs,0,vladostan/comparchitecture,154804826,Verilog,comparchitecture,234,37,2023-06-19 07:27:43+00:00,[],None
13,https://github.com/piotr-go/Lichee-Tang.git,2018-11-04 09:51:39+00:00,Lichee Tang FPGA board examples,6,piotr-go/Lichee-Tang,156068349,Verilog,Lichee-Tang,536,32,2024-01-10 18:06:52+00:00,[],None
14,https://github.com/sehugg/fpga-examples.git,2018-10-14 15:08:01+00:00,FPGA examples for 8bitworkshop.com,7,sehugg/fpga-examples,152986713,Verilog,fpga-examples,30,27,2024-03-10 01:27:10+00:00,[],https://api.github.com/licenses/cc0-1.0
15,https://github.com/matt-alencar/fpga-uart-tx-rx.git,2018-10-18 04:39:40+00:00,Basic UART TX/RX module for FPGA,7,matt-alencar/fpga-uart-tx-rx,153564416,Verilog,fpga-uart-tx-rx,56,26,2024-04-02 14:53:38+00:00,"['fpga', 'verilog', 'soft-core', 'hdl', 'uart', 'uart-protocol', 'uart-interface']",https://api.github.com/licenses/mit
16,https://github.com/1801BM1/k1801.git,2018-10-25 07:15:33+00:00,1801 series ULA reverse engineering,8,1801BM1/k1801,154626592,Verilog,k1801,23880,25,2024-03-19 17:55:32+00:00,"['1801', 'verilog', 'reverse', 'engineering', 'ula']",
17,https://github.com/funannoka/SoC-Design-DDR3-Controller.git,2018-11-06 12:52:45+00:00,DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog,14,funannoka/SoC-Design-DDR3-Controller,156383354,Verilog,SoC-Design-DDR3-Controller,32451,25,2024-04-05 07:43:58+00:00,[],None
18,https://github.com/ikotler/pinky8bitcpu.git,2018-10-13 21:49:47+00:00,Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3,2,ikotler/pinky8bitcpu,152917342,Verilog,pinky8bitcpu,13,20,2023-11-04 18:34:53+00:00,"['cpu', 'verilog', 'assembler']",https://api.github.com/licenses/bsd-3-clause
19,https://github.com/coreylammie/TCAS-STDP.git,2018-10-24 05:56:45+00:00,IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures,7,coreylammie/TCAS-STDP,154446712,Verilog,TCAS-STDP,22,20,2024-03-04 14:08:36+00:00,[],https://api.github.com/licenses/gpl-3.0
20,https://github.com/nckubugman/NetFPGA-SUME-High-Frequency-Trading-Machine.git,2018-10-18 16:11:26+00:00,Use NetFPGA SUME to implement HFT Machine based on TWSE Stock Server,6,nckubugman/NetFPGA-SUME-High-Frequency-Trading-Machine,153652242,Verilog,NetFPGA-SUME-High-Frequency-Trading-Machine,1069,19,2024-03-21 03:09:57+00:00,[],None
21,https://github.com/pwmarcz/fpga-tutorial.git,2018-11-10 17:37:05+00:00,FPGA tutorial,9,pwmarcz/fpga-tutorial,157005262,Verilog,fpga-tutorial,5561,19,2024-03-22 14:30:12+00:00,"['fpga', 'verilog', 'tutorial', 'icestorm']",https://api.github.com/licenses/mit
22,https://github.com/KurohaneNioko/MIPS-Architecture-CPU-design.git,2018-11-09 17:32:40+00:00,BUAA SCSE - Computer Organization - Pipeline CPU design,4,KurohaneNioko/MIPS-Architecture-CPU-design,156895980,Verilog,MIPS-Architecture-CPU-design,20706,15,2023-08-26 01:45:58+00:00,[],None
23,https://github.com/freemso/cpu-verilog.git,2018-11-07 11:48:52+00:00,Digital Component Design course project.,1,freemso/cpu-verilog,156538673,Verilog,cpu-verilog,1106,14,2024-04-09 17:19:03+00:00,[],None
24,https://github.com/djzenma/RV32IC-CPU.git,2018-10-18 09:27:26+00:00,Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.,2,djzenma/RV32IC-CPU,153598329,Verilog,RV32IC-CPU,3348,13,2024-03-22 05:26:32+00:00,"['cpu', 'risc-v', 'riscv32', 'risc', 'verilog', 'rv32i', 'rv32imc', 'riscv32im', 'risc-processor', 'riscv-simulator', 'verilog-hdl', 'verilog-code', 'verilog-snippets', 'hdl', 'pipeline-processor', 'pipeline-cpu']",None
25,https://github.com/q3k/ulx3s-foss-blinky.git,2018-11-10 19:50:09+00:00,A template project for the ULX3S ECP5 FPGA board using only Open Source Software,0,q3k/ulx3s-foss-blinky,157015910,Verilog,ulx3s-foss-blinky,491,13,2022-08-02 02:04:27+00:00,[],None
26,https://github.com/JeremyV2014/VerilogSHA256Miner.git,2018-10-16 04:20:02+00:00,Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.,2,JeremyV2014/VerilogSHA256Miner,153221935,Verilog,VerilogSHA256Miner,2142,13,2024-03-31 08:51:43+00:00,[],None
27,https://github.com/alinxalinx/AX4010.git,2018-10-30 00:52:09+00:00,,7,alinxalinx/AX4010,155301950,Verilog,AX4010,203885,13,2023-12-20 07:22:57+00:00,[],None
28,https://github.com/Icenowy/ice-risc.git,2018-10-25 01:25:16+00:00,RISC CPU by Icenowy,0,Icenowy/ice-risc,154591626,Verilog,ice-risc,100259,12,2023-03-30 11:30:57+00:00,[],
29,https://github.com/redchenjs/neopixel_led_controller_max10.git,2018-10-30 01:54:42+00:00,NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器,2,redchenjs/neopixel_led_controller_max10,155308290,Verilog,neopixel_led_controller_max10,1426,12,2024-03-16 06:56:47+00:00,"['fpga', 'max10', 'ws2812', 'ws281x', 'spi', 'led-matrix', 'led-cube', 'apa106', 'led', 'controller', 'neopixel', 'addressable-leds', 'led-panel', 'sk6812', 'adafruit-neopixel', 'ws2812b', 'led-strip']",None
30,https://github.com/kole-huang/picorv32_soc.git,2018-10-16 02:59:14+00:00,"picorv32_soc, simulation env, FPGA, boot code, RTOS",3,kole-huang/picorv32_soc,153213837,Verilog,picorv32_soc,251,12,2024-03-26 18:43:10+00:00,[],None
31,https://github.com/lawrie/tiny_ram_soc.git,2018-10-22 10:54:47+00:00,"Picorv32 SoC that uses only BRAM, not flash memory",3,lawrie/tiny_ram_soc,154128030,Verilog,tiny_ram_soc,714,12,2023-11-12 12:51:47+00:00,[],None
32,https://github.com/nxthuan512/FPGA-based-JPEG-codec-accelerator.git,2018-11-12 05:32:31+00:00,High-performance FPGA-based JPEG codec accelerator,2,nxthuan512/FPGA-based-JPEG-codec-accelerator,157161259,Verilog,FPGA-based-JPEG-codec-accelerator,2297,11,2023-12-12 11:20:40+00:00,[],None
33,https://github.com/cccbook/co.git,2018-11-09 00:53:26+00:00,計算機結構 -- 從 nand2tetris 入門,21,cccbook/co,156789137,Verilog,co,41026,11,2023-01-23 05:07:17+00:00,[],None
34,https://github.com/addisonElliott/SCIC.git,2018-11-01 02:38:30+00:00,Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.,1,addisonElliott/SCIC,155651743,Verilog,SCIC,3691,11,2024-03-15 14:06:23+00:00,"['icarus-verilog', 'cpu', 'cadence', 'synthesis', 'tcl', 'rtl', 'digital', 'simulation', 'gate', 'asic', 'verilog']",None
35,https://github.com/albaEDA/Nirah.git,2018-11-13 02:15:01+00:00,"Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems.",1,albaEDA/Nirah,157306551,Verilog,Nirah,172,11,2022-01-11 05:50:14+00:00,"['verilator', 'python', 'swig', 'verilog', 'system-verilog', 'verification']",None
36,https://github.com/powerplayer9/Voice-Based-Motor-Control.git,2018-10-25 12:40:28+00:00,A verilog HDL based project to control a servomotor with voice commands from an android phone.,2,powerplayer9/Voice-Based-Motor-Control,154668575,Verilog,Voice-Based-Motor-Control,560,10,2024-03-04 14:02:07+00:00,"['verilog-project', 'verilog-hdl', 'servo-motor', 'quartus', 'de10-nano', 'bluetooth', 'terasic-rfs', 'motor-controller', 'voice-commands']",None
37,https://github.com/daveshah1/ulx3s.git,2018-10-19 21:17:13+00:00,,1,daveshah1/ulx3s,153842824,Verilog,ulx3s,359,10,2023-12-30 09:51:16+00:00,[],None
38,https://github.com/bmartini/cnn-coprocessor.git,2018-10-21 00:25:51+00:00,Convolutional Neural Networks Coprocessor,3,bmartini/cnn-coprocessor,153960117,Verilog,cnn-coprocessor,226,10,2024-01-17 03:09:45+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/Digilent/Nexys-A7-100T-Keyboard.git,2018-11-01 23:04:50+00:00,,10,Digilent/Nexys-A7-100T-Keyboard,155786437,Verilog,Nexys-A7-100T-Keyboard,11,8,2024-02-25 22:01:10+00:00,[],None
40,https://github.com/kura197/riscv-fpga.git,2018-11-08 03:20:27+00:00,RISCV implementation on FPGA,3,kura197/riscv-fpga,156644145,Verilog,riscv-fpga,188,8,2024-03-09 16:09:47+00:00,[],None
41,https://github.com/OpenVGS/OPSG.git,2018-10-22 22:06:15+00:00,A verilog implementation of different variants of the PSG/SN76489 sound generator,2,OpenVGS/OPSG,154223629,Verilog,OPSG,31,8,2023-11-14 11:24:18+00:00,[],https://api.github.com/licenses/gpl-3.0
42,https://github.com/leepoly/chisel-pobu-cache.git,2018-11-06 05:58:33+00:00,,0,leepoly/chisel-pobu-cache,156333403,Verilog,chisel-pobu-cache,726,7,2023-11-03 01:04:50+00:00,"['microarchitecture', 'chisel3', 'computer-architecture', 'cpu-model']",None
43,https://github.com/pwmarcz/fpga-tools.git,2018-10-28 11:36:38+00:00,FPGA shared code for my projects,4,pwmarcz/fpga-tools,155064391,Verilog,fpga-tools,7185,7,2022-11-18 07:35:50+00:00,"['icestick', 'fpga', 'verilog', 'tinyfpga-bx']",https://api.github.com/licenses/mit
44,https://github.com/lawrie/atari_tia_soc.git,2018-11-07 19:41:57+00:00,TinyFPGA BX RAM PicoSoc emulating Atari 2600 TIA,4,lawrie/atari_tia_soc,156599150,Verilog,atari_tia_soc,98,6,2022-10-29 09:23:38+00:00,[],None
45,https://github.com/Maneesh3/Morse_Code_Encoder_Basys3.git,2018-11-11 14:06:22+00:00,"Morse Code Encoder on Basys 3 [Artix-7, part: xc7a35tcpg236-1]",2,Maneesh3/Morse_Code_Encoder_Basys3,157085540,Verilog,Morse_Code_Encoder_Basys3,1643,6,2023-02-13 05:33:04+00:00,"['basys3', 'morse']",https://api.github.com/licenses/mit
46,https://github.com/IdlessChaye/magicalcubeImageProcess.git,2018-10-20 03:34:56+00:00,FPGA project based on Xilinx FPGA EGO1 xc7a35tcsg324,2,IdlessChaye/magicalcubeImageProcess,153866423,Verilog,magicalcubeImageProcess,13746,6,2023-12-07 14:44:09+00:00,[],https://api.github.com/licenses/gpl-2.0
47,https://github.com/BOSUKE/fpga_x_cryptocurrency.git,2018-10-14 13:46:16+00:00,同人誌 「FPGA×仮想通貨」関連ソースコード ,1,BOSUKE/fpga_x_cryptocurrency,152978451,Verilog,fpga_x_cryptocurrency,1332,6,2023-12-05 11:32:09+00:00,[],None
48,https://github.com/nanamake/avr_cpu.git,2018-10-25 01:09:31+00:00,AVR CPU Core Implementation in Verilog HDL.,1,nanamake/avr_cpu,154590168,Verilog,avr_cpu,244,5,2024-01-04 02:09:54+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/technocrat13/32bit-MAC-Unit.git,2018-10-21 20:01:19+00:00,"32 bit Vedic Multiplier, using the Urdhava Triyagbhayam Sutra Criss Cross method, coded in Verilog",6,technocrat13/32bit-MAC-Unit,154047208,Verilog,32bit-MAC-Unit,815,5,2024-01-19 13:56:48+00:00,[],https://api.github.com/licenses/apache-2.0
50,https://github.com/jiin995/ASE.git,2018-10-18 17:19:11+00:00,,1,jiin995/ASE,153660675,Verilog,ASE,65491,5,2023-06-30 12:57:19+00:00,[],None
51,https://github.com/eanchlia/256_point_FFT.git,2018-11-01 00:31:45+00:00,256 Point FFT with adders 4 two input butterfly operators,1,eanchlia/256_point_FFT,155640326,Verilog,256_point_FFT,76,5,2024-01-11 08:34:27+00:00,[],None
52,https://github.com/Digilent/Nexys-A7-100T-XADC.git,2018-11-01 23:04:53+00:00,,1,Digilent/Nexys-A7-100T-XADC,155786444,Verilog,Nexys-A7-100T-XADC,16,5,2023-11-02 07:31:53+00:00,[],None
53,https://github.com/GT-CHIPS/Interface-Protocol.git,2018-11-01 12:46:41+00:00,Simple Interface Protocol RTL implementation,2,GT-CHIPS/Interface-Protocol,155713836,Verilog,Interface-Protocol,138,5,2023-03-27 03:21:14+00:00,[],https://api.github.com/licenses/mit
54,https://github.com/arx-research/cryptech.git,2018-10-22 19:14:37+00:00,Collection of CrypTech repos to making cloning easier.,6,arx-research/cryptech,154201499,Verilog,cryptech,26243,5,2023-09-10 02:59:36+00:00,[],None
55,https://github.com/jgobi/fewcore.git,2018-10-20 23:33:46+00:00,FEWcore é um core RISC-V que segue as especificações RV32E com algumas leves modificações. Este projeto é o trabalho prático da disciplina Organizações de Computadores 2 no semestre 2018/2 da UFMG.,1,jgobi/fewcore,153957568,Verilog,fewcore,2327,5,2019-04-08 12:11:29+00:00,"['cpu', 'risc-v', 'riscv', 'rv32e', 'ufmg', 'verilog']",None
56,https://github.com/StukaNya/EmbeddedProjects.git,2018-11-13 18:13:53+00:00,Image processing projects on Verilog lang (on FPGA),0,StukaNya/EmbeddedProjects,157425088,Verilog,EmbeddedProjects,91,4,2023-06-01 14:39:05+00:00,[],None
57,https://github.com/nwputian/Multicycle-CPU-of-MIPS-by-Verilog.git,2018-10-23 16:05:18+00:00,A simple multicycle CPU of MIPS written in verilog. Project of computer archetecture lesson.,0,nwputian/Multicycle-CPU-of-MIPS-by-Verilog,154358161,Verilog,Multicycle-CPU-of-MIPS-by-Verilog,539,4,2023-12-28 17:51:36+00:00,[],None
58,https://github.com/fluffyfreak/tf328.git,2018-10-19 09:04:30+00:00,The TF328 CD32 Ram + IDE Board,6,fluffyfreak/tf328,153755802,Verilog,tf328,991,4,2024-03-01 11:58:40+00:00,[],https://api.github.com/licenses/gpl-2.0
59,https://github.com/LJSthu/SingleCycleCPU.git,2018-11-01 12:12:41+00:00,32 bit Single Cycle CPU——Tsinghua computer principle homework,0,LJSthu/SingleCycleCPU,155709825,Verilog,SingleCycleCPU,1828,4,2020-10-26 02:33:30+00:00,['cpu'],None
60,https://github.com/Sitiritis/SnakeGame_FPGA.git,2018-10-26 14:46:41+00:00,A snake game implemented in Verilog to run on FPGA,2,Sitiritis/SnakeGame_FPGA,154849798,Verilog,SnakeGame_FPGA,34731,4,2023-12-30 05:37:28+00:00,[],None
61,https://github.com/brabect1/zr-soc.git,2018-11-07 19:55:56+00:00,RISC-V SoC featuring zero-riscy core.,1,brabect1/zr-soc,156600739,Verilog,zr-soc,1672,4,2023-12-17 13:06:58+00:00,"['risc-v', 'soc']",https://api.github.com/licenses/apache-2.0
62,https://github.com/kokjo/yarv.git,2018-11-05 12:29:17+00:00,Yet another RISCV.,0,kokjo/yarv,156214539,Verilog,yarv,97,4,2020-04-30 05:00:22+00:00,"['riscv32', 'ice40', 'ice40hx8k', 'ice40up5k', 'fpga', 'tinyfpga-bx']",None
63,https://github.com/login256/Computer-Organization-Project.git,2018-11-10 09:13:28+00:00,Computer Organization Project,0,login256/Computer-Organization-Project,156965362,Verilog,Computer-Organization-Project,42821,3,2023-01-30 10:51:51+00:00,[],None
64,https://github.com/GabrielTofvesson/FreeCPU.git,2018-10-11 23:08:09+00:00,A CPU described in HDL for the Cyclone IV EP4CE6E22C8N,2,GabrielTofvesson/FreeCPU,152666281,Verilog,FreeCPU,55,3,2018-12-14 10:28:24+00:00,[],https://api.github.com/licenses/gpl-3.0
65,https://github.com/frederickjboyd/ece253.git,2018-10-18 16:03:22+00:00,Digital and Computer Systems (Fall 2018),1,frederickjboyd/ece253,153651240,Verilog,ece253,736,3,2021-10-26 21:44:04+00:00,[],None
66,https://github.com/GaryLMS/cordic.git,2018-10-15 04:57:34+00:00,cordic simulation and verilog implementation,0,GaryLMS/cordic,153055282,Verilog,cordic,4,3,2023-12-27 10:34:29+00:00,[],None
67,https://github.com/kokjo/microcoded_riscv.git,2018-11-10 13:15:35+00:00,Very slow implementation of riscv. Made for the lulz.,0,kokjo/microcoded_riscv,156982692,Verilog,microcoded_riscv,13,3,2020-04-30 04:48:06+00:00,[],None
68,https://github.com/parthvshah/verilog-stack.git,2018-11-14 04:24:55+00:00,Implementation of a stack using Verilog hardware definitions.,1,parthvshah/verilog-stack,157490365,Verilog,verilog-stack,190,3,2020-06-22 10:38:33+00:00,"['verilog', 'stack']",https://api.github.com/licenses/mit
69,https://github.com/krantikiran68/KGP-RISC.git,2018-11-11 05:11:13+00:00,A single cycle RISC processor developed using Verilog to be run on spartan3 FPGA.,0,krantikiran68/KGP-RISC,157049472,Verilog,KGP-RISC,454,3,2021-11-04 05:34:34+00:00,[],https://api.github.com/licenses/mit
70,https://github.com/yurerocha/FPGAAudioEqualizer.git,2018-10-24 03:06:01+00:00,,0,yurerocha/FPGAAudioEqualizer,154430733,Verilog,FPGAAudioEqualizer,158,3,2024-03-26 10:30:48+00:00,[],None
71,https://github.com/mattvenn/icebreaker-pll.git,2018-10-15 17:56:22+00:00,,0,mattvenn/icebreaker-pll,153158100,Verilog,icebreaker-pll,1,3,2023-08-08 01:40:29+00:00,[],None
72,https://github.com/mass584/lattice-env.git,2018-10-24 12:51:18+00:00,,0,mass584/lattice-env,154500552,Verilog,lattice-env,14,3,2019-11-02 16:54:02+00:00,[],None
73,https://github.com/Emrys-Hong/SUTD-16-bit-alu.git,2018-10-30 06:50:04+00:00,"A 16 bit adder using lucid language programming on FPGA, can achieve alu functions and auto testing",2,Emrys-Hong/SUTD-16-bit-alu,155338046,Verilog,SUTD-16-bit-alu,13660,3,2021-03-21 16:38:37+00:00,[],None
74,https://github.com/k1rill-fedoseev/calculator.git,2018-10-16 12:22:27+00:00,CA project,0,k1rill-fedoseev/calculator,153280877,Verilog,calculator,51,3,2024-01-07 15:36:23+00:00,[],None
75,https://github.com/rsarwar87/altera-soc-rootfs.git,2018-10-20 19:55:37+00:00,Condensation of scripts to build ubuntu distribution for Altera SoC,2,rsarwar87/altera-soc-rootfs,153943043,Verilog,altera-soc-rootfs,1606786,3,2023-03-14 05:06:08+00:00,[],None
76,https://github.com/tocache/STEP-Lattice-MachXO2-FPGA.git,2018-10-21 02:25:09+00:00,"A repository of my Lattice MachXO2 FPGA, using a STEP MaxhXO2 development board v2.2",1,tocache/STEP-Lattice-MachXO2-FPGA,153966328,Verilog,STEP-Lattice-MachXO2-FPGA,11920,3,2022-04-16 21:36:57+00:00,"['fpga', 'lattice', 'vhdl', 'electronics', 'design', 'embedded', 'digital', 'engineering', 'engineer']",https://api.github.com/licenses/gpl-3.0
77,https://github.com/CasperN/syst01ic.git,2018-11-02 23:50:09+00:00,Systolic array matrix multiply,2,CasperN/syst01ic,155933088,Verilog,syst01ic,6,3,2023-08-03 09:51:42+00:00,[],None
78,https://github.com/deekshithkrishnegowda/EE287-256-Input-radix2-FFT.git,2018-10-13 07:44:27+00:00,EE287 Final project,0,deekshithkrishnegowda/EE287-256-Input-radix2-FFT,152848112,Verilog,EE287-256-Input-radix2-FFT,11190,2,2022-02-18 02:22:34+00:00,[],None
79,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_VCU118_SGMII.git,2018-11-12 07:48:47+00:00,,0,BeeBeansTechnologies/SiTCP_Sample_Code_for_VCU118_SGMII,157175483,Verilog,SiTCP_Sample_Code_for_VCU118_SGMII,922,2,2023-08-26 08:41:12+00:00,[],
80,https://github.com/Jamboii/verilog-assignments.git,2018-11-08 22:07:04+00:00,Source code for various Verilog-based projects and assignments ,0,Jamboii/verilog-assignments,156775232,Verilog,verilog-assignments,1309,2,2022-05-23 04:17:26+00:00,"['verilog', 'alu', 'adder', 'combinational-logic']",https://api.github.com/licenses/mit
81,https://github.com/guozhen-dev/CTF.git,2018-11-12 22:39:24+00:00,Capture The Flag,0,guozhen-dev/CTF,157287159,Verilog,CTF,6,2,2023-11-19 22:32:03+00:00,[],https://api.github.com/licenses/mit
82,https://github.com/CNLHC/DigiC2018.git,2018-11-08 14:56:41+00:00,<2018-数字电路设计>-HDL课程设计,0,CNLHC/DigiC2018,156723071,Verilog,DigiC2018,11642,2,2022-12-09 04:09:26+00:00,[],None
83,https://github.com/kdsuneraavinash/nanoprocessor.git,2018-11-09 13:44:39+00:00,Nanoprocessor Project for 17-S2-CS2052 Computer Architecture,0,kdsuneraavinash/nanoprocessor,156867693,Verilog,nanoprocessor,3211,2,2023-01-28 19:07:47+00:00,[],None
84,https://github.com/ArthurYZY/YCY_CPU.git,2018-10-14 13:29:39+00:00,the homework of Computer Organization course,0,ArthurYZY/YCY_CPU,152976819,Verilog,YCY_CPU,11,2,2018-11-01 15:30:00+00:00,[],None
85,https://github.com/athulp01/mips-16bit.git,2018-10-18 16:21:21+00:00,Implementation of a single cycle 16-bit MIPS architecture in Verilog ,0,athulp01/mips-16bit,153653574,Verilog,mips-16bit,1368,2,2024-01-04 19:55:38+00:00,[],None
86,https://github.com/streetdogg/mips-cpu.git,2018-11-01 03:27:26+00:00,"Verilog implementation of a subset of MIPS 32 Bit Processor Instructions, ISA design, Assembler Design and Compiler design",1,streetdogg/mips-cpu,155656868,Verilog,mips-cpu,101,2,2024-02-27 03:54:28+00:00,"['processor-design', 'processor-architecture', 'embedded-systems']",https://api.github.com/licenses/mit
87,https://github.com/ahlee-shawn/Computer-Organization-2018-spring-NCTU.git,2018-10-18 11:07:08+00:00,The homework of the course lectured by 李毅郎 in 2018 spring in NCTU.,0,ahlee-shawn/Computer-Organization-2018-spring-NCTU,153610446,Verilog,Computer-Organization-2018-spring-NCTU,3661,2,2024-03-04 19:13:28+00:00,[],None
88,https://github.com/chiraggarg1/image_processing_filters_using_fpga.git,2018-10-13 11:22:59+00:00,,0,chiraggarg1/image_processing_filters_using_fpga,152864975,Verilog,image_processing_filters_using_fpga,10,2,2020-02-23 12:45:36+00:00,[],None
89,https://github.com/Silverster98/single_cycle.git,2018-11-07 13:36:09+00:00,mips32 单周期 个别指令简单实现,0,Silverster98/single_cycle,156551516,Verilog,single_cycle,253,2,2023-05-26 04:38:56+00:00,[],None
90,https://github.com/Lahari-5139/MIPS_Non-Pipelining.git,2018-11-12 16:06:10+00:00,comp arch project,1,Lahari-5139/MIPS_Non-Pipelining,157239993,Verilog,MIPS_Non-Pipelining,119,2,2019-01-10 16:25:22+00:00,[],None
91,https://github.com/akhilwadhwa22/4-and-8-Point-FFT-using-Verilog.git,2018-10-27 02:38:17+00:00,Implemented the butterfly diagram of 4-point and 8-point DIT (Discrete in Time) Fast Fourier Transform (FFT) using Verilog,0,akhilwadhwa22/4-and-8-Point-FFT-using-Verilog,154917198,Verilog,4-and-8-Point-FFT-using-Verilog,90,2,2024-04-04 04:52:43+00:00,[],None
92,https://github.com/jeff916121/CVSD.git,2018-10-21 04:19:34+00:00,,0,jeff916121/CVSD,153972841,Verilog,CVSD,47788,2,2023-08-17 11:49:55+00:00,[],None
93,https://github.com/CarlRaymond/DE0-Nano.git,2018-10-28 18:50:08+00:00,Experiments with Terasic DE0-Nano development board for Altera / Intel Cyclone IV FPGA,0,CarlRaymond/DE0-Nano,155104197,Verilog,DE0-Nano,70,2,2020-09-21 12:57:29+00:00,[],None
94,https://github.com/AliAbyaneh/Full-duplex-configurable-UART.git,2018-11-08 14:46:13+00:00,"Full duplex configurable UART for transmitting noisy voice from PC to FPGA and filtering voice using FIR filter on Altera DE2 board,",0,AliAbyaneh/Full-duplex-configurable-UART,156721532,Verilog,Full-duplex-configurable-UART,736,2,2024-01-12 13:10:57+00:00,[],https://api.github.com/licenses/gpl-3.0
95,https://github.com/conangit/fpga_integration.git,2018-10-28 14:39:56+00:00,基于黑金AX309,2,conangit/fpga_integration,155081084,Verilog,fpga_integration,55327,2,2023-12-08 04:14:45+00:00,[],None
96,https://github.com/gxbzig/MIPS.git,2018-10-24 07:24:05+00:00,,0,gxbzig/MIPS,154457039,Verilog,MIPS,414,2,2021-07-23 18:52:10+00:00,[],None
97,https://github.com/eanchlia/MIPS-.git,2018-11-01 00:11:18+00:00,MIPS Proccessor with Hazard Control and Foward Chaining,0,eanchlia/MIPS-,155638904,Verilog,MIPS-,873,2,2021-07-27 02:31:40+00:00,[],None
98,https://github.com/QingmuDeng/MIPS_FPU.git,2018-11-06 15:52:10+00:00,A MIPS single cycle CPU that supports IEEE-754 floating point addition and subtraction.,0,QingmuDeng/MIPS_FPU,156408272,Verilog,MIPS_FPU,2877,2,2023-08-22 06:16:51+00:00,[],None
99,https://github.com/RathoreDevansh08/Garbage_Management_MiniProject.git,2018-10-31 09:51:17+00:00,Mini project (Digital design Lab (Semester 3)),0,RathoreDevansh08/Garbage_Management_MiniProject,155534310,Verilog,Garbage_Management_MiniProject,492,2,2022-12-03 06:44:37+00:00,"['verilog', 'dijkstra']",None
100,https://github.com/tylerGoulding/HEVC-subpixel-interpolation.git,2018-10-23 17:04:57+00:00,,2,tylerGoulding/HEVC-subpixel-interpolation,154366352,Verilog,HEVC-subpixel-interpolation,3876,2,2019-05-12 18:06:48+00:00,[],None
101,https://github.com/shamim-hussain/fpga_fft_spectrum_analyzer.git,2018-10-29 08:00:01+00:00,This project implements the fft algorithm on the Spartan 3E FPGA (Papillio One Platform) which in turn is used as a spectrum analyzer with some added hardware (e.g. ADC).,3,shamim-hussain/fpga_fft_spectrum_analyzer,155173391,Verilog,fpga_fft_spectrum_analyzer,662,2,2024-02-10 12:36:19+00:00,"['fft', 'fpga', 'papilio-board', 'spectrum-analyser', 'verilog', 'spartan-3e-family']",None
102,https://github.com/gorold/mojo-full-adder.git,2018-11-08 06:00:36+00:00,Code for Mojo FPGA board in Lucid HDL. Full Adder unit with automated and manual testing circuit. Done for ISTD 50.002 Computation Structures.,0,gorold/mojo-full-adder,156657560,Verilog,mojo-full-adder,494,2,2022-07-10 13:46:03+00:00,[],None
103,https://github.com/eanchlia/Floating_Point_IEEE_574.git,2018-11-01 00:16:10+00:00,5-state IEEE single precision (SP) floating point (FP) adder (Unpipelined and Pipelined),0,eanchlia/Floating_Point_IEEE_574,155639225,Verilog,Floating_Point_IEEE_574,362,2,2021-07-27 02:31:44+00:00,[],None
104,https://github.com/AWoLnik/ALUDemo.git,2018-11-05 17:04:38+00:00,"Demonstration of a Verilog ALU and supporting modules, taken from another project. The AXI and FIFO modules allow the ALU to run as custom logic on an Amazon EC2 F1 instance.",0,AWoLnik/ALUDemo,156253052,Verilog,ALUDemo,71,2,2019-06-17 01:58:11+00:00,[],None
105,https://github.com/lpc0503/verilog.git,2018-11-12 05:16:46+00:00,,1,lpc0503/verilog,157160016,Verilog,verilog,26,2,2020-10-09 03:39:03+00:00,[],None
106,https://github.com/Causodes/Electrical-Engineering-M16-Computer-Science-M51A---UCLA.git,2018-10-19 04:01:44+00:00,"These are my solutions to the homework, assignments, and projects from the Spring 2018 EE M16 Digital Design course.",0,Causodes/Electrical-Engineering-M16-Computer-Science-M51A---UCLA,153724672,Verilog,Electrical-Engineering-M16-Computer-Science-M51A---UCLA,11274,2,2023-11-02 07:03:14+00:00,[],None
107,https://github.com/bottos-project/HardwareAcceleration.git,2018-11-10 11:18:37+00:00,Accelerate sign algorithm through FGPA,3,bottos-project/HardwareAcceleration,156973945,Verilog,HardwareAcceleration,18504,2,2020-06-20 02:46:02+00:00,[],None
108,https://github.com/Mahdi89/Pregel-Go.git,2018-11-04 13:57:05+00:00,A Pregel API in Go for graph processing,0,Mahdi89/Pregel-Go,156087637,Verilog,Pregel-Go,453,2,2023-03-30 15:36:30+00:00,"['pagerank', 'pregel', 'graph-algorithms', 'golang', 'fpga', 'scalability']",https://api.github.com/licenses/gpl-3.0
109,https://github.com/sumit-2020/FPGA.git,2018-11-01 06:12:30+00:00,Verilog implementation of a simple CLB based FPGA inspired from Xilinx XC2018,0,sumit-2020/FPGA,155669861,Verilog,FPGA,34,2,2019-08-13 01:38:09+00:00,[],None
110,https://github.com/Joon-June/ECE241_Project.git,2018-11-09 21:31:24+00:00,,0,Joon-June/ECE241_Project,156920239,Verilog,ECE241_Project,226710,2,2021-08-11 04:25:56+00:00,[],None
111,https://github.com/efeslab/optimus-opae-sdk.git,2018-11-11 00:01:48+00:00,"Forked from OPAE/opae-sdk, modified to serve guest virtual machine in Optimus FPGA Hypervisor",0,efeslab/optimus-opae-sdk,157032637,Verilog,optimus-opae-sdk,4951,2,2021-07-09 06:44:44+00:00,[],
112,https://github.com/powlib/proj_buscross.git,2018-10-26 23:50:53+00:00,A Vivado 2017.4 project that consists of a build to test the powlib crossbar on the Nexys DDR 4 board.,0,powlib/proj_buscross,154906171,Verilog,proj_buscross,5421,2,2020-07-10 16:07:40+00:00,[],None
113,https://github.com/mczero80/tf530.git,2018-10-11 12:46:09+00:00,tf530,12,mczero80/tf530,152590460,Verilog,tf530,8536,2,2022-03-05 23:54:14+00:00,[],https://api.github.com/licenses/gpl-2.0
114,https://github.com/abhineet99/Puzzle-Gadget-FPGA.git,2018-11-12 19:22:33+00:00,"The idea is two implement windows game, puzzle gadget on FPGA using Vivado as design suite.",0,abhineet99/Puzzle-Gadget-FPGA,157264232,Verilog,Puzzle-Gadget-FPGA,3311,2,2019-03-08 17:36:14+00:00,[],None
115,https://github.com/nxthuan512/FPGA-based-face-detection-system.git,2018-11-12 05:50:26+00:00,Face detection system implemented in a Stratix II FPGA,1,nxthuan512/FPGA-based-face-detection-system,157162889,Verilog,FPGA-based-face-detection-system,2920,2,2021-06-15 06:54:30+00:00,[],None
116,https://github.com/JinBean/16bitALU.git,2018-10-30 13:04:41+00:00,Building a 16 bit Arithmetic Logic Unit using the Mojo v3 FPGA and Lucid,1,JinBean/16bitALU,155386670,Verilog,16bitALU,43,2,2021-03-21 16:38:53+00:00,"['mojo', 'lucid', 'arithmetic-logic-unit', 'fpga']",None
117,https://github.com/Anselmo95/DLX.git,2018-10-14 17:05:33+00:00,Building a functional model of the DLX processor with VHDL,0,Anselmo95/DLX,152998100,Verilog,DLX,38497,1,2021-04-05 23:06:55+00:00,[],None
118,https://github.com/jakeh12/subleq-verilog.git,2018-10-18 04:30:31+00:00,,0,jakeh12/subleq-verilog,153563792,Verilog,subleq-verilog,2,1,2020-07-01 22:17:21+00:00,[],None
119,https://github.com/junjihashimoto/blockchain-hs.git,2018-10-24 00:07:36+00:00,,0,junjihashimoto/blockchain-hs,154412777,Verilog,blockchain-hs,26,1,2018-10-31 00:34:25+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/DashBlacK/mic12_hardware_image_decompressor.git,2018-11-06 23:41:07+00:00,Project for COMP ENG 3DQ5 at McMaster University. Hardware Implementation of mic12 Image Decompressor.,0,DashBlacK/mic12_hardware_image_decompressor,156463370,Verilog,mic12_hardware_image_decompressor,2195,1,2022-11-21 20:18:08+00:00,[],https://api.github.com/licenses/gpl-2.0
121,https://github.com/Digilent/Nexys-A7-50T-XADC.git,2018-11-01 23:04:47+00:00,,1,Digilent/Nexys-A7-50T-XADC,155786433,Verilog,Nexys-A7-50T-XADC,14,1,2020-09-14 17:16:53+00:00,[],None
122,https://github.com/SolraBizna/friedice.git,2018-11-11 19:47:06+00:00,A facile RV32I implementation,0,SolraBizna/friedice,157114816,Verilog,friedice,20,1,2021-01-19 10:32:17+00:00,[],None
123,https://github.com/wzab/general_cores.git,2018-11-10 19:38:25+00:00,Copy of OHWR general_cores,0,wzab/general_cores,157015001,Verilog,general_cores,10125,1,2023-10-07 12:08:56+00:00,[],None
124,https://github.com/mattvenn/formal-training.git,2018-11-09 15:25:01+00:00,,0,mattvenn/formal-training,156880503,Verilog,formal-training,48,1,2022-03-17 00:21:20+00:00,[],None
125,https://github.com/zeanfa/jtag.git,2018-10-24 08:11:16+00:00,,1,zeanfa/jtag,154463319,Verilog,jtag,3278,1,2021-03-29 02:57:31+00:00,[],None
126,https://github.com/Kevinm23347/Project2_ELEC326.git,2018-10-14 02:12:29+00:00,,0,Kevinm23347/Project2_ELEC326,152931379,Verilog,Project2_ELEC326,36,1,2018-10-18 21:50:40+00:00,[],None
127,https://github.com/wd5gnr/bootcamp5-uart.git,2018-10-23 06:00:00+00:00,UART for FPGA Bootcamp #5,0,wd5gnr/bootcamp5-uart,154270732,Verilog,bootcamp5-uart,6,1,2022-04-19 23:27:36+00:00,[],None
128,https://github.com/sv116/ECE552Project.git,2018-11-04 19:47:23+00:00,Extending 1 wide processor into 2 wide with 2 bit branch predictor,1,sv116/ECE552Project,156118544,Verilog,ECE552Project,4310,1,2018-11-27 19:48:22+00:00,[],None
129,https://github.com/deekshithkrishnegowda/EE271--Traffic-signal-controller.git,2018-10-13 04:30:53+00:00,EE271 Optional project. FPGA implementation.,0,deekshithkrishnegowda/EE271--Traffic-signal-controller,152835126,Verilog,EE271--Traffic-signal-controller,1842,1,2023-09-07 07:04:24+00:00,[],None
130,https://github.com/alifarazz/mips-verilog.git,2018-11-06 17:00:50+00:00,A MIPS CPU Implementation in Verilog,0,alifarazz/mips-verilog,156417892,Verilog,mips-verilog,100,1,2019-07-18 13:28:16+00:00,[],https://api.github.com/licenses/gpl-3.0
131,https://github.com/shubhankar87/B.Tech_Projects.git,2018-10-20 06:45:36+00:00,Undergraduate Projects which are done under my guidance at various national importance institute will be available here.,0,shubhankar87/B.Tech_Projects,153877566,Verilog,B.Tech_Projects,4,1,2023-10-24 16:45:12+00:00,[],https://api.github.com/licenses/mit
132,https://github.com/LBL-BIDS/peripheral-drivers.git,2018-10-26 03:51:20+00:00,,2,LBL-BIDS/peripheral-drivers,154774354,Verilog,peripheral-drivers,68,1,2021-12-07 12:44:09+00:00,[],None
133,https://github.com/LBL-BIDS/fpga-family.git,2018-10-26 03:53:22+00:00,,1,LBL-BIDS/fpga-family,154774540,Verilog,fpga-family,44,1,2018-12-19 16:51:37+00:00,[],None
134,https://github.com/pkashyap95/SHA256.git,2018-10-24 06:09:36+00:00,Physical implementaion of SHA 265 in hardware. The core is limited to a message length of 55 characters.,0,pkashyap95/SHA256,154448000,Verilog,SHA256,12,1,2019-05-13 01:56:02+00:00,[],https://api.github.com/licenses/bsd-3-clause
135,https://github.com/dadecker/Computer_Systems_Design.git,2018-10-24 00:40:20+00:00,,2,dadecker/Computer_Systems_Design,154415381,Verilog,Computer_Systems_Design,1960,1,2023-08-09 19:13:49+00:00,[],None
136,https://github.com/manchii/Proyecto_VF.git,2018-10-17 02:46:41+00:00,,2,manchii/Proyecto_VF,153385718,Verilog,Proyecto_VF,3359,1,2018-11-25 23:09:00+00:00,[],None
137,https://github.com/deekshithkrishnegowda/EE271--Implementation-and-Analyzing-64-bit-Conditional-Sum-and-Carry-Select-Adders.git,2018-10-13 04:26:26+00:00,EE271 Final project,0,deekshithkrishnegowda/EE271--Implementation-and-Analyzing-64-bit-Conditional-Sum-and-Carry-Select-Adders,152834869,Verilog,EE271--Implementation-and-Analyzing-64-bit-Conditional-Sum-and-Carry-Select-Adders,1199,1,2023-09-15 11:42:56+00:00,[],None
138,https://github.com/MuradAkh/fpga-lightbike.git,2018-10-31 22:27:46+00:00,,0,MuradAkh/fpga-lightbike,155631141,Verilog,fpga-lightbike,137861,1,2021-03-06 21:14:50+00:00,[],None
139,https://github.com/ITBA-E3-2018/tpf-team-6.git,2018-11-02 21:21:42+00:00,tpf-team-6 created by GitHub Classroom,0,ITBA-E3-2018/tpf-team-6,155922787,Verilog,tpf-team-6,11105,1,2018-11-30 05:39:42+00:00,[],None
140,https://github.com/FrancoisRem/SpaceInvadersElec.git,2018-10-24 07:16:53+00:00,Projet d'Electronique Mines 2018,2,FrancoisRem/SpaceInvadersElec,154456056,Verilog,SpaceInvadersElec,76,1,2019-06-28 08:07:42+00:00,[],None
141,https://github.com/alirahman17/VNES.git,2018-11-12 20:06:02+00:00,Verilog NES designed for ECE-311 (Hardware Design),1,alirahman17/VNES,157269747,Verilog,VNES,51,1,2018-12-23 01:14:24+00:00,[],None
142,https://github.com/MNourbakhsh75/cad_ca1.git,2018-10-29 15:25:02+00:00,Computer-Aided Design Course Assignment - Spring 2018 - University of Tehran,0,MNourbakhsh75/cad_ca1,155234938,Verilog,cad_ca1,17,1,2024-04-01 13:19:52+00:00,[],None
143,https://github.com/AntonioRodCas/UART.git,2018-10-28 04:28:36+00:00,,0,AntonioRodCas/UART,155035214,Verilog,UART,15,1,2021-08-27 06:16:05+00:00,[],None
144,https://github.com/anontruck/TheVendingMachine.git,2018-11-10 19:45:33+00:00,SJSU EE271 Fall 2018 Project - Vending machine,0,anontruck/TheVendingMachine,157015531,Verilog,TheVendingMachine,25185,1,2018-12-14 04:21:01+00:00,[],None
145,https://github.com/akhileshsreedharan/5-stage-piplined-RISC-V-processor.git,2018-11-07 05:30:04+00:00,5-stage Pipelined RISC-V Processor,0,akhileshsreedharan/5-stage-piplined-RISC-V-processor,156494765,Verilog,5-stage-piplined-RISC-V-processor,3326,1,2021-03-12 10:58:14+00:00,[],None
146,https://github.com/ExperimentalPhysics/FpgaCourse.git,2018-11-14 17:42:49+00:00,Курс по программированию ПЛИС с примерами,0,ExperimentalPhysics/FpgaCourse,157587577,Verilog,FpgaCourse,14134,1,2022-02-27 11:14:18+00:00,"['fpga', 'fpga-examples', 'verilog-snippets', 'fpga-labs', 'fpga-tutorial', 'moore-machine', 'milley-machine']",https://api.github.com/licenses/gpl-3.0
147,https://github.com/SWUSTlzp/FPGA-.git,2018-10-14 02:37:29+00:00,Just another repository,0,SWUSTlzp/FPGA-,152932821,Verilog,FPGA-,26051,1,2021-12-13 12:55:48+00:00,[],None
148,https://github.com/ericwu13/chisel_project.git,2018-10-22 13:53:55+00:00,Aim to design an accelerator using Chisel,0,ericwu13/chisel_project,154152970,Verilog,chisel_project,1397,1,2019-07-29 12:50:42+00:00,[],None
149,https://github.com/roo16kie/Dividor_Verilog.git,2018-10-22 14:41:56+00:00,Implement a dividor without the '/' built in Verilog .,0,roo16kie/Dividor_Verilog,154160608,Verilog,Dividor_Verilog,674,1,2018-12-13 22:50:34+00:00,[],https://api.github.com/licenses/mit
150,https://github.com/ZhipengLi-98/Simple-ALU.git,2018-10-15 07:48:06+00:00,THU Computer Organization Course Experiment,0,ZhipengLi-98/Simple-ALU,153073138,Verilog,Simple-ALU,6593,1,2023-09-26 08:14:12+00:00,[],None
151,https://github.com/cwchenwang/THCOMIPS32e.git,2018-10-18 10:58:47+00:00,Yet another implementation of THCO MIPS32e,0,cwchenwang/THCOMIPS32e,153609498,Verilog,THCOMIPS32e,4071,1,2018-12-20 09:14:35+00:00,[],None
152,https://github.com/fenrir300/Intel-Cyclone-10GX-helloworld.git,2018-10-29 09:37:40+00:00,Hello World with Intel Cyclone 10 GX,2,fenrir300/Intel-Cyclone-10GX-helloworld,155186414,Verilog,Intel-Cyclone-10GX-helloworld,1076,1,2022-05-02 19:09:09+00:00,[],https://api.github.com/licenses/apache-2.0
153,https://github.com/succulentxb/decoder_encoder.git,2018-10-30 15:10:46+00:00,"3-8 decoder, 4-2 encoder",0,succulentxb/decoder_encoder,155406237,Verilog,decoder_encoder,1,1,2019-02-01 06:29:45+00:00,[],None
154,https://github.com/Billijk/THCO-Computer.git,2018-11-04 22:08:32+00:00,计算机组成原理大实验：THCO-MIPS指令集上的指令流水计算机。Computer Organization Course Project: Instruction Pipeline Computer on THCO-MIPS Instruction Set.,0,Billijk/THCO-Computer,156129873,Verilog,THCO-Computer,61,1,2024-01-22 08:20:33+00:00,[],https://api.github.com/licenses/mit
155,https://github.com/PaulKMandal/PingPong.git,2018-10-23 03:05:59+00:00,A PingPong game coded in Verilog,0,PaulKMandal/PingPong,154253601,Verilog,PingPong,3,1,2023-04-06 18:00:12+00:00,[],None
156,https://github.com/sff1019/verilog-kenpuro.git,2018-11-02 06:00:16+00:00,Github page for tokyo tech's kenpro assignment,0,sff1019/verilog-kenpuro,155820905,Verilog,verilog-kenpuro,21597,1,2018-11-15 06:56:44+00:00,['verilog'],None
157,https://github.com/QCheng5453/Ring_NoC.git,2018-10-26 02:58:36+00:00,CPUs over 4-node ring NoC,0,QCheng5453/Ring_NoC,154769004,Verilog,Ring_NoC,11,1,2023-03-28 13:28:35+00:00,[],None
158,https://github.com/eanchlia/carry_sum_adder.git,2018-10-31 22:28:39+00:00,64-bit Carry Sum Adder,0,eanchlia/carry_sum_adder,155631219,Verilog,carry_sum_adder,737,1,2021-07-27 02:31:42+00:00,[],None
159,https://github.com/cloudcalvin/oss-c-rtl.git,2018-10-11 10:31:00+00:00,C/C++ to RTL Equivalence Checking Formal Verification Free for open source projects,0,cloudcalvin/oss-c-rtl,152573907,Verilog,oss-c-rtl,76,1,2022-03-08 18:15:45+00:00,[],https://api.github.com/licenses/apache-2.0
160,https://github.com/alivanz/verilog-vlsi-ann.git,2018-11-08 17:36:39+00:00,,0,alivanz/verilog-vlsi-ann,156744876,Verilog,verilog-vlsi-ann,6,1,2023-01-28 18:52:24+00:00,[],None
161,https://github.com/Arthuresm/mesi-cache-coherence.git,2018-11-13 09:57:50+00:00,Project about cache coherence using the MESI protocol. It is for the Computer Organization and Architecture II subject on CEFET-MG.,0,Arthuresm/mesi-cache-coherence,157358253,Verilog,mesi-cache-coherence,4790,1,2020-07-24 16:32:05+00:00,[],None
162,https://github.com/nirosed/Serial-port-data-transmit.git,2018-10-26 08:44:05+00:00,Serial port data transmit implemented by verilog,0,nirosed/Serial-port-data-transmit,154804262,Verilog,Serial-port-data-transmit,15,1,2019-05-17 13:29:11+00:00,[],https://api.github.com/licenses/apache-2.0
163,https://github.com/Digilent/Arty-S7-25-Pmod-I2S2.git,2018-10-25 21:17:00+00:00,,0,Digilent/Arty-S7-25-Pmod-I2S2,154738735,Verilog,Arty-S7-25-Pmod-I2S2,14,1,2023-09-18 13:13:22+00:00,[],None
164,https://github.com/AliAbyaneh/MIPS.git,2018-11-08 08:07:44+00:00,,0,AliAbyaneh/MIPS,156671869,Verilog,MIPS,1092,1,2019-12-20 22:42:17+00:00,[],None
165,https://github.com/Jesusiteso/Anguiano_Valadez_Practica_2.git,2018-10-19 16:34:16+00:00,Practica 2 de Arquitectura computacional,0,Jesusiteso/Anguiano_Valadez_Practica_2,153812445,Verilog,Anguiano_Valadez_Practica_2,82,1,2019-09-12 13:00:24+00:00,"['mips-processor', 'verilog', 'hanoi-towers']",None
166,https://github.com/nqHITSZ/Graduation.git,2018-10-19 08:57:52+00:00,,0,nqHITSZ/Graduation,153754913,Verilog,Graduation,14922,1,2022-04-11 19:36:20+00:00,[],None
167,https://github.com/COMEXP2018/COMEXP.git,2018-10-17 14:14:12+00:00,THUEE《通信原理实验》2018代码仓库,2,COMEXP2018/COMEXP,153468805,Verilog,COMEXP,4609,1,2022-10-20 12:59:16+00:00,[],https://api.github.com/licenses/gpl-3.0
168,https://github.com/earthloong/VCU1525_Mining.git,2018-10-11 07:11:45+00:00,,7,earthloong/VCU1525_Mining,152547449,Verilog,VCU1525_Mining,158,1,2021-01-27 07:51:18+00:00,[],None
169,https://github.com/anontruck/TheTrafficLight.git,2018-11-10 19:16:05+00:00,EE71 Fall 2018 Project - Traffic Light,0,anontruck/TheTrafficLight,157013298,Verilog,TheTrafficLight,31,1,2018-12-16 22:08:52+00:00,[],None
170,https://github.com/PengShanshan99/ALU16bitFPGA.git,2018-10-30 17:58:05+00:00,For Computation Structure 1d Project.,0,PengShanshan99/ALU16bitFPGA,155432401,Verilog,ALU16bitFPGA,1408,1,2018-11-25 08:30:54+00:00,[],None
171,https://github.com/harshalmittal4/24-bit-RISC-Processor.git,2018-10-14 23:10:19+00:00,Computer Architecture-MIPS Processor simulation in verilog with self developed ISA,0,harshalmittal4/24-bit-RISC-Processor,153027238,Verilog,24-bit-RISC-Processor,729,1,2023-01-09 00:34:31+00:00,"['verilog', 'isa', 'risc-processor']",None
172,https://github.com/Martinhinnerson/TSEA44.git,2018-11-07 20:02:49+00:00,"Repo for the course TSEA44 - Computer Hardware, a System on a Chip ",0,Martinhinnerson/TSEA44,156601434,Verilog,TSEA44,3491,1,2019-10-09 10:07:23+00:00,[],None
173,https://github.com/tba109/verilib.git,2018-11-13 22:21:23+00:00,My personal library of odds and ends Verilog functions I find useful. ,0,tba109/verilib,157454982,Verilog,verilib,35757,1,2022-04-28 20:21:09+00:00,[],None
174,https://github.com/shetritr/Digital-Logic-Design-and-Synthesis.git,2018-11-12 17:03:15+00:00,,1,shetritr/Digital-Logic-Design-and-Synthesis,157247567,Verilog,Digital-Logic-Design-and-Synthesis,52458,1,2019-01-15 16:51:55+00:00,[],None
175,https://github.com/cpu2018-1/core.git,2018-10-21 12:56:25+00:00,,0,cpu2018-1/core,154008303,Verilog,core,32,1,2018-11-20 00:58:13+00:00,[],None
176,https://github.com/Yidien/aes128-verilog.git,2018-10-24 06:23:03+00:00,,0,Yidien/aes128-verilog,154449543,Verilog,aes128-verilog,1413,1,2020-05-21 08:52:36+00:00,[],None
177,https://github.com/ynskog/bv5k_fpga.git,2018-10-14 09:06:09+00:00,FPGA firmware for automotive radar and thermal imager,0,ynskog/bv5k_fpga,152956667,Verilog,bv5k_fpga,141,1,2023-12-27 09:53:01+00:00,[],None
178,https://github.com/nqHITSZ/Graduation_Rectify.git,2018-11-06 11:50:38+00:00,,0,nqHITSZ/Graduation_Rectify,156375886,Verilog,Graduation_Rectify,227754,1,2022-04-11 19:35:51+00:00,[],None
179,https://github.com/FelipeNasci/urna_Eletronica.git,2018-10-11 18:40:12+00:00,Projeto final da disciplina de Circuitos Lógicos 2,0,FelipeNasci/urna_Eletronica,152638895,Verilog,urna_Eletronica,4714,1,2018-11-08 03:54:41+00:00,[],None
180,https://github.com/totonunez/FPGAVerilog.git,2018-11-10 23:48:05+00:00,En este Github Subiremos todos los códigos con respecto a Verilog y sus caracteristicas ,1,totonunez/FPGAVerilog,157031902,Verilog,FPGAVerilog,40,1,2018-12-12 01:21:31+00:00,[],None
181,https://github.com/AntonioRodCas/FIFO.git,2018-11-08 01:58:08+00:00,,0,AntonioRodCas/FIFO,156635401,Verilog,FIFO,6,1,2021-08-27 06:16:03+00:00,[],None
182,https://github.com/BA3CE/OAI_All_In_One_for_BA3CE.git,2018-11-06 04:42:20+00:00,,1,BA3CE/OAI_All_In_One_for_BA3CE,156326964,Verilog,OAI_All_In_One_for_BA3CE,83713,1,2020-02-05 20:52:35+00:00,[],None
183,https://github.com/Fysek/Elevator.git,2018-11-06 14:59:29+00:00,Master thesis presents the elevator control algorithm and its implementation as an application-specific integrated circuit in the top-down technique. ,0,Fysek/Elevator,156400580,Verilog,Elevator,33835,1,2022-04-08 12:40:48+00:00,"['asic', 'elevator', 'cadence']",None
184,https://github.com/nlpark/simon.git,2018-11-12 21:12:36+00:00,Ele Lab 5,0,nlpark/simon,157277485,Verilog,simon,7,1,2018-11-12 22:07:00+00:00,[],None
185,https://github.com/tba109/de0_pulse_gen.git,2018-11-13 15:18:10+00:00,A poisson pulse generator based on the DE0 CV Cyclone V Board from Terasic,0,tba109/de0_pulse_gen,157400636,Verilog,de0_pulse_gen,164501,1,2023-03-22 03:06:58+00:00,[],None
186,https://github.com/tai/fpga2i-max-chargen-fifo.git,2018-10-28 03:54:56+00:00,Sample character generator for MAX10 FPGA on FPGA2I board,0,tai/fpga2i-max-chargen-fifo,155033238,Verilog,fpga2i-max-chargen-fifo,34,1,2019-12-26 04:33:52+00:00,[],None
187,https://github.com/michoemad/Digital-Piano.git,2018-10-22 21:42:55+00:00,,0,michoemad/Digital-Piano,154221288,Verilog,Digital-Piano,9,1,2022-05-20 08:41:04+00:00,"['verilog', 'sinewave', 'piano']",None
188,https://github.com/profchi/RAM-BIST.git,2018-10-13 22:22:42+00:00,Built in self test for a RAM with redundant address for automatically re routing data intended for a defective address,0,profchi/RAM-BIST,152919393,Verilog,RAM-BIST,8,1,2019-01-23 01:20:16+00:00,[],None
189,https://github.com/grahamsider/photonic-harp.git,2018-11-12 17:51:56+00:00,ECE241 Final Project - A photonic harp written in Verilog using the Altera Audio Core on a DE1-SoC FPGA board,2,grahamsider/photonic-harp,157253481,Verilog,photonic-harp,1102,1,2024-01-25 18:11:53+00:00,[],https://api.github.com/licenses/mit
190,https://github.com/gsoosk/DecompressorCircuit.git,2018-11-01 05:03:20+00:00,,0,gsoosk/DecompressorCircuit,155664310,Verilog,DecompressorCircuit,64718,1,2020-11-01 06:27:54+00:00,[],None
191,https://github.com/hiyouga/digiC-experiment.git,2018-11-13 19:47:33+00:00,BUAA CST Autumn 2018 Digital Circuit Experiment,0,hiyouga/digiC-experiment,157436936,Verilog,digiC-experiment,4206,1,2023-05-23 13:07:02+00:00,"['verilog', 'digital-circuit']",https://api.github.com/licenses/mit
192,https://github.com/shinyblink/ledstream.git,2018-11-14 17:51:48+00:00,,0,shinyblink/ledstream,157588658,Verilog,ledstream,278,1,2019-02-22 12:51:14+00:00,"['kicad', 'verilog', 'ice40', 'tinyfpga-bx']",https://api.github.com/licenses/isc
193,https://github.com/AntonioRodCas/P2_MRC.git,2018-10-17 01:36:41+00:00,,0,AntonioRodCas/P2_MRC,153378251,Verilog,P2_MRC,20,1,2021-08-27 06:16:06+00:00,[],None
194,https://github.com/riusupov/rebecca.git,2018-10-15 16:26:03+00:00,Masked hardware verifier,3,riusupov/rebecca,153146093,Verilog,rebecca,88,1,2021-09-30 16:02:14+00:00,[],None
195,https://github.com/AbdulRahmanAlHamali/vnlp.git,2018-10-24 18:58:43+00:00,"Vector Norm List Processor in Verilog, Digital Design II Project",1,AbdulRahmanAlHamali/vnlp,154553572,Verilog,vnlp,1072,1,2022-06-30 19:30:04+00:00,[],https://api.github.com/licenses/mit
196,https://github.com/S3rg7o/dma_controller.git,2018-10-15 16:35:20+00:00,DMA controller for Sancus architecture,2,S3rg7o/dma_controller,153147290,Verilog,dma_controller,51,1,2018-11-30 13:02:25+00:00,[],None
197,https://github.com/lincw6666/Introduction_to_HW-SW_Codesign.git,2018-10-14 04:07:59+00:00,2018 Spring - Course - NCTU Introduction to HW-SW Codesign,0,lincw6666/Introduction_to_HW-SW_Codesign,152938078,Verilog,Introduction_to_HW-SW_Codesign,377,1,2020-03-17 03:50:21+00:00,[],None
198,https://github.com/DefUs3r/GCD-in-hardware.git,2018-10-31 18:21:38+00:00,Implementing a GCD program in iverilog which offers notable speedup compared to high level language implementations because of parallelization,0,DefUs3r/GCD-in-hardware,155604622,Verilog,GCD-in-hardware,995,1,2018-11-04 17:36:08+00:00,[],None
199,https://github.com/DefUs3r/Adder-in-hardware.git,2018-10-31 18:18:37+00:00,Adders made using iverilog and synthesised using Vivado,0,DefUs3r/Adder-in-hardware,155604266,Verilog,Adder-in-hardware,547,1,2018-11-04 17:36:10+00:00,[],None
200,https://github.com/funannoka/256-POINT-FFT-DIT-SoC-DESIGN.git,2018-11-06 23:18:20+00:00,256 point FFT Design and synthesis using verilog,0,funannoka/256-POINT-FFT-DIT-SoC-DESIGN,156461502,Verilog,256-POINT-FFT-DIT-SoC-DESIGN,2996,1,2020-11-03 02:25:04+00:00,[],None
201,https://github.com/erdemuysalx/fpga_applications.git,2018-11-06 16:41:18+00:00,"Several applications of FPGA, on Digilent BASYS2 board with using Verilog hardware description language.",0,erdemuysalx/fpga_applications,156415315,Verilog,fpga_applications,29,1,2022-09-22 21:39:43+00:00,"['verilog', 'hdl']",https://api.github.com/licenses/mit
202,https://github.com/CathyLuo/vlsi-cpu.git,2018-11-14 20:41:03+00:00,,0,CathyLuo/vlsi-cpu,157608247,Verilog,vlsi-cpu,13768,1,2018-12-18 18:50:34+00:00,[],https://api.github.com/licenses/gpl-2.0
203,https://github.com/hmmo-O/simulation-of-radix-2-fast-fourier-transform-using-Verilog.git,2018-10-30 01:54:03+00:00,,0,hmmo-O/simulation-of-radix-2-fast-fourier-transform-using-Verilog,155308229,Verilog,simulation-of-radix-2-fast-fourier-transform-using-Verilog,5,1,2022-05-20 08:25:57+00:00,[],None
204,https://github.com/roo16kie/FPGA_RGB_Verilog.git,2018-10-19 15:42:45+00:00,Practicing to use the  RGB port on the FPGA .,0,roo16kie/FPGA_RGB_Verilog,153806190,Verilog,FPGA_RGB_Verilog,18955,1,2018-12-13 22:50:37+00:00,[],https://api.github.com/licenses/mit
205,https://github.com/BaoAdrian/32bit-processor.git,2018-10-27 19:32:37+00:00,32-bit processor with Datapath and Controller designed to support various operations.,0,BaoAdrian/32bit-processor,155001754,Verilog,32bit-processor,7960,1,2023-10-06 14:56:13+00:00,[],None
206,https://github.com/wd5gnr/bootcamp6-uartrx.git,2018-10-28 21:07:15+00:00,Uart for FPGA Bootcamp #6,0,wd5gnr/bootcamp6-uartrx,155115723,Verilog,bootcamp6-uartrx,7,1,2022-04-19 23:27:12+00:00,[],None
207,https://github.com/LBL-BIDS/common-hdl.git,2018-10-26 03:48:37+00:00,,2,LBL-BIDS/common-hdl,154774100,Verilog,common-hdl,124,1,2018-12-07 06:30:35+00:00,[],None
208,https://github.com/Digilent/Nexys-A7-50T-Keyboard.git,2018-11-01 23:04:44+00:00,,1,Digilent/Nexys-A7-50T-Keyboard,155786428,Verilog,Nexys-A7-50T-Keyboard,11,1,2020-09-14 17:16:56+00:00,[],None
209,https://github.com/VivadoProjectLab/thinpad_project_2.git,2018-10-16 13:26:19+00:00,,0,VivadoProjectLab/thinpad_project_2,153289695,Verilog,thinpad_project_2,1421,1,2023-10-08 03:18:13+00:00,[],None
210,https://github.com/Brook1711/VerilogHDL_demos.git,2018-11-08 12:35:55+00:00,VerilogHDL_demos,0,Brook1711/VerilogHDL_demos,156704621,Verilog,VerilogHDL_demos,48,1,2023-08-10 02:34:20+00:00,[],None
211,https://github.com/BelleL/6.111.git,2018-10-12 20:48:50+00:00,,0,BelleL/6.111,152806104,Verilog,6.111,1122,0,2018-10-12 20:50:01+00:00,[],None
212,https://github.com/aragorn2101/Digilent_Arty_A7-35_LiteX.git,2018-10-12 10:27:42+00:00,"FPGA board projects, written in Python, for the Digilent Arty A7 equiped with Xilinx XC7A35TICSG324-1L.",0,aragorn2101/Digilent_Arty_A7-35_LiteX,152734320,Verilog,Digilent_Arty_A7-35_LiteX,1674,0,2018-12-05 09:47:45+00:00,[],None
213,https://github.com/Rajath-S/registers_simulation_verilog.git,2018-10-16 19:14:11+00:00,,0,Rajath-S/registers_simulation_verilog,153340708,Verilog,registers_simulation_verilog,261,0,2018-10-16 19:16:51+00:00,[],None
214,https://github.com/LCTY/CVSD.git,2018-10-18 06:00:13+00:00,NTU 2018 CVSD,0,LCTY/CVSD,153571042,Verilog,CVSD,1240,0,2018-10-22 06:44:04+00:00,[],None
215,https://github.com/Hashah1/ALU.git,2018-10-16 01:33:21+00:00,Verilog implementation of a 4-bit Arithmetic Logic Unit,0,Hashah1/ALU,153204671,Verilog,ALU,58,0,2018-10-16 01:34:35+00:00,[],None
216,https://github.com/interoberlin/sentient-light-fpga-firmware-led-actor.git,2018-10-28 15:24:43+00:00,iCEstick firmware allowing to control SK6812 LEDs via the serial port,0,interoberlin/sentient-light-fpga-firmware-led-actor,155085421,Verilog,sentient-light-fpga-firmware-led-actor,46,0,2019-06-29 21:56:46+00:00,[],https://api.github.com/licenses/gpl-3.0
217,https://github.com/mushrifshahreyar/LD_new.git,2018-10-28 11:30:52+00:00,,0,mushrifshahreyar/LD_new,155063955,Verilog,LD_new,8,0,2018-10-29 06:50:47+00:00,[],None
218,https://github.com/vivienyuwenchen/Lab4.git,2018-11-06 00:32:41+00:00,CompArch Lab 4: Pipelined CPU,0,vivienyuwenchen/Lab4,156302684,Verilog,Lab4,2637,0,2018-11-16 17:14:47+00:00,[],None
219,https://github.com/TheozZeng/241finalProject.git,2018-11-05 15:46:06+00:00,,0,TheozZeng/241finalProject,156242218,Verilog,241finalProject,1,0,2018-11-05 16:09:06+00:00,[],None
220,https://github.com/Louis-He/241finalProject.git,2018-11-05 15:42:37+00:00,,0,Louis-He/241finalProject,156241705,Verilog,241finalProject,66019,0,2019-03-08 04:11:59+00:00,[],None
221,https://github.com/vaioboy/simple_image_process.git,2018-11-02 07:51:32+00:00,https://www.fpga4student.com/2016/11/image-processing-on-fpga-verilog.html,0,vaioboy/simple_image_process,155832138,Verilog,simple_image_process,2218,0,2018-12-05 08:43:22+00:00,[],None
222,https://github.com/kamaboko123/fpga-test.git,2018-10-30 14:16:41+00:00,,0,kamaboko123/fpga-test,155397509,Verilog,fpga-test,8,0,2018-10-30 14:25:28+00:00,[],None
223,https://github.com/Hrfisher-97/CSE-EE-371.git,2018-10-31 02:12:23+00:00,Lab Projects 4/5 and Final ,0,Hrfisher-97/CSE-EE-371,155484578,Verilog,CSE-EE-371,46435,0,2018-12-04 22:12:06+00:00,[],None
224,https://github.com/yasser26/Proyecto2_IE0523_II-2018.git,2018-11-07 21:23:40+00:00,Poyecto 2 del curso IE-0523 Circuitos Digitales II,0,yasser26/Proyecto2_IE0523_II-2018,156609923,Verilog,Proyecto2_IE0523_II-2018,2321,0,2018-11-28 20:12:49+00:00,[],https://api.github.com/licenses/gpl-3.0
225,https://github.com/LJungHyun/Digital-Hardware-Design.git,2018-10-21 15:14:22+00:00,FPGA,0,LJungHyun/Digital-Hardware-Design,154021807,Verilog,Digital-Hardware-Design,22,0,2018-12-18 10:44:16+00:00,[],None
226,https://github.com/magicwyzh/MoPU_Power_Analysis.git,2018-10-30 06:51:35+00:00,,0,magicwyzh/MoPU_Power_Analysis,155338185,Verilog,MoPU_Power_Analysis,18240,0,2018-10-31 02:54:01+00:00,[],None
227,https://github.com/Nick-Chapman/mojo-bf.git,2018-10-27 13:38:47+00:00,Brainfuck interpreter for my mojo FPGA board,0,Nick-Chapman/mojo-bf,154968509,Verilog,mojo-bf,13,0,2018-11-06 21:18:23+00:00,[],None
228,https://github.com/apducimo/EC700K02018_Project.git,2018-11-01 02:19:27+00:00,EC700K0 2018 Project,1,apducimo/EC700K02018_Project,155649793,Verilog,EC700K02018_Project,873,0,2018-12-09 06:06:19+00:00,[],None
229,https://github.com/wnstner92/PNULOGICDESIGN.git,2018-10-25 12:11:51+00:00,,0,wnstner92/PNULOGICDESIGN,154664848,Verilog,PNULOGICDESIGN,115,0,2018-10-25 12:29:09+00:00,[],None
230,https://github.com/tristanseifert/lichtenstein_spi_mux.git,2018-10-27 02:00:13+00:00,1-to-8 SPI mux,0,tristanseifert/lichtenstein_spi_mux,154913782,Verilog,lichtenstein_spi_mux,15,0,2019-08-18 16:56:46+00:00,[],None
231,https://github.com/Digilent/Cmod-S7-25-Pmod-I2S2.git,2018-10-25 21:17:03+00:00,,0,Digilent/Cmod-S7-25-Pmod-I2S2,154738743,Verilog,Cmod-S7-25-Pmod-I2S2,12,0,2018-11-15 22:18:20+00:00,[],None
232,https://github.com/Digilent/Cora-Z7-07S-Pmod-I2S2.git,2018-10-25 21:17:04+00:00,,0,Digilent/Cora-Z7-07S-Pmod-I2S2,154738746,Verilog,Cora-Z7-07S-Pmod-I2S2,13,0,2018-11-15 22:18:38+00:00,[],None
233,https://github.com/pikamonvvs/ManycoreFPGA.git,2018-11-07 14:48:39+00:00,Microprocessor Design Project,0,pikamonvvs/ManycoreFPGA,156561495,Verilog,ManycoreFPGA,13195,0,2019-01-15 07:52:10+00:00,[],None
234,https://github.com/Crazy-wishes/FPGA-sram.git,2018-11-08 13:13:23+00:00,,0,Crazy-wishes/FPGA-sram,156709261,Verilog,FPGA-sram,3,0,2018-11-08 14:07:32+00:00,[],None
235,https://github.com/HugoARA/utzvisor-cfi_dfi.git,2018-11-08 12:32:09+00:00,,1,HugoARA/utzvisor-cfi_dfi,156704178,Verilog,utzvisor-cfi_dfi,59,0,2018-11-11 01:40:27+00:00,[],None
236,https://github.com/bhg39/singlecycleCPU.git,2018-11-10 23:36:21+00:00,Single Cycle Microprocessor Implemented in Verilog for ECE 2300 ,0,bhg39/singlecycleCPU,157031254,Verilog,singlecycleCPU,22531,0,2018-11-10 23:44:14+00:00,[],None
237,https://github.com/IamMaxim/OurCPU.git,2018-11-09 11:55:08+00:00,,0,IamMaxim/OurCPU,156855781,Verilog,OurCPU,96,0,2018-11-21 10:29:57+00:00,[],None
238,https://github.com/Swjzhao/ECE241FinalProject.git,2018-11-10 17:50:16+00:00,,0,Swjzhao/ECE241FinalProject,157006392,Verilog,ECE241FinalProject,287966,0,2019-01-05 04:55:45+00:00,[],None
239,https://github.com/wumk/bq79606_uart_and_CRC16.git,2018-11-14 13:22:16+00:00,,0,wumk/bq79606_uart_and_CRC16,157552142,Verilog,bq79606_uart_and_CRC16,206,0,2019-05-08 01:21:41+00:00,[],None
240,https://github.com/xenaines/verlilog-game.git,2018-11-14 11:52:23+00:00,game using verlilog and fpga,0,xenaines/verlilog-game,157541510,Verilog,verlilog-game,14,0,2018-11-14 12:05:40+00:00,[],None
241,https://github.com/Developer-Squad/Direct-Mapped-Cache.git,2018-11-13 18:10:00+00:00,Computer Architecture Project,0,Developer-Squad/Direct-Mapped-Cache,157424577,Verilog,Direct-Mapped-Cache,4412,0,2018-11-26 09:55:55+00:00,[],https://api.github.com/licenses/mit
242,https://github.com/DinuDiana/PS2-keyboard.git,2018-10-25 17:00:33+00:00,Keyboard interface for the Altera DE1 FPGA Board - Verilog,1,DinuDiana/PS2-keyboard,154707588,Verilog,PS2-keyboard,540,0,2019-03-09 20:35:56+00:00,[],None
243,https://github.com/vertreko/kv_fpga.git,2018-10-24 18:34:54+00:00,Keith's FPGA stuff,0,vertreko/kv_fpga,154549876,Verilog,kv_fpga,3,0,2018-10-28 20:15:09+00:00,[],None
244,https://github.com/andriyantohalim/FPGA_Projects.git,2018-10-12 07:40:01+00:00,,0,andriyantohalim/FPGA_Projects,152712569,Verilog,FPGA_Projects,13414,0,2018-11-10 13:48:02+00:00,[],None
245,https://github.com/bhargav253/risky.git,2018-10-13 00:26:14+00:00,,1,bhargav253/risky,152820532,Verilog,risky,41,0,2019-02-19 02:07:04+00:00,[],None
246,https://github.com/artvvb/SudokuHDL.git,2018-10-26 23:06:17+00:00,Sudoku Solver written in Verilog.,0,artvvb/SudokuHDL,154903411,Verilog,SudokuHDL,2,0,2018-10-26 23:46:20+00:00,[],None
247,https://github.com/Digilent/Arty-S7-50-Pmod-I2S2.git,2018-10-25 21:17:01+00:00,,0,Digilent/Arty-S7-50-Pmod-I2S2,154738737,Verilog,Arty-S7-50-Pmod-I2S2,14,0,2018-11-15 22:17:59+00:00,[],None
248,https://github.com/nkkk98/CPU-application2.git,2018-10-15 16:26:28+00:00,simple  calculator,0,nkkk98/CPU-application2,153146148,Verilog,CPU-application2,18,0,2021-11-17 13:03:11+00:00,[],None
249,https://github.com/Malikeh97/computer-architecture-lab-1.git,2018-10-16 09:39:27+00:00,,0,Malikeh97/computer-architecture-lab-1,153260543,Verilog,computer-architecture-lab-1,42267,0,2019-08-19 20:07:41+00:00,[],None
250,https://github.com/codexhound/ECE585FinalProject.git,2018-10-18 21:33:16+00:00,,0,codexhound/ECE585FinalProject,153690221,Verilog,ECE585FinalProject,7309,0,2018-12-01 03:15:58+00:00,[],https://api.github.com/licenses/mit
251,https://github.com/ITBA-E3-2018/fpga-vga-stopwatch.git,2018-10-28 14:01:40+00:00,tpf-team-4 created by GitHub Classroom,1,ITBA-E3-2018/fpga-vga-stopwatch,155077290,Verilog,fpga-vga-stopwatch,5039,0,2021-09-09 16:48:46+00:00,[],None
252,https://github.com/esolera/Verificacion_proyecto1.git,2018-10-27 17:47:35+00:00,,0,esolera/Verificacion_proyecto1,154992767,Verilog,Verificacion_proyecto1,86,0,2018-10-27 18:04:02+00:00,[],None
253,https://github.com/irwin-cayo/virtual_parking_lot_counter.git,2018-10-28 23:42:38+00:00,"Mimics the behavior of a parking lot counter. A finite-state machine is used to keep track of the number vehicles either going into or out of a ""virtual"" parking structure, this is displayed on a spartan board.",0,irwin-cayo/virtual_parking_lot_counter,155126664,Verilog,virtual_parking_lot_counter,5,0,2019-06-29 16:56:16+00:00,[],None
254,https://github.com/peter-markos/Temalab.git,2018-10-17 07:28:13+00:00,,0,peter-markos/Temalab,153414067,Verilog,Temalab,55,0,2018-11-30 16:00:14+00:00,[],https://api.github.com/licenses/gpl-3.0
255,https://github.com/Fathaah/Lift.git,2018-10-16 17:18:12+00:00,Verilog Code For a Lift Control,1,Fathaah/Lift,153325103,Verilog,Lift,4,0,2018-10-19 17:19:13+00:00,[],None
256,https://github.com/marlongd/VLSI.git,2018-10-16 21:44:42+00:00,,0,marlongd/VLSI,153358268,Verilog,VLSI,78212,0,2018-12-08 23:40:12+00:00,[],None
257,https://github.com/anusha-potnuru/Single-Cycle-CPU.git,2018-11-11 12:00:12+00:00,Verilog implementation of single cycle processor based on instruction set similar to RISC.,0,anusha-potnuru/Single-Cycle-CPU,157075137,Verilog,Single-Cycle-CPU,288,0,2018-11-11 12:03:06+00:00,[],None
258,https://github.com/ppfenninger/Lab4.git,2018-11-11 17:02:12+00:00,Lab 4 of Computer Architecture,0,ppfenninger/Lab4,157101210,Verilog,Lab4,517,0,2018-11-15 02:23:04+00:00,[],https://api.github.com/licenses/mit
259,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_VC707_SGMII.git,2018-11-12 07:39:44+00:00,,0,BeeBeansTechnologies/SiTCP_Sample_Code_for_VC707_SGMII,157174468,Verilog,SiTCP_Sample_Code_for_VC707_SGMII,906,0,2018-11-12 07:43:37+00:00,[],
260,https://github.com/bkchan96/ECE4305FinalProject.git,2018-11-08 05:28:14+00:00,,0,bkchan96/ECE4305FinalProject,156654720,Verilog,ECE4305FinalProject,78,0,2018-12-05 04:36:00+00:00,[],None
261,https://github.com/driivehard/TernarySystemBS_18_06.git,2018-11-14 03:53:53+00:00,simple implementation of a ternary system,1,driivehard/TernarySystemBS_18_06,157487620,Verilog,TernarySystemBS_18_06,18,0,2021-03-02 21:57:04+00:00,[],None
262,https://github.com/DCLab2018team03/lab3.git,2018-11-14 04:58:02+00:00,,0,DCLab2018team03/lab3,157493195,Verilog,lab3,13663,0,2018-11-20 15:58:54+00:00,[],None
263,https://github.com/sizzaak/EE371_lab4.git,2018-11-01 19:46:18+00:00,,0,sizzaak/EE371_lab4,155767373,Verilog,EE371_lab4,179,0,2018-11-07 21:22:49+00:00,[],None
264,https://github.com/JoyceeeGy/VGA-Minions-Game.git,2018-11-02 01:20:24+00:00,,0,JoyceeeGy/VGA-Minions-Game,155796729,Verilog,VGA-Minions-Game,6,0,2018-11-02 01:21:29+00:00,[],None
265,https://github.com/mitche61/ECE-287-Brick-Buster.git,2018-10-31 21:38:51+00:00,,0,mitche61/ECE-287-Brick-Buster,155626753,Verilog,ECE-287-Brick-Buster,16160,0,2018-12-14 18:01:48+00:00,[],None
266,https://github.com/terrymikekr/iot_home_work2.git,2018-11-02 09:15:54+00:00,,0,terrymikekr/iot_home_work2,155842085,Verilog,iot_home_work2,7,0,2018-11-16 11:13:24+00:00,[],None
267,https://github.com/ShylajaKR/CacheCompressionYACC.git,2018-10-28 17:58:57+00:00,Project Elective,0,ShylajaKR/CacheCompressionYACC,155099532,Verilog,CacheCompressionYACC,12058,0,2018-12-22 19:34:52+00:00,[],None
268,https://github.com/JordanRuetz/HighNoon.git,2018-10-30 03:54:35+00:00,,0,JordanRuetz/HighNoon,155321634,Verilog,HighNoon,16685,0,2018-10-30 04:09:06+00:00,[],None
269,https://github.com/JeremieMelo/High-Speed-Project.git,2018-10-29 18:23:19+00:00,,0,JeremieMelo/High-Speed-Project,155260460,Verilog,High-Speed-Project,62173,0,2018-12-03 20:47:34+00:00,[],None
270,https://github.com/cpu2018-1/fpu.git,2018-10-23 10:50:45+00:00,,1,cpu2018-1/fpu,154311532,Verilog,fpu,208,0,2018-11-01 04:21:28+00:00,[],None
271,https://github.com/Sirawit7205/worldTimeClock.git,2018-11-14 19:50:38+00:00,World time clock project for Artix-7 based board,1,Sirawit7205/worldTimeClock,157602578,Verilog,worldTimeClock,6058,0,2018-12-08 18:47:36+00:00,[],None
272,https://github.com/maming1995/ECE585_Final_Project.git,2018-11-06 00:33:04+00:00,This is used for ECE585 Final Project,1,maming1995/ECE585_Final_Project,156302716,Verilog,ECE585_Final_Project,2,0,2018-11-19 00:14:13+00:00,[],None
273,https://github.com/Joecool48/ece-385.git,2018-11-04 23:50:15+00:00,,1,Joecool48/ece-385,156136534,Verilog,ece-385,507914,0,2018-12-19 00:21:59+00:00,[],None
274,https://github.com/Matoro17/PBL-SD-2018.2-2.git,2018-10-22 13:32:28+00:00,,0,Matoro17/PBL-SD-2018.2-2,154149607,Verilog,PBL-SD-2018.2-2,25413,0,2018-10-23 17:16:52+00:00,[],None
275,https://github.com/jenn-le/floating-point-add-sub.git,2018-10-24 19:43:17+00:00,CSE 7381 Project Team E,0,jenn-le/floating-point-add-sub,154559458,Verilog,floating-point-add-sub,405,0,2018-12-07 03:57:53+00:00,[],None
276,https://github.com/adeebrahman/Lab3Part3-ShiftRegister-.git,2018-11-10 02:24:56+00:00,,0,adeebrahman/Lab3Part3-ShiftRegister-,156939792,Verilog,Lab3Part3-ShiftRegister-,2,0,2018-11-10 03:11:01+00:00,[],None
277,https://github.com/lzambella/Simple_Processor.git,2018-10-12 22:24:02+00:00,Basic implementation of an accumulator-based CPU in Verilog. ELC326 project,0,lzambella/Simple_Processor,152813532,Verilog,Simple_Processor,235,0,2018-11-01 19:09:26+00:00,[],None
278,https://github.com/semaraugusto/OrganizacaoDeComputadores2.git,2018-10-17 16:57:19+00:00,Trabalhos práticos feitos durante a disciplina de Organização de Computadores 2 ministrada na UFMG.,0,semaraugusto/OrganizacaoDeComputadores2,153492902,Verilog,OrganizacaoDeComputadores2,487,0,2018-10-17 16:58:09+00:00,[],None
279,https://github.com/Jennael/50.002-mojo.git,2018-11-11 07:01:45+00:00,Mojo tutorials and project codes,1,Jennael/50.002-mojo,157055661,Verilog,50.002-mojo,12821,0,2019-03-24 03:52:58+00:00,[],None
280,https://github.com/nishant3101/GCD.git,2018-11-10 18:18:35+00:00,Calculates Greatest common divisor and displays it on the seven segment display of Basys-3 FPGA,0,nishant3101/GCD,157008678,Verilog,GCD,149,0,2021-05-13 03:12:42+00:00,[],None
281,https://github.com/ChristianHan/Digital-Logic-Design.git,2018-11-12 03:20:01+00:00,Labs for designing digital systems and digital logic using the BASYS 3 Artix-7 FPGA in Verilog,0,ChristianHan/Digital-Logic-Design,157150556,Verilog,Digital-Logic-Design,6872,0,2018-12-05 04:23:31+00:00,[],None
282,https://github.com/drewb28/EC-311-Final-Project-Digital-Lock.git,2018-11-07 03:54:12+00:00,This is the final project for my Introduction to Logic Design class in which my partner and I used Verilog to create a digital lock that you would normally find in modern safes.,0,drewb28/EC-311-Final-Project-Digital-Lock,156487713,Verilog,EC-311-Final-Project-Digital-Lock,6,0,2018-11-07 04:02:27+00:00,[],None
283,https://github.com/zlrrr/single_cpu_jr.git,2018-10-12 07:36:50+00:00,,0,zlrrr/single_cpu_jr,152712208,Verilog,single_cpu_jr,131,0,2018-10-12 07:40:06+00:00,[],None
284,https://github.com/brownj85/LispyALU.git,2018-11-01 18:40:17+00:00,,0,brownj85/LispyALU,155759747,Verilog,LispyALU,77,0,2019-03-12 21:40:19+00:00,[],https://api.github.com/licenses/gpl-3.0
285,https://github.com/ken-diep/Digital-Systems-Design-Game.git,2018-10-22 14:25:02+00:00,A platformer game coded in Verilog for the Nexys 4 DDR Artix-7 FPGA.,0,ken-diep/Digital-Systems-Design-Game,154157956,Verilog,Digital-Systems-Design-Game,7,0,2023-09-11 04:55:05+00:00,"['verilog', 'game', 'game-development', 'fpga', 'nexys4ddr']",None
286,https://github.com/RealTanYou/grp1-8_mojo_16-bit_alu.git,2018-10-30 09:46:13+00:00,"A 16-bit ALU done on MOJO V3, for SUTD 50.002 Computational Structures",0,RealTanYou/grp1-8_mojo_16-bit_alu,155360711,Verilog,grp1-8_mojo_16-bit_alu,1669,0,2020-11-12 07:11:31+00:00,[],None
287,https://github.com/rbrink63/480_assign3.git,2018-10-30 17:03:52+00:00,,0,rbrink63/480_assign3,155424893,Verilog,480_assign3,79,0,2018-11-02 14:30:33+00:00,[],None
288,https://github.com/nicky1214/16BitALU.git,2018-10-30 18:47:34+00:00,FPGA 16Bit ALU,0,nicky1214/16BitALU,155439109,Verilog,16BitALU,1355,0,2018-10-30 18:48:45+00:00,[],None
289,https://github.com/Bartiszny/HDLProjects.git,2018-10-27 23:31:21+00:00,,0,Bartiszny/HDLProjects,155018855,Verilog,HDLProjects,3,0,2018-10-27 23:36:05+00:00,[],None
290,https://github.com/velef/fifo_cosimulation.git,2018-10-28 19:34:15+00:00,,0,velef/fifo_cosimulation,155108038,Verilog,fifo_cosimulation,148,0,2018-12-16 23:50:32+00:00,[],None
291,https://github.com/minyun168/IC_design.git,2018-11-02 15:21:09+00:00,,0,minyun168/IC_design,155884477,Verilog,IC_design,20,0,2018-12-15 15:59:20+00:00,[],None
292,https://github.com/smelvinsky/alu-verilog.git,2018-11-03 11:06:41+00:00,simple ALU example,0,smelvinsky/alu-verilog,155975207,Verilog,alu-verilog,6,0,2018-11-06 01:37:45+00:00,[],None
293,https://github.com/chiraagk7/16BitProcessor.git,2018-11-04 19:58:26+00:00,16-bit processor for ELEC 326 Labs 3/4,0,chiraagk7/16BitProcessor,156119435,Verilog,16BitProcessor,37,0,2019-05-01 23:19:50+00:00,[],None
294,https://github.com/DinuDiana/Transition-of-blocks-VGA_keyboard.git,2018-10-25 18:37:19+00:00,Displays colored blocks that can be moved from keyboard - for the Altera DE1 FPGA Board - Verilog,1,DinuDiana/Transition-of-blocks-VGA_keyboard,154719894,Verilog,Transition-of-blocks-VGA_keyboard,1364,0,2019-02-26 10:00:35+00:00,[],None
295,https://github.com/DinuDiana/VGA-Controller.git,2018-10-25 16:52:02+00:00,VGA Controller for Altera DE1 FPGA Board - Verilog,1,DinuDiana/VGA-Controller,154706512,Verilog,VGA-Controller,1077,0,2019-02-26 09:39:14+00:00,[],None
296,https://github.com/dacong666/16bitALU.git,2018-10-26 08:43:46+00:00,,0,dacong666/16bitALU,154804215,Verilog,16bitALU,271,0,2018-10-26 08:55:32+00:00,[],None
297,https://github.com/Tantuway/Stopwatch.git,2018-10-23 18:47:26+00:00,,0,Tantuway/Stopwatch,154380044,Verilog,Stopwatch,11,0,2018-10-23 19:28:38+00:00,[],None
298,https://github.com/palca2093/Proyecto_2.git,2018-11-07 21:34:07+00:00,Repo del proyecto 2,0,palca2093/Proyecto_2,156611030,Verilog,Proyecto_2,59,0,2018-11-08 22:04:16+00:00,[],None
299,https://github.com/paintinggalaxy/computer_organization.git,2018-10-23 18:31:10+00:00,BUAA computer organization source code for project 1 ~8,0,paintinggalaxy/computer_organization,154378009,Verilog,computer_organization,266,0,2018-10-23 18:31:13+00:00,[],None
300,https://github.com/FlyingAlpaca0/Stepper-Motor-Character-Dial.git,2018-10-15 01:06:39+00:00,,0,FlyingAlpaca0/Stepper-Motor-Character-Dial,153034409,Verilog,Stepper-Motor-Character-Dial,9,0,2018-10-15 01:12:19+00:00,[],None
301,https://github.com/ssreekanth2000/HW4.git,2018-10-11 21:15:26+00:00,,0,ssreekanth2000/HW4,152656796,Verilog,HW4,3211,0,2018-10-12 03:37:09+00:00,[],None
302,https://github.com/JackieAnj/CSC258.git,2018-10-12 03:03:02+00:00,Labs related to Computer Organization,0,JackieAnj/CSC258,152686587,Verilog,CSC258,1456,0,2018-10-12 03:04:03+00:00,[],None
303,https://github.com/jsofka/369lab9-18.git,2018-10-12 06:53:33+00:00,,0,jsofka/369lab9-18,152706941,Verilog,369lab9-18,14,0,2018-10-16 16:52:04+00:00,[],None
304,https://github.com/LimSean/16-Bit-ALU.git,2018-10-30 21:45:32+00:00,16 Bit ALU Functions Implemented on FPGA MOJO v3 in lucid,0,LimSean/16-Bit-ALU,155460318,Verilog,16-Bit-ALU,2059,0,2018-11-25 17:27:39+00:00,[],None
305,https://github.com/concavegit/mips-subset.git,2018-10-22 23:41:51+00:00,An implementation of a subset of MIPS CPU,0,concavegit/mips-subset,154231797,Verilog,mips-subset,401,0,2018-11-02 14:53:29+00:00,[],None
306,https://github.com/BeckDevil/cordic-processor.git,2018-10-22 19:02:34+00:00,FPGA prototyping of pipe-lined Cordic Processor ,0,BeckDevil/cordic-processor,154199685,Verilog,cordic-processor,560,0,2018-10-22 19:21:17+00:00,[],https://api.github.com/licenses/gpl-3.0
307,https://github.com/karamveer17156/Verilog-Hello-World-Code.git,2018-10-14 06:57:07+00:00,A simple Verilog Code to print Hello World on Internal SSD of FPGA using fsm,0,karamveer17156/Verilog-Hello-World-Code,152947813,Verilog,Verilog-Hello-World-Code,19,0,2018-10-14 07:01:02+00:00,[],None
308,https://github.com/Dynamitelaw/AdvancedLogicProject.git,2018-10-19 18:01:04+00:00,,0,Dynamitelaw/AdvancedLogicProject,153822384,Verilog,AdvancedLogicProject,80746,0,2018-12-21 07:41:51+00:00,[],None
309,https://github.com/ThatOtherMikeGuy/0-59counter.git,2018-10-31 17:16:44+00:00,counter for a clock that needs to roll over from 59-0,0,ThatOtherMikeGuy/0-59counter,155596218,Verilog,0-59counter,1,0,2018-10-31 17:17:02+00:00,[],None
310,https://github.com/sethulaksh/ee216a_project.git,2018-11-09 21:49:28+00:00,,0,sethulaksh/ee216a_project,156921869,Verilog,ee216a_project,196,0,2018-11-15 09:07:46+00:00,[],None
311,https://github.com/nishant3101/Door-Lock.git,2018-11-10 09:14:30+00:00,A password oriented door lock circuit coded in Verilog and tested on Basys-3 FPGA.,0,nishant3101/Door-Lock,156965441,Verilog,Door-Lock,14,0,2018-11-10 17:58:10+00:00,[],None
312,https://github.com/sarthak-chakraborty/KGPRISC.git,2018-11-03 12:23:16+00:00,Single Cycle CPU design (RISC architecture) developed in Xilinx ISE 14.7 using Verilog,0,sarthak-chakraborty/KGPRISC,155980656,Verilog,KGPRISC,871,0,2020-07-15 13:24:10+00:00,"['risc-architecture', 'single-cycle-processor', 'verilog', 'coursework', 'computer-architecture']",None
313,https://github.com/c-thao/cecs440.git,2018-10-27 20:52:49+00:00,,0,c-thao/cecs440,155008281,Verilog,cecs440,172,0,2018-10-31 05:46:37+00:00,[],None
314,https://github.com/NeilNie/DisplaysNumbers_Lab2.git,2018-10-29 13:37:00+00:00,Verilog Lab 2. Working with seven segment displays. DA CS 603,0,NeilNie/DisplaysNumbers_Lab2,155217800,Verilog,DisplaysNumbers_Lab2,23385,0,2018-11-17 21:15:27+00:00,[],https://api.github.com/licenses/mit
315,https://github.com/in1813/test.git,2018-10-23 10:57:04+00:00,,0,in1813/test,154312280,Verilog,test,0,0,2018-10-23 11:09:10+00:00,[],None
316,https://github.com/KobeHV/cpu.git,2018-11-08 14:49:31+00:00,,0,KobeHV/cpu,156722019,Verilog,cpu,14,0,2018-11-21 01:00:58+00:00,[],None
317,https://github.com/dyuanjia/16-bit-Game.git,2018-11-01 07:48:55+00:00,,0,dyuanjia/16-bit-Game,155680385,Verilog,16-bit-Game,4124,0,2018-12-06 07:59:58+00:00,[],None
318,https://github.com/igorbvaz/processador_pipeline.git,2018-11-02 18:53:56+00:00,,0,igorbvaz/processador_pipeline,155909252,Verilog,processador_pipeline,32436,0,2018-12-20 01:07:27+00:00,[],None
319,https://github.com/weinoh/ece552_project_processor_design.git,2018-10-16 20:00:05+00:00,ece552 phase 1,0,weinoh/ece552_project_processor_design,153346482,Verilog,ece552_project_processor_design,42,0,2018-10-16 20:05:50+00:00,[],None
320,https://github.com/VineelaVelicheti/Verilog-Projects.git,2018-10-26 19:21:03+00:00,,0,VineelaVelicheti/Verilog-Projects,154883700,Verilog,Verilog-Projects,14295,0,2018-10-26 19:22:43+00:00,[],None
321,https://github.com/claireLI1998/Verilog_practice.git,2018-10-25 04:33:24+00:00,,0,claireLI1998/Verilog_practice,154610494,Verilog,Verilog_practice,22864,0,2019-04-14 20:07:55+00:00,[],None
322,https://github.com/william31212/verilog.git,2018-11-12 09:00:32+00:00,put the verilog,0,william31212/verilog,157184429,Verilog,verilog,1287,0,2019-01-07 11:03:35+00:00,[],None
323,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex_UltraScalePlus.git,2018-11-12 07:33:32+00:00,,1,BeeBeansTechnologies/SiTCP_Netlist_for_Virtex_UltraScalePlus,157173700,Verilog,SiTCP_Netlist_for_Virtex_UltraScalePlus,543,0,2018-11-12 07:35:12+00:00,[],
324,https://github.com/adamsatar/space-2433.git,2018-11-14 19:12:13+00:00,currently being ported to a Zync chip to implement game mechanics using an ARM core,0,adamsatar/space-2433,157598005,Verilog,space-2433,3005,0,2019-01-10 00:25:40+00:00,[],None
325,https://github.com/jrs322/EECS318Lab2.git,2018-11-13 16:55:59+00:00,,0,jrs322/EECS318Lab2,157414999,Verilog,EECS318Lab2,22,0,2019-04-05 18:25:04+00:00,[],None
326,https://github.com/aungkm23/Light-Sensor-with-VGA-on-Basys-3.git,2018-11-12 21:42:55+00:00,,0,aungkm23/Light-Sensor-with-VGA-on-Basys-3,157281003,Verilog,Light-Sensor-with-VGA-on-Basys-3,2,0,2018-11-15 21:40:33+00:00,[],None
327,https://github.com/ibreakoutx/sha256.git,2018-10-25 16:42:40+00:00,,1,ibreakoutx/sha256,154705250,Verilog,sha256,62,0,2023-12-05 11:32:24+00:00,[],None
328,https://github.com/zohashazaib/control_unit.git,2018-10-31 07:21:12+00:00,control_unit,0,zohashazaib/control_unit,155515427,Verilog,control_unit,2,0,2018-10-31 07:28:25+00:00,[],None
329,https://github.com/raj4tshenoy/LDL.git,2018-11-07 10:43:22+00:00,Implementation of logic design using verilog.,0,raj4tshenoy/LDL,156531404,Verilog,LDL,38,0,2018-11-07 10:58:13+00:00,[],None
330,https://github.com/RoneyJ/EECS318.git,2018-10-30 15:42:10+00:00,,0,RoneyJ/EECS318,155411636,Verilog,EECS318,2587,0,2018-12-15 00:26:17+00:00,[],None
331,https://github.com/BurningBagel/Lab3OAC.git,2018-10-28 18:30:36+00:00,,0,BurningBagel/Lab3OAC,155102443,Verilog,Lab3OAC,38115,0,2018-11-13 23:08:58+00:00,[],None
332,https://github.com/piroton/50-002-mojo-alu.git,2018-10-29 07:06:15+00:00,Mojo ALU for 50.002,0,piroton/50-002-mojo-alu,155167066,Verilog,50-002-mojo-alu,2196,0,2019-04-01 03:13:06+00:00,[],None
333,https://github.com/Cary-Xx/Lab-4.git,2018-10-27 13:19:12+00:00,Make changes to CG3207 Lab4 ,0,Cary-Xx/Lab-4,154966715,Verilog,Lab-4,26,0,2018-10-27 14:25:02+00:00,[],None
334,https://github.com/babba16/Veri-Labs.git,2018-10-28 21:58:47+00:00,Verilog Experiment,0,babba16/Veri-Labs,155119784,Verilog,Veri-Labs,55813,0,2019-02-21 16:56:12+00:00,[],None
335,https://github.com/Ali-Sbeiti/CS4341-ALU.git,2018-11-14 06:22:51+00:00,Icarus verilog basic ALU,0,Ali-Sbeiti/CS4341-ALU,157501213,Verilog,CS4341-ALU,10,0,2019-06-05 00:48:32+00:00,[],None
336,https://github.com/serfedor/Labs_MIPS_Proc.git,2018-11-12 11:12:01+00:00,,0,serfedor/Labs_MIPS_Proc,157201323,Verilog,Labs_MIPS_Proc,61,0,2018-11-12 11:19:20+00:00,[],None
337,https://github.com/AlonLib/LD.git,2018-11-14 09:59:04+00:00,234262 - Logic Design,0,AlonLib/LD,157528076,Verilog,LD,5,0,2019-02-11 11:30:15+00:00,[],None
338,https://github.com/Keb-L/EE371_Lab5.git,2018-11-13 18:05:42+00:00,E E 371: Digital Design,0,Keb-L/EE371_Lab5,157424065,Verilog,EE371_Lab5,354,0,2018-11-16 18:48:39+00:00,[],None
339,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_VC707_SFP.git,2018-11-12 07:45:23+00:00,,1,BeeBeansTechnologies/SiTCP_Sample_Code_for_VC707_SFP,157175124,Verilog,SiTCP_Sample_Code_for_VC707_SFP,910,0,2018-11-12 07:47:36+00:00,[],
340,https://github.com/seckincengiz/fpga-spartan3e-examples.git,2018-11-10 22:34:31+00:00,My Old Spartan 3E Projects,0,seckincengiz/fpga-spartan3e-examples,157027511,Verilog,fpga-spartan3e-examples,6,0,2021-04-23 15:10:25+00:00,[],None
341,https://github.com/gohuynh/tetris350.git,2018-11-11 20:25:01+00:00,,1,gohuynh/tetris350,157117907,Verilog,tetris350,1736,0,2018-12-06 16:13:35+00:00,[],None
342,https://github.com/yuzeng2333/lab3.git,2018-11-05 21:57:33+00:00,,0,yuzeng2333/lab3,156288800,Verilog,lab3,19736,0,2018-11-05 22:15:03+00:00,[],None
343,https://github.com/xxxbano/v_tools.git,2018-11-06 16:02:22+00:00,verilog library,0,xxxbano/v_tools,156409705,Verilog,v_tools,195,0,2022-03-21 01:15:46+00:00,[],None
344,https://github.com/mphschwarz/pro5E.git,2018-11-05 09:22:11+00:00,,0,mphschwarz/pro5E,156191235,Verilog,pro5E,186341,0,2019-01-14 09:47:46+00:00,[],None
345,https://github.com/yarinbar/ld_hw_1.git,2018-11-05 15:38:31+00:00,,0,yarinbar/ld_hw_1,156241126,Verilog,ld_hw_1,37,0,2023-01-28 03:47:12+00:00,[],None
346,https://github.com/xcjthu/MIPS32CPU.git,2018-10-27 01:23:37+00:00,MIPS 32 cpu,0,xcjthu/MIPS32CPU,154911487,Verilog,MIPS32CPU,461,0,2018-11-22 14:51:11+00:00,[],None
347,https://github.com/TeemoKill/1D-16bit-ALU.git,2018-10-29 14:47:50+00:00,,0,TeemoKill/1D-16bit-ALU,155228982,Verilog,1D-16bit-ALU,4347,0,2018-10-30 14:36:40+00:00,[],None
348,https://github.com/shreya231191/CacheCompression.git,2018-10-27 10:13:45+00:00,RE,0,shreya231191/CacheCompression,154950767,Verilog,CacheCompression,8844,0,2018-12-10 22:25:28+00:00,[],None
349,https://github.com/ITBA-E3-2018/tpf-team-5.git,2018-10-28 14:37:03+00:00,tpf-team-5 created by GitHub Classroom,0,ITBA-E3-2018/tpf-team-5,155080791,Verilog,tpf-team-5,40244,0,2018-11-23 04:58:49+00:00,[],None
350,https://github.com/vinhvu97/CECS-201.git,2018-10-23 04:15:42+00:00,Basic topics in combinational and sequential switching circuits with applications to the design of digital devices. Introduction to Electronic Design Automation (EDA) tools. Laboratory projects with Field Programmable Gate Arrays (FPGA),0,vinhvu97/CECS-201,154261062,Verilog,CECS-201,7,0,2018-10-23 04:24:04+00:00,[],None
351,https://github.com/AndreFAgostinho/ECOMPproj.git,2018-10-23 17:44:37+00:00,,0,AndreFAgostinho/ECOMPproj,154371523,Verilog,ECOMPproj,3992,0,2018-12-24 16:31:20+00:00,[],https://api.github.com/licenses/mit
352,https://github.com/eortizc/RISCV.git,2018-10-18 04:28:03+00:00,Scratchpad,0,eortizc/RISCV,153563594,Verilog,RISCV,7,0,2018-11-06 04:15:57+00:00,[],None
353,https://github.com/awkwrdwizard/FYP.git,2018-10-31 05:18:20+00:00,,0,awkwrdwizard/FYP,155502746,Verilog,FYP,2044,0,2018-11-06 10:37:04+00:00,[],None
354,https://github.com/AlbertGuan/ECE5760.git,2018-10-31 04:45:59+00:00,,0,AlbertGuan/ECE5760,155500159,Verilog,ECE5760,22,0,2018-10-31 04:47:22+00:00,[],None
355,https://github.com/karamveer17156/Embedded-Logic-Design1.git,2018-10-13 19:21:09+00:00,Verilog codes and tutorial for beginners ,1,karamveer17156/Embedded-Logic-Design1,152906549,Verilog,Embedded-Logic-Design1,17,0,2019-10-02 16:49:33+00:00,[],None
356,https://github.com/lanfenson/CompArch-HW4.git,2018-10-12 12:49:04+00:00,,0,lanfenson/CompArch-HW4,152749730,Verilog,CompArch-HW4,63,0,2018-10-12 13:44:45+00:00,[],None
357,https://github.com/FernandoOrtiz/Spark_Architecture.git,2018-10-12 16:58:28+00:00,,0,FernandoOrtiz/Spark_Architecture,152782354,Verilog,Spark_Architecture,6,0,2018-10-12 16:58:37+00:00,[],None
358,https://github.com/WiseWillian/verilog-processor.git,2018-10-19 18:51:00+00:00,,0,WiseWillian/verilog-processor,153827924,Verilog,verilog-processor,2,0,2018-10-19 18:53:03+00:00,[],None
359,https://github.com/bkchan96/ECE4305Lab8.git,2018-10-21 20:37:42+00:00,,0,bkchan96/ECE4305Lab8,154050030,Verilog,ECE4305Lab8,44,0,2018-10-24 19:18:49+00:00,[],None
360,https://github.com/Siddharthasenapati/ARM.git,2018-10-22 14:10:17+00:00,,0,Siddharthasenapati/ARM,154155495,Verilog,ARM,387,0,2018-12-16 13:33:56+00:00,[],None
361,https://github.com/Siddhartha15/Verilog.git,2018-10-22 16:36:17+00:00,,0,Siddhartha15/Verilog,154178577,Verilog,Verilog,1878,0,2019-09-04 18:34:41+00:00,[],None
362,https://github.com/weisystak/Pipeline-CPU.git,2018-10-11 04:35:52+00:00,,0,weisystak/Pipeline-CPU,152531696,Verilog,Pipeline-CPU,14,0,2018-10-11 09:00:10+00:00,[],None
363,https://github.com/jswang/bruce_in_a_box.git,2018-10-13 21:52:54+00:00,Real Time Augmented Reality on an FPGA,0,jswang/bruce_in_a_box,152917542,Verilog,bruce_in_a_box,45576,0,2018-10-13 22:52:47+00:00,[],None
364,https://github.com/victorjiefu/FPGA-guitar-hero.git,2018-10-15 20:39:15+00:00,guitar hero game remade in Verilog on FPGA,0,victorjiefu/FPGA-guitar-hero,153178529,Verilog,FPGA-guitar-hero,15197,0,2020-04-21 01:37:33+00:00,[],None
365,https://github.com/Rajath-S/program-counter.git,2018-10-16 19:54:33+00:00,,0,Rajath-S/program-counter,153345790,Verilog,program-counter,39,0,2018-10-16 19:56:52+00:00,[],None
366,https://github.com/CassiopeiaR/ECOP.git,2018-10-17 10:53:45+00:00,计算机组成原理实验课,1,CassiopeiaR/ECOP,153441500,Verilog,ECOP,13864,0,2019-12-02 09:46:37+00:00,[],None
367,https://github.com/mehedi050/or1200_immu_top.git,2018-10-17 07:44:23+00:00,,0,mehedi050/or1200_immu_top,153416276,Verilog,or1200_immu_top,20,0,2018-10-17 07:50:51+00:00,[],None
368,https://github.com/yiming-ecnu/SCCPU.git,2018-10-17 16:20:34+00:00,单周期cpu设计,0,yiming-ecnu/SCCPU,153487988,Verilog,SCCPU,245,0,2018-11-15 08:24:49+00:00,[],None
369,https://github.com/dangerggg/MIPS32-Fighting.git,2018-10-18 05:08:34+00:00,,0,dangerggg/MIPS32-Fighting,153566498,Verilog,MIPS32-Fighting,2106,0,2018-11-28 18:42:05+00:00,[],None
370,https://github.com/hercules8088/Verilog_trash.git,2018-10-18 16:57:17+00:00,,0,hercules8088/Verilog_trash,153658024,Verilog,Verilog_trash,5,0,2019-10-12 19:45:01+00:00,[],None
371,https://github.com/tertiarycourses/VerilogFPGATraining.git,2018-10-29 04:51:24+00:00,Exercise files for Verilog Programming Training for FPGA,0,tertiarycourses/VerilogFPGATraining,155153810,Verilog,VerilogFPGATraining,11,0,2018-10-29 04:58:26+00:00,"['verilog', 'verilog-hdl']",None
372,https://github.com/nishilajima/Simple-RISC-Machine.git,2018-10-30 00:12:29+00:00,RTL design of a simple RISC Machine synthesizable onto the Cyclone V SE FPGA on the DE1-SoC,1,nishilajima/Simple-RISC-Machine,155298450,Verilog,Simple-RISC-Machine,816,0,2020-06-25 20:10:53+00:00,[],None
373,https://github.com/gerikkub/TURTLE.git,2018-10-27 20:08:32+00:00,Technically Usable RISC-V rTL Exersize,0,gerikkub/TURTLE,155004694,Verilog,TURTLE,78,0,2019-01-30 03:19:22+00:00,[],https://api.github.com/licenses/mit
374,https://github.com/omrids/AddressTranslationAndIramCache.git,2018-10-23 16:10:30+00:00,HUJI project Group 327,0,omrids/AddressTranslationAndIramCache,154358915,Verilog,AddressTranslationAndIramCache,14930,0,2019-08-28 15:43:08+00:00,[],None
375,https://github.com/bkchan96/ECE4305Lab9b.git,2018-10-24 23:53:30+00:00,,0,bkchan96/ECE4305Lab9b,154584147,Verilog,ECE4305Lab9b,5,0,2018-10-29 21:12:48+00:00,[],None
376,https://github.com/victorlb25/cl2.git,2018-10-25 18:22:16+00:00,,0,victorlb25/cl2,154717946,Verilog,cl2,560,0,2018-10-25 18:24:27+00:00,[],None
377,https://github.com/luiscameroo/fpga_audiovisualizer.git,2018-10-21 02:24:09+00:00,ECE241 - Digital Systems - Final Project,0,luiscameroo/fpga_audiovisualizer,153966281,Verilog,fpga_audiovisualizer,10283,0,2018-10-21 03:08:16+00:00,[],None
378,https://github.com/snxiong/Adder-Subtractor-5-bit.git,2018-10-27 03:34:18+00:00,,0,snxiong/Adder-Subtractor-5-bit,154922403,Verilog,Adder-Subtractor-5-bit,2,0,2018-12-12 21:03:25+00:00,[],None
379,https://github.com/ruddha21/RTL-design-codes.git,2018-10-30 20:00:28+00:00,,0,ruddha21/RTL-design-codes,155448424,Verilog,RTL-design-codes,3,0,2018-10-30 20:01:21+00:00,[],None
380,https://github.com/ishaanthakur/Heart-Rate-Monitor.git,2018-11-12 00:36:45+00:00,A full micro-processor capable of executing sequential code including branching and halting logic. ,0,ishaanthakur/Heart-Rate-Monitor,157135695,Verilog,Heart-Rate-Monitor,737,0,2019-12-01 04:22:48+00:00,[],https://api.github.com/licenses/mit
381,https://github.com/DarkPalladium/Codificador-Morse.git,2018-11-08 13:38:36+00:00,Projeto desenvolvido para disciplina CCF 251F - INTRODUÇÃO AOS SISTEMAS LÓGICOS DIGITAIS da UFV - Campus Florestal,0,DarkPalladium/Codificador-Morse,156712378,Verilog,Codificador-Morse,981,0,2022-11-22 22:58:32+00:00,[],None
382,https://github.com/eomwonju/2017_LogicCircuitDesign.git,2018-11-12 13:13:36+00:00,,0,eomwonju/2017_LogicCircuitDesign,157215883,Verilog,2017_LogicCircuitDesign,14,0,2018-11-12 13:19:58+00:00,[],None
383,https://github.com/DanNicolau/fpga-daw.git,2018-11-11 08:19:25+00:00,"A digital audio workstation made using verilog and a cyclone V fpga, input from keyboard, output to speaker and vga",0,DanNicolau/fpga-daw,157060420,Verilog,fpga-daw,35,0,2023-01-28 05:23:44+00:00,[],None
384,https://github.com/SyahX/risc-v.git,2018-11-14 15:06:45+00:00,,0,SyahX/risc-v,157566365,Verilog,risc-v,557,0,2019-01-05 12:55:59+00:00,[],None
385,https://github.com/Krohnis/Verilog-Computer-Organizations.git,2018-10-23 07:05:07+00:00,,0,Krohnis/Verilog-Computer-Organizations,154278820,Verilog,Verilog-Computer-Organizations,14,0,2018-10-23 07:54:40+00:00,[],None
386,https://github.com/DiyaJ/Processor-Design.git,2018-10-23 10:37:15+00:00,Error Correction and Detection Module,0,DiyaJ/Processor-Design,154309939,Verilog,Processor-Design,250,0,2019-01-21 23:10:42+00:00,[],None
387,https://github.com/matthewying/git_ignore.git,2018-10-23 00:40:03+00:00,,0,matthewying/git_ignore,154236584,Verilog,git_ignore,43184,0,2018-10-23 00:42:19+00:00,[],None
388,https://github.com/alti21/Processor_MicroArchitecture.git,2018-10-26 18:06:52+00:00,Various labs done in my digital design courses at San Jose State University,0,alti21/Processor_MicroArchitecture,154874664,Verilog,Processor_MicroArchitecture,65599,0,2019-08-24 20:19:50+00:00,[],None
389,https://github.com/jasonsu0211230/single_cycle_cpu.git,2018-11-04 03:06:41+00:00,,0,jasonsu0211230/single_cycle_cpu,156044399,Verilog,single_cycle_cpu,7,0,2018-11-04 03:11:09+00:00,[],None
390,https://github.com/liuyh73/ECOP.git,2018-11-04 10:20:46+00:00,,0,liuyh73/ECOP,156070259,Verilog,ECOP,30846,0,2018-11-04 10:25:17+00:00,[],None
391,https://github.com/AdDraw/Hard_Video_Processing.git,2018-11-10 10:46:14+00:00,Hardware Video Processing on FPGA,0,AdDraw/Hard_Video_Processing,156971787,Verilog,Hard_Video_Processing,1555,0,2019-02-28 14:44:05+00:00,[],https://api.github.com/licenses/mit
392,https://github.com/mayawarrier/raycast-3D-CycloneFPGA.git,2018-11-11 00:28:27+00:00,A Wolfenstein-3D-style ray-casting engine for Cyclone V FPGAs.,0,mayawarrier/raycast-3D-CycloneFPGA,157034059,Verilog,raycast-3D-CycloneFPGA,217,0,2023-04-05 01:46:38+00:00,[],None
393,https://github.com/jiawenqi11/ab.git,2018-11-02 14:26:28+00:00,,0,jiawenqi11/ab,155877123,Verilog,ab,28,0,2018-12-02 00:45:26+00:00,[],None
394,https://github.com/lifeishard/DE2-Synthesizer.git,2018-11-02 17:52:57+00:00,Bass synthesizer and sequencer implemented on FPGA for class project back in 2014,0,lifeishard/DE2-Synthesizer,155902722,Verilog,DE2-Synthesizer,13363,0,2018-11-02 19:38:01+00:00,[],None
395,https://github.com/Erkin97-zz/MIPS-design.git,2018-11-03 07:06:50+00:00,,0,Erkin97-zz/MIPS-design,155959307,Verilog,MIPS-design,192,0,2018-11-20 12:26:07+00:00,[],None
396,https://github.com/quinnmagendanz/risc_processor.git,2018-11-02 20:45:16+00:00,Basic RISC processor in verilog for FPGA implementation,1,quinnmagendanz/risc_processor,155919751,Verilog,risc_processor,477,0,2018-12-13 17:47:55+00:00,[],None
397,https://github.com/taoluezhou/test.git,2018-11-09 12:36:15+00:00,,0,taoluezhou/test,156859967,Verilog,test,0,0,2018-11-09 12:52:47+00:00,[],None
398,https://github.com/Double-oxygeN/lab_6.git,2018-11-09 10:16:36+00:00,Research Project,0,Double-oxygeN/lab_6,156845434,Verilog,lab_6,74,0,2018-12-03 08:21:15+00:00,[],None
399,https://github.com/ie700723/Examen_2_CornejoLara.git,2018-11-09 14:53:16+00:00,,0,ie700723/Examen_2_CornejoLara,156876304,Verilog,Examen_2_CornejoLara,172,0,2018-11-09 15:00:45+00:00,[],None
400,https://github.com/shishu8385/spi_core.git,2018-10-24 02:07:55+00:00,Simple but good enough spi core ,0,shishu8385/spi_core,154424341,Verilog,spi_core,204,0,2020-06-09 18:45:54+00:00,[],https://api.github.com/licenses/gpl-3.0
401,https://github.com/ramk94/SimpleBOT.git,2018-10-14 22:04:07+00:00,Simple Bot for ECE 540 Project #1,0,ramk94/SimpleBOT,153023217,Verilog,SimpleBOT,402,0,2019-06-11 05:50:53+00:00,[],https://api.github.com/licenses/mit
402,https://github.com/NIanBeIx/Mojo-FPGA-16-bits-ALU-in-Lucid.git,2018-10-30 18:19:22+00:00,,0,NIanBeIx/Mojo-FPGA-16-bits-ALU-in-Lucid,155435315,Verilog,Mojo-FPGA-16-bits-ALU-in-Lucid,1744,0,2018-10-30 21:25:28+00:00,[],None
403,https://github.com/chiayewken/16-Bit-ALU-on-Mojo-FPGA.git,2018-10-30 16:55:05+00:00,,0,chiayewken/16-Bit-ALU-on-Mojo-FPGA,155423721,Verilog,16-Bit-ALU-on-Mojo-FPGA,462,0,2018-10-30 17:00:39+00:00,[],None
404,https://github.com/oliverschwartz/circuitry.git,2018-11-01 01:37:25+00:00,"A series of mini-projects in Verilog, culminating in a synthesizable 16 instruction processor",0,oliverschwartz/circuitry,155645635,Verilog,circuitry,16877,0,2019-04-24 01:45:04+00:00,[],None
405,https://github.com/kevin-gadek/fp_mul.git,2018-10-31 23:14:23+00:00,,0,kevin-gadek/fp_mul,155634881,Verilog,fp_mul,13,0,2018-11-01 02:23:19+00:00,[],None
406,https://github.com/kgonz224/CPU.git,2018-10-30 23:04:44+00:00,,0,kgonz224/CPU,155467968,Verilog,CPU,202,0,2018-11-24 15:32:12+00:00,[],None
407,https://github.com/ewesterhoff/Lab4.git,2018-11-05 02:54:17+00:00,Computer Architecture Fall 2018,0,ewesterhoff/Lab4,156151939,Verilog,Lab4,1811,0,2018-11-16 03:23:30+00:00,[],None
408,https://github.com/yjiang0929/Lab4.git,2018-11-05 01:08:28+00:00,Repository for Comp Arch Lab4,0,yjiang0929/Lab4,156141839,Verilog,Lab4,478,0,2018-11-15 16:37:18+00:00,[],None
409,https://github.com/Ali-Omrani/Computer-Architecture.git,2018-11-07 08:26:27+00:00,"Computer assignments of ""Computer Architecture"" Course at the University of Tehran",0,Ali-Omrani/Computer-Architecture,156513965,Verilog,Computer-Architecture,16,0,2018-11-08 06:03:01+00:00,[],None
410,https://github.com/joshuabae/ELEC-326.git,2018-11-07 21:19:51+00:00,Digital Logic Design,0,joshuabae/ELEC-326,156609477,Verilog,ELEC-326,2013,0,2018-11-22 02:48:47+00:00,[],None
411,https://github.com/Pejoicen/extra.git,2018-11-13 12:30:09+00:00,,0,Pejoicen/extra,157377062,Verilog,extra,3,0,2018-11-13 12:31:08+00:00,[],None
412,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_SFP.git,2018-11-12 07:52:16+00:00,,2,BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_SFP,157175910,Verilog,SiTCP_Sample_Code_for_AC701_SFP,919,0,2022-06-07 06:07:22+00:00,[],
413,https://github.com/parthsagar2010/Verilog.git,2018-11-14 01:50:47+00:00,Verilog Coding,0,parthsagar2010/Verilog,157473963,Verilog,Verilog,9,0,2018-11-14 01:57:09+00:00,[],None
414,https://github.com/Daniel-International/Project3.git,2018-11-14 20:28:33+00:00,Verilog design of 32 bit CPU,0,Daniel-International/Project3,157606875,Verilog,Project3,12,0,2020-08-21 17:39:08+00:00,[],None
415,https://github.com/Fabio752/VERI.git,2018-11-14 12:42:39+00:00,ICL second year Electronic Lab experiment on Verilog,0,Fabio752/VERI,157547194,Verilog,VERI,879,0,2019-11-28 16:49:30+00:00,[],None
416,https://github.com/skyking94/DES-DPA.git,2018-10-11 11:31:28+00:00,Differential Power Analysis on DES Encryption Algorithm Running on an FPGA,0,skyking94/DES-DPA,152581089,Verilog,DES-DPA,264,0,2018-10-11 15:20:10+00:00,[],https://api.github.com/licenses/gpl-3.0
417,https://github.com/EmilyBlues/ComputerOrganizationLab.git,2018-10-12 07:50:41+00:00,,0,EmilyBlues/ComputerOrganizationLab,152713850,Verilog,ComputerOrganizationLab,2386,0,2018-10-12 07:57:44+00:00,[],None
418,https://github.com/zohashazaib/lab08.git,2018-10-17 09:16:26+00:00,,0,zohashazaib/lab08,153429210,Verilog,lab08,22,0,2018-10-17 09:17:15+00:00,[],None
419,https://github.com/yuteno/ReservoirComputingVerilog.git,2018-10-19 04:10:00+00:00,Reservoir Computing implementation in Verilog-HDL,0,yuteno/ReservoirComputingVerilog,153725271,Verilog,ReservoirComputingVerilog,2,0,2018-10-21 02:41:06+00:00,[],None
420,https://github.com/MatheusNascimentoti99/Control_MatrizLed.git,2018-10-28 00:50:30+00:00,,0,MatheusNascimentoti99/Control_MatrizLed,155022870,Verilog,Control_MatrizLed,4,0,2018-10-28 00:51:24+00:00,[],None
421,https://github.com/rplante97/ECE473-MIPS-Processor.git,2018-10-28 21:36:06+00:00,Implementation of a 5 stage MIPS pipeline processor,0,rplante97/ECE473-MIPS-Processor,155118053,Verilog,ECE473-MIPS-Processor,519548,0,2023-01-28 18:49:51+00:00,[],None
422,https://github.com/franciscotis/Microarquitetura.git,2018-10-18 15:50:18+00:00,,0,franciscotis/Microarquitetura,153649533,Verilog,Microarquitetura,18083,0,2018-10-22 17:47:25+00:00,[],None
423,https://github.com/tonggege001/DigitalCircuitsCourseDesign.git,2018-10-21 07:31:38+00:00,数字电路课程设计，洗衣机,0,tonggege001/DigitalCircuitsCourseDesign,153983944,Verilog,DigitalCircuitsCourseDesign,1461,0,2018-10-21 07:40:45+00:00,[],None
424,https://github.com/TruongLQ/thanhnv.git,2018-10-27 16:59:47+00:00,,0,TruongLQ/thanhnv,154988274,Verilog,thanhnv,0,0,2018-10-27 17:03:48+00:00,[],None
425,https://github.com/aparajits/LD_lab.git,2018-10-28 10:06:10+00:00,,0,aparajits/LD_lab,155057169,Verilog,LD_lab,5,0,2020-11-14 17:13:30+00:00,[],None
426,https://github.com/billybobozhu/16alu.git,2018-10-29 18:30:33+00:00,SUTD 1D 50.002,0,billybobozhu/16alu,155261438,Verilog,16alu,2116,0,2018-10-29 18:34:14+00:00,[],None
427,https://github.com/Xyro0-k/simple_mips_cpu.git,2018-11-10 09:15:51+00:00,HIT mips cpu ,0,Xyro0-k/simple_mips_cpu,156965540,Verilog,simple_mips_cpu,114217,0,2019-04-06 09:23:26+00:00,[],None
428,https://github.com/FujiiNoritsugu/Ogaki_Mini_Maker_Faire_2018.git,2018-10-31 20:39:11+00:00,OgakiMiniMakerFaire 2018用の資材,0,FujiiNoritsugu/Ogaki_Mini_Maker_Faire_2018,155620449,Verilog,Ogaki_Mini_Maker_Faire_2018,12,0,2018-10-31 21:32:35+00:00,[],None
429,https://github.com/noteisenheim/best-ca-project-eva.git,2018-11-14 15:35:39+00:00,,1,noteisenheim/best-ca-project-eva,157570595,Verilog,best-ca-project-eva,12,0,2018-11-17 17:17:41+00:00,[],None
430,https://github.com/Keb-L/EE371_Lab4.git,2018-11-02 20:24:24+00:00,E E 371: Digital Design Lab 4,0,Keb-L/EE371_Lab4,155917762,Verilog,EE371_Lab4,705,0,2018-11-07 08:47:43+00:00,[],None
431,https://github.com/tssu123/Monero-Phase2_verilog.git,2018-11-05 08:33:14+00:00,Monero phase2 verilog source code,0,tssu123/Monero-Phase2_verilog,156184933,Verilog,Monero-Phase2_verilog,28,0,2018-11-05 08:42:31+00:00,[],None
432,https://github.com/ariarostami/eecs151-proj.git,2018-10-20 03:38:45+00:00,,0,ariarostami/eecs151-proj,153866663,Verilog,eecs151-proj,16,0,2018-10-26 08:19:14+00:00,[],None
433,https://github.com/HunterBook/Lab1.git,2018-10-24 20:09:32+00:00,"Design and build an autonomous vehicle that can search a space, find four painted steel washers, and take the washers to a specified corner for each color. Do not hit other vehicles. Do not operate the motors if they are stalled. The beacons that identify the corners will consist of LEDs that blink at unique frequencies. Red washers go to the corner that flashes at 100 Hz, Green at 200 Hz, Yellow at 300 Hz, and Blue at 400 Hz.",1,HunterBook/Lab1,154562717,Verilog,Lab1,12,0,2018-12-08 23:47:20+00:00,[],None
434,https://github.com/FurlanV/MIPS-PIPELINE-FPGA.git,2018-11-01 01:01:59+00:00,"Synthesis of a version of the MIPS data path with Pipelines using a field-programmable gate array (FPGA). The FPGA is a programmable logic device that supports the implementation of digital circuits. Its configuration is usually specified using a hardware description language (HDL), in which case it will be done in Verilog",0,FurlanV/MIPS-PIPELINE-FPGA,155642567,Verilog,MIPS-PIPELINE-FPGA,3214,0,2018-11-01 01:08:49+00:00,[],None
435,https://github.com/ThatOtherMikeGuy/StopWatch-DigitalSystemProject.git,2018-10-31 17:20:12+00:00,Project for my digital system design class where we created a stop watch on the Basys 3 board displaying on the four built in 7-segment displays.,0,ThatOtherMikeGuy/StopWatch-DigitalSystemProject,155596699,Verilog,StopWatch-DigitalSystemProject,43,0,2018-10-31 17:25:55+00:00,[],None
436,https://github.com/cpebud/CECS301_Lab5.git,2018-10-23 03:21:51+00:00,,0,cpebud/CECS301_Lab5,154255479,Verilog,CECS301_Lab5,13,0,2018-10-23 03:23:21+00:00,[],None
437,https://github.com/carlosjosetam/TP_TEST_PHELMA.git,2018-10-23 11:55:23+00:00,,0,carlosjosetam/TP_TEST_PHELMA,154319812,Verilog,TP_TEST_PHELMA,7225,0,2018-10-23 15:25:50+00:00,[],None
438,https://github.com/codearpit07/DigitalClock.git,2018-11-08 00:56:32+00:00,,0,codearpit07/DigitalClock,156628962,Verilog,DigitalClock,0,0,2018-11-08 00:57:54+00:00,[],None
439,https://github.com/lyudchik/SiFO.git,2018-10-12 13:08:55+00:00,"Laboratory works on the ""Structural and functional organization of computers""",0,lyudchik/SiFO,152752188,Verilog,SiFO,12610,0,2019-02-23 08:06:14+00:00,[],None
440,https://github.com/NJnisarg/COA_ASSIGNMENTS.git,2018-10-14 12:57:35+00:00,COA course Assignments,0,NJnisarg/COA_ASSIGNMENTS,152973863,Verilog,COA_ASSIGNMENTS,2156,0,2018-10-15 17:57:08+00:00,[],None
441,https://github.com/millionvoid/ComputerOrganizationPrinciples.git,2018-10-15 02:38:58+00:00,组成原理Project2,0,millionvoid/ComputerOrganizationPrinciples,153043072,Verilog,ComputerOrganizationPrinciples,5758,0,2018-10-30 14:25:07+00:00,[],None
442,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Spartan7.git,2018-11-12 06:54:29+00:00,,0,BeeBeansTechnologies/SiTCP_Netlist_for_Spartan7,157169400,Verilog,SiTCP_Netlist_for_Spartan7,540,0,2022-05-09 07:15:26+00:00,[],
443,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_SFP.git,2018-11-12 07:50:26+00:00,,0,BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_SFP,157175698,Verilog,SiTCP_Sample_Code_for_KC705_SFP,912,0,2022-06-08 00:44:28+00:00,[],
444,https://github.com/liushiqi/FinalElec.git,2018-11-13 02:03:50+00:00,,0,liushiqi/FinalElec,157305338,Verilog,FinalElec,338,0,2019-01-18 13:00:31+00:00,[],None
445,https://github.com/j1m5s3/ADS_18.git,2018-11-11 02:01:44+00:00,,0,j1m5s3/ADS_18,157038994,Verilog,ADS_18,80,0,2018-11-11 23:23:45+00:00,[],None
446,https://github.com/shanthanu9/GCD-Verilog.git,2018-11-14 06:53:43+00:00,GCD of two numbers using verilog,0,shanthanu9/GCD-Verilog,157504653,Verilog,GCD-Verilog,3,0,2023-01-28 16:13:14+00:00,[],None
447,https://github.com/DCLab2018team03/lab2.git,2018-11-14 05:03:17+00:00,,0,DCLab2018team03/lab2,157493629,Verilog,lab2,337,0,2018-11-14 10:11:42+00:00,[],None
448,https://github.com/eigenform/metagecko.git,2018-11-14 20:48:40+00:00,[an unfinished] verilog implementation of an EXI device targeting the icoboard (iCE40-HX8K),0,eigenform/metagecko,157609086,Verilog,metagecko,11,0,2023-01-28 00:28:14+00:00,[],None
449,https://github.com/jerry-jho/idvr.git,2018-11-14 13:11:33+00:00,Common logic path,0,jerry-jho/idvr,157550807,Verilog,idvr,16,0,2018-11-14 14:51:59+00:00,[],https://api.github.com/licenses/gpl-3.0
450,https://github.com/himanshushkl691/Logic_Design_Memory_Chips.git,2018-10-20 23:40:52+00:00,,0,himanshushkl691/Logic_Design_Memory_Chips,153957863,Verilog,Logic_Design_Memory_Chips,8,0,2020-06-02 12:50:45+00:00,[],None
451,https://github.com/ChrisPVille/raisin64-nexys4ddr.git,2018-10-27 20:20:42+00:00,Reference implementation of the Raisin64 on a Nexys 4 DDR board,0,ChrisPVille/raisin64-nexys4ddr,155005690,Verilog,raisin64-nexys4ddr,3534,0,2019-03-28 00:24:56+00:00,[],https://api.github.com/licenses/apache-2.0
452,https://github.com/nooshin-taghavi/CAD-CA1.git,2018-10-27 19:13:10+00:00,"It is a  implement a matrix multiplication module.The module is intended to calculate the multiplication of two 𝑵 ∗ 𝑴 and 𝑴 ∗ 𝑵 matrix instances to get a new 𝑵 ∗ 𝑵 result matrix (𝑀,𝑁 ≥ 2)",0,nooshin-taghavi/CAD-CA1,155000217,Verilog,CAD-CA1,6,0,2020-11-21 22:54:52+00:00,[],None
453,https://github.com/tventura97/Digital-System-Design-Labs.git,2018-10-28 22:07:53+00:00,,0,tventura97/Digital-System-Design-Labs,155120439,Verilog,Digital-System-Design-Labs,7037,0,2018-10-29 14:46:56+00:00,[],None
454,https://github.com/himanshushkl691/Expression_Memory_Chip.git,2018-10-28 20:30:07+00:00,,0,himanshushkl691/Expression_Memory_Chip,155112683,Verilog,Expression_Memory_Chip,5,0,2018-10-28 20:49:02+00:00,[],None
455,https://github.com/teezhiyao/1D_ALU_CI03_7.git,2018-10-24 07:39:46+00:00,,0,teezhiyao/1D_ALU_CI03_7,154459081,Verilog,1D_ALU_CI03_7,12121,0,2023-01-28 19:37:34+00:00,[],None
456,https://github.com/cdbm/ProjetoHardwareCPU.git,2018-10-26 16:01:41+00:00,CPU MIPS,0,cdbm/ProjetoHardwareCPU,154860096,Verilog,ProjetoHardwareCPU,1932,0,2019-05-15 13:56:27+00:00,[],None
457,https://github.com/cyon13/aria.git,2018-11-13 11:57:37+00:00,,0,cyon13/aria,157372975,Verilog,aria,11,0,2018-11-13 12:03:36+00:00,[],None
458,https://github.com/DfX-NYUAD/3D-SM-Attack.git,2018-11-07 05:32:48+00:00,Proximity Attack for 3D ICs with Obfuscated F2F Mappings,1,DfX-NYUAD/3D-SM-Attack,156495002,Verilog,3D-SM-Attack,5800,0,2023-08-29 18:19:43+00:00,[],https://api.github.com/licenses/gpl-3.0
459,https://github.com/YohnWang/dearv.git,2018-11-11 10:46:24+00:00,dianke educational architecture for risc-v isa,0,YohnWang/dearv,157069977,Verilog,dearv,69,0,2018-12-24 14:59:02+00:00,[],None
460,https://github.com/Bry1811/Verificacion_Funcional.git,2018-11-01 20:27:17+00:00,,0,Bry1811/Verificacion_Funcional,155771702,Verilog,Verificacion_Funcional,162,0,2018-12-08 17:00:07+00:00,[],None
461,https://github.com/chestnut1208/CPU-54.git,2018-11-01 12:56:19+00:00,单周期54条MIPS指令CPU,0,chestnut1208/CPU-54,155714943,Verilog,CPU-54,1059,0,2021-09-27 02:47:32+00:00,[],None
462,https://github.com/mfaisal97/Pegasus.git,2018-10-31 12:56:08+00:00,,0,mfaisal97/Pegasus,155557492,Verilog,Pegasus,234,0,2019-02-04 06:48:10+00:00,[],None
463,https://github.com/ThatOtherMikeGuy/MicroPTest1.git,2018-10-31 17:12:48+00:00,First Test for my microprocessors class,0,ThatOtherMikeGuy/MicroPTest1,155595664,Verilog,MicroPTest1,23,0,2018-10-31 17:13:22+00:00,[],None
464,https://github.com/zsylov/synchronized_asychronous_reset.git,2018-10-31 05:38:31+00:00,,0,zsylov/synchronized_asychronous_reset,155504596,Verilog,synchronized_asychronous_reset,5,0,2018-12-05 14:09:20+00:00,[],None
465,https://github.com/markoizhou/inclinometer_cpld.git,2018-11-05 14:23:24+00:00,,0,markoizhou/inclinometer_cpld,156230225,Verilog,inclinometer_cpld,28,0,2018-11-05 14:29:49+00:00,[],None
466,https://github.com/Yamin-Friedman/logic_cad.git,2018-11-05 11:22:51+00:00,,1,Yamin-Friedman/logic_cad,156206192,Verilog,logic_cad,399,0,2019-01-24 07:41:44+00:00,[],None
467,https://github.com/GaryNotGay/BUAA_CS.git,2018-10-23 15:26:16+00:00,Only P5,0,GaryNotGay/BUAA_CS,154352170,Verilog,BUAA_CS,27,0,2020-02-01 05:50:29+00:00,[],https://api.github.com/licenses/gpl-3.0
468,https://github.com/GlennChia/comp_struct_ALU16.git,2018-10-29 11:17:30+00:00,,0,GlennChia/comp_struct_ALU16,155199135,Verilog,comp_struct_ALU16,251,0,2018-10-29 15:06:07+00:00,[],None
469,https://github.com/harshgo/fpga.git,2018-11-03 18:33:45+00:00,,0,harshgo/fpga,156012506,Verilog,fpga,11,0,2018-11-19 16:15:31+00:00,[],None
470,https://github.com/sdcioc/temperature_map.git,2018-11-04 21:41:43+00:00,,0,sdcioc/temperature_map,156127916,Verilog,temperature_map,12750,0,2018-11-07 20:21:21+00:00,[],None
471,https://github.com/joo-ji/Alarm-Clock.git,2018-11-07 07:22:05+00:00,an alarm clock built using Verilog and implemented on a FPGA board,0,joo-ji/Alarm-Clock,156506242,Verilog,Alarm-Clock,16,0,2018-12-08 07:00:26+00:00,[],https://api.github.com/licenses/mit
472,https://github.com/andrewlaugit/Escape-the-Maze.git,2018-11-08 00:14:30+00:00,Multi-level maze game written in Verilog for the Altera De1-SoC board,0,andrewlaugit/Escape-the-Maze,156625671,Verilog,Escape-the-Maze,129060,0,2019-04-21 01:39:39+00:00,[],None
473,https://github.com/diCharles/Examen2_CharlesSuarezDiego.git,2018-11-09 14:13:58+00:00,,0,diCharles/Examen2_CharlesSuarezDiego,156871201,Verilog,Examen2_CharlesSuarezDiego,18,0,2018-11-09 14:16:33+00:00,[],None
474,https://github.com/zohashazaib/RISC_5.git,2018-11-07 09:06:34+00:00,,0,zohashazaib/RISC_5,156519190,Verilog,RISC_5,5,0,2018-11-07 09:10:14+00:00,[],None
475,https://github.com/rmoral45/Arquitectura2018.git,2018-10-18 13:18:09+00:00,,0,rmoral45/Arquitectura2018,153626877,Verilog,Arquitectura2018,52941,0,2018-10-22 16:18:23+00:00,[],None
476,https://github.com/AlexGeControl/MS-in-IOT-UMass-Amherest.git,2018-10-15 14:32:16+00:00,"Portfolio for M.S. in IOT, UMass Amherst",0,AlexGeControl/MS-in-IOT-UMass-Amherest,153128608,Verilog,MS-in-IOT-UMass-Amherest,180960,0,2018-11-25 13:00:39+00:00,[],None
477,https://github.com/mikupa55/Verilog-Codes.git,2018-10-12 05:10:41+00:00,Practice Verilog on FPGA boards,0,mikupa55/Verilog-Codes,152697031,Verilog,Verilog-Codes,5,0,2018-12-16 11:12:08+00:00,[],None
478,https://github.com/Gabriel-Sa-Barreto/PBLSistemasDigitais.git,2018-10-22 09:35:40+00:00,Projetos voltados ao desenvolvimento em FPGA,0,Gabriel-Sa-Barreto/PBLSistemasDigitais,154118837,Verilog,PBLSistemasDigitais,52737,0,2018-11-29 13:33:07+00:00,[],None
479,https://github.com/brendan-li/DSD_labs.git,2018-10-16 14:38:46+00:00,RU Fall'18,0,brendan-li/DSD_labs,153301656,Verilog,DSD_labs,4,0,2018-10-25 18:55:14+00:00,[],None
480,https://github.com/DinuDiana/SRAM.git,2018-10-25 17:23:16+00:00,SRAM interface for the Altera DE1 FPGA Board - Verilog,1,DinuDiana/SRAM,154710642,Verilog,SRAM,651,0,2019-02-26 09:43:45+00:00,[],None
481,https://github.com/terrymikekr/matiz_verilog.git,2018-11-05 01:45:00+00:00,,0,terrymikekr/matiz_verilog,156145139,Verilog,matiz_verilog,2,0,2018-11-29 11:10:16+00:00,[],None
482,https://github.com/ITBA-E3-2018/tpf-team-2.git,2018-11-04 00:30:06+00:00,tpf-team-2 created by GitHub Classroom,0,ITBA-E3-2018/tpf-team-2,156035848,Verilog,tpf-team-2,55944,0,2018-11-22 18:08:46+00:00,[],None
483,https://github.com/xcourtesy/ThietKeHeThongSo_DenGiaoThong.git,2018-11-02 08:58:27+00:00,,0,xcourtesy/ThietKeHeThongSo_DenGiaoThong,155839904,Verilog,ThietKeHeThongSo_DenGiaoThong,248,0,2018-11-02 09:03:14+00:00,[],None
484,https://github.com/tunglt6596/PCIe-DE2i-150.git,2018-10-27 08:31:48+00:00,,2,tunglt6596/PCIe-DE2i-150,154942770,Verilog,PCIe-DE2i-150,58613,0,2019-05-16 03:10:08+00:00,[],None
485,https://github.com/h123a456rr789y/Computer_Organization.git,2018-10-22 12:42:18+00:00,,0,h123a456rr789y/Computer_Organization,154141994,Verilog,Computer_Organization,11028,0,2019-03-16 14:19:37+00:00,[],None
486,https://github.com/xuannn1998/CO_LAB.git,2018-10-19 06:54:44+00:00,,0,xuannn1998/CO_LAB,153739349,Verilog,CO_LAB,4182,0,2018-10-19 08:13:12+00:00,[],None
487,https://github.com/frexcuadillera/MIDTERM-PROJECT.git,2018-10-21 11:22:11+00:00,CPE412L,0,frexcuadillera/MIDTERM-PROJECT,154000462,Verilog,MIDTERM-PROJECT,225,0,2018-10-21 11:49:35+00:00,[],None
488,https://github.com/SericaLaw/IO-Lab.git,2018-10-22 07:22:30+00:00,,0,SericaLaw/IO-Lab,154102242,Verilog,IO-Lab,6946,0,2020-11-04 02:15:29+00:00,[],None
489,https://github.com/s-mathew/car-alarm.git,2018-10-24 23:01:03+00:00,,0,s-mathew/car-alarm,154579934,Verilog,car-alarm,4477,0,2018-10-25 03:42:00+00:00,[],None
490,https://github.com/zohashazaib/lab09.git,2018-10-24 09:09:54+00:00,,0,zohashazaib/lab09,154471801,Verilog,lab09,4,0,2018-10-24 09:10:51+00:00,[],None
491,https://github.com/DanielMcVay/467-SOC.git,2018-11-07 03:15:12+00:00,,0,DanielMcVay/467-SOC,156483955,Verilog,467-SOC,69426,0,2018-11-07 03:22:59+00:00,[],None
492,https://github.com/hrishikeshpujari/nn3.git,2018-11-09 09:38:35+00:00,,0,hrishikeshpujari/nn3,156840894,Verilog,nn3,76,0,2019-11-24 22:33:28+00:00,[],None
493,https://github.com/tseng1026/NTU-ComputerArchitecture.git,2018-11-08 17:42:21+00:00,,0,tseng1026/NTU-ComputerArchitecture,156745528,Verilog,NTU-ComputerArchitecture,978,0,2021-03-11 15:03:31+00:00,[],None
494,https://github.com/israelalan/Processor_Architecture.git,2018-11-14 07:19:10+00:00,Course Project,0,israelalan/Processor_Architecture,157507505,Verilog,Processor_Architecture,2709,0,2019-04-10 20:51:29+00:00,[],None
495,https://github.com/NooShinTghvi/Computer-Architecture-LAB.git,2018-10-16 13:34:00+00:00,verilog files,0,NooShinTghvi/Computer-Architecture-LAB,153291063,Verilog,Computer-Architecture-LAB,5267,0,2019-01-10 16:39:52+00:00,[],None
496,https://github.com/matthewying/tpzxh.git,2018-10-16 12:54:32+00:00,work for zxh,0,matthewying/tpzxh,153285156,Verilog,tpzxh,43824,0,2018-10-23 00:26:48+00:00,[],None
497,https://github.com/paroque28/alarmclock.git,2018-10-17 21:56:27+00:00,,0,paroque28/alarmclock,153528712,Verilog,alarmclock,19152,0,2018-10-24 23:51:03+00:00,[],None
498,https://github.com/kbob/icebreaker-fizzbuzz.git,2018-10-30 12:27:18+00:00,FizzBuzz on an FPGA,0,kbob/icebreaker-fizzbuzz,155381446,Verilog,icebreaker-fizzbuzz,978,0,2018-10-30 13:35:29+00:00,[],None
499,https://github.com/RongoDog/unsigned_multiplier.git,2018-11-13 16:09:48+00:00,Unsigned multiplier created in VHDL for Advanced Digital Electronics Course.,0,RongoDog/unsigned_multiplier,157408354,Verilog,unsigned_multiplier,1256,0,2018-11-27 02:22:11+00:00,[],None
500,https://github.com/sankalp-sangle/CS-F342-Computer-Architecture-Labs.git,2018-11-13 11:56:43+00:00,Computer Architecture Lab codes (Verilog) for the academic year 2018-2019.,0,sankalp-sangle/CS-F342-Computer-Architecture-Labs,157372876,Verilog,CS-F342-Computer-Architecture-Labs,46,0,2020-07-24 19:02:20+00:00,[],None
501,https://github.com/SaEED-ABB/Booth-Multiplier.git,2018-10-18 14:18:34+00:00,Huffman model design for a booth multiplier ( 6 bit multiplicand * 4 bit multiplier  -> 10 bit product ),0,SaEED-ABB/Booth-Multiplier,153635901,Verilog,Booth-Multiplier,5,0,2018-11-13 16:07:45+00:00,[],None
502,https://github.com/neoH/power_sim_lab.git,2018-10-13 13:47:29+00:00,a lab for power simulation and upf grammer,0,neoH/power_sim_lab,152876427,Verilog,power_sim_lab,9,0,2018-11-13 04:35:47+00:00,[],None
503,https://github.com/jakeh12/verilator_example.git,2018-10-11 00:55:06+00:00,,0,jakeh12/verilator_example,152509275,Verilog,verilator_example,5,0,2018-10-11 00:56:11+00:00,[],None
504,https://github.com/swetiser/try_CPU_with_verilog.git,2018-10-12 09:42:40+00:00,,0,swetiser/try_CPU_with_verilog,152728956,Verilog,try_CPU_with_verilog,4,0,2018-10-12 09:46:53+00:00,[],None
505,https://github.com/brian316/MIPS.git,2018-10-17 21:29:28+00:00,MIPS pipeline datapath for CSE 401 Computer Architecture,2,brian316/MIPS,153526144,Verilog,MIPS,16,0,2018-10-17 21:29:31+00:00,[],None
506,https://github.com/Brunogomes97/URNA-LCD.git,2018-10-18 00:46:27+00:00,VERILOG,0,Brunogomes97/URNA-LCD,153541989,Verilog,URNA-LCD,9992,0,2018-10-27 12:30:17+00:00,[],None
507,https://github.com/nkkk98/MIPS54cpu-in-verilog.git,2018-10-14 16:28:16+00:00,单周期CPU 频率可达到65M,0,nkkk98/MIPS54cpu-in-verilog,152994646,Verilog,MIPS54cpu-in-verilog,646,0,2021-11-29 05:47:26+00:00,[],None
508,https://github.com/NMikhail/verilog.git,2018-10-19 14:36:41+00:00,,0,NMikhail/verilog,153796959,Verilog,verilog,1,0,2018-11-02 15:31:17+00:00,[],None
509,https://github.com/ITBA-E3-2018/tpf-team-3.git,2018-11-03 13:45:49+00:00,tpf-team-3 created by GitHub Classroom,0,ITBA-E3-2018/tpf-team-3,155987046,Verilog,tpf-team-3,11244,0,2018-11-22 15:52:34+00:00,[],None
510,https://github.com/ahiguti/eth10g_capture.git,2018-11-08 04:26:36+00:00,,0,ahiguti/eth10g_capture,156650005,Verilog,eth10g_capture,460,0,2022-01-18 02:41:35+00:00,[],https://api.github.com/licenses/bsd-3-clause
511,https://github.com/dgutierrezATC/NAS_SpiNNaker_interface.git,2018-11-06 15:49:28+00:00,Necesary files for NAS & SpiNNaker interfacing,0,dgutierrezATC/NAS_SpiNNaker_interface,156407853,Verilog,NAS_SpiNNaker_interface,39,0,2020-02-11 19:27:20+00:00,[],https://api.github.com/licenses/gpl-3.0
512,https://github.com/prazek/verilog.git,2018-11-12 22:44:12+00:00,,0,prazek/verilog,157287630,Verilog,verilog,119,0,2019-02-08 12:30:02+00:00,[],None
513,https://github.com/Joseph-Castrejon/MIPS-CPU.git,2018-11-08 18:20:16+00:00,A simple modular design of a MIPS CPU ,0,Joseph-Castrejon/MIPS-CPU,156750086,Verilog,MIPS-CPU,11,0,2018-11-08 18:39:28+00:00,[],None
514,https://github.com/hugewave/verilog_tools.git,2018-11-14 11:10:41+00:00,,0,hugewave/verilog_tools,157536748,Verilog,verilog_tools,3,0,2018-11-14 11:50:11+00:00,[],None
515,https://github.com/SunTalk/Verilog.git,2018-11-13 08:36:46+00:00,,0,SunTalk/Verilog,157346945,Verilog,Verilog,1248,0,2019-01-10 05:16:12+00:00,[],None
516,https://github.com/ECE3400-Team14/Lab4_FPGA.git,2018-11-01 03:29:27+00:00,FPGA code,0,ECE3400-Team14/Lab4_FPGA,155657096,Verilog,Lab4_FPGA,4116,0,2018-11-04 15:17:16+00:00,[],None
517,https://github.com/ZacharyZampa/ECE287_Project.git,2018-11-01 15:57:25+00:00,,0,ZacharyZampa/ECE287_Project,155739909,Verilog,ECE287_Project,1165,0,2019-04-18 02:59:02+00:00,[],None
518,https://github.com/ArthurC7/cs147-prj03.git,2018-11-01 18:22:59+00:00,,0,ArthurC7/cs147-prj03,155757738,Verilog,cs147-prj03,1134,0,2018-11-26 21:22:13+00:00,[],None
519,https://github.com/siddharth17196/addersubtractor_verilog_fpga.git,2018-11-10 03:10:27+00:00,codes in verilog for FPGA,1,siddharth17196/addersubtractor_verilog_fpga,156942670,Verilog,addersubtractor_verilog_fpga,4,0,2018-11-10 04:00:14+00:00,[],None
520,https://github.com/gelloria/verif.git,2018-10-30 23:16:35+00:00,,0,gelloria/verif,155468923,Verilog,verif,1090,0,2018-12-07 01:46:19+00:00,[],None
521,https://github.com/blasecocoa/1D-ALU-Final.git,2018-10-30 21:18:30+00:00,,0,blasecocoa/1D-ALU-Final,155457518,Verilog,1D-ALU-Final,748,0,2018-10-30 21:23:01+00:00,[],None
522,https://github.com/mathball31/3710Computer2.git,2018-11-08 16:20:03+00:00,Snake implemented on a custom 16-bit CPU implemented in Verilog for FPGA,0,mathball31/3710Computer2,156735074,Verilog,3710Computer2,691,0,2019-09-19 18:54:13+00:00,[],None
523,https://github.com/zhangcjnt123/WorkLearning.git,2018-11-11 14:45:41+00:00,,0,zhangcjnt123/WorkLearning,157089295,Verilog,WorkLearning,1,0,2018-11-11 15:16:22+00:00,[],None
524,https://github.com/Digilent/Cora-Z7-10-Pmod-I2S2.git,2018-10-25 21:17:06+00:00,,0,Digilent/Cora-Z7-10-Pmod-I2S2,154738748,Verilog,Cora-Z7-10-Pmod-I2S2,13,0,2018-11-15 22:19:06+00:00,[],None
525,https://github.com/ksivaranjini/ARM.git,2018-10-21 18:06:36+00:00,,0,ksivaranjini/ARM,154037613,Verilog,ARM,1634,0,2018-12-08 19:24:05+00:00,[],None
526,https://github.com/Fzl1029/RiscStrong.git,2018-10-21 13:56:47+00:00,,0,Fzl1029/RiscStrong,154014078,Verilog,RiscStrong,38,0,2019-10-15 20:33:56+00:00,[],None
527,https://github.com/shreya231191/ARM.git,2018-10-21 13:33:15+00:00,,0,shreya231191/ARM,154011752,Verilog,ARM,3493,0,2018-12-08 11:18:20+00:00,[],None
528,https://github.com/2php/tcpiptoy.git,2018-10-23 15:12:57+00:00,a gigabit tcpip (udp tx/rx) toy based 88E1111 phy,1,2php/tcpiptoy,154350027,Verilog,tcpiptoy,1369,0,2019-05-23 00:53:02+00:00,[],https://api.github.com/licenses/gpl-3.0
529,https://github.com/ll550/jtag_fsm.git,2018-10-30 14:00:46+00:00,,0,ll550/jtag_fsm,155394917,Verilog,jtag_fsm,1,0,2018-10-30 14:12:48+00:00,[],None
530,https://github.com/cani-ic/python.git,2018-10-30 14:40:58+00:00,,0,cani-ic/python,155401461,Verilog,python,28,0,2018-12-16 03:49:28+00:00,[],None
531,https://github.com/bjelefano/station_34.git,2018-10-27 04:36:59+00:00,Simon Says / Bop-It Game for DE1-SOC,0,bjelefano/station_34,154926330,Verilog,station_34,61,0,2018-12-09 07:48:25+00:00,[],None
532,https://github.com/andrehadianto/50.002-16-bit-ALU.git,2018-10-29 06:40:28+00:00,,1,andrehadianto/50.002-16-bit-ALU,155163963,Verilog,50.002-16-bit-ALU,4764,0,2018-10-31 01:52:30+00:00,[],None
533,https://github.com/chris1214git/2018Spring-Dclab.git,2018-10-29 12:03:39+00:00,,0,chris1214git/2018Spring-Dclab,155204843,Verilog,2018Spring-Dclab,8418,0,2021-12-03 08:34:44+00:00,[],None
534,https://github.com/Daniel-International/Project2.git,2018-10-26 15:17:55+00:00,ECE 4680 Project 2 Ulicny Jovanovski Donald,0,Daniel-International/Project2,154854154,Verilog,Project2,8,0,2018-12-12 21:11:38+00:00,[],None
535,https://github.com/lyyh66/Projects.git,2018-11-01 05:04:44+00:00,This is just a test,0,lyyh66/Projects,155664401,Verilog,Projects,14914,0,2019-09-17 06:16:45+00:00,['cable'],None
536,https://github.com/doulouya/soft_tool.git,2018-10-26 03:41:57+00:00,,1,doulouya/soft_tool,154773439,Verilog,soft_tool,4749,0,2018-10-26 05:25:49+00:00,[],None
537,https://github.com/smitkp/verilog-modules.git,2018-10-28 05:20:17+00:00,,0,smitkp/verilog-modules,155038080,Verilog,verilog-modules,5,0,2018-11-04 05:34:49+00:00,[],None
538,https://github.com/esolera/perla.git,2018-10-26 18:46:56+00:00,,0,esolera/perla,154880191,Verilog,perla,3091,0,2018-10-26 18:55:35+00:00,[],None
539,https://github.com/nerox/Verificacion_proyecto1.git,2018-10-29 23:44:37+00:00,,0,nerox/Verificacion_proyecto1,155296320,Verilog,Verificacion_proyecto1,2047,0,2018-10-29 23:47:50+00:00,[],None
540,https://github.com/mikehollaz/PushPinCalculator.git,2018-10-30 01:35:48+00:00,,0,mikehollaz/PushPinCalculator,155306298,Verilog,PushPinCalculator,7,0,2018-10-30 01:41:51+00:00,[],None
541,https://github.com/monini13/16bit-ALU.git,2018-10-30 14:57:08+00:00,16bit ALU using Mojo FPGA,0,monini13/16bit-ALU,155404126,Verilog,16bit-ALU,1435,0,2018-10-30 15:04:18+00:00,[],None
542,https://github.com/niharht/Maze-Solver.git,2018-11-05 17:39:23+00:00,CSM152A Final Project,0,niharht/Maze-Solver,156257826,Verilog,Maze-Solver,11,0,2018-11-05 17:41:41+00:00,[],None
543,https://github.com/kyungwook-chang/tools.git,2018-11-06 20:53:55+00:00,,0,kyungwook-chang/tools,156446362,Verilog,tools,2735,0,2022-01-07 05:12:32+00:00,[],None
544,https://github.com/rbrink63/480_assign4.git,2018-11-12 20:24:05+00:00,,0,rbrink63/480_assign4,157271884,Verilog,480_assign4,846,0,2018-12-11 16:27:08+00:00,[],None
545,https://github.com/irfanm96/CO224.git,2018-10-20 05:53:21+00:00,,0,irfanm96/CO224,153874257,Verilog,CO224,15671,0,2019-01-21 10:04:01+00:00,[],None
546,https://github.com/TheozZeng/ECE241.git,2018-10-13 20:30:14+00:00,this contains the ECE241 lab about verilog,0,TheozZeng/ECE241,152911868,Verilog,ECE241,122693,0,2019-03-23 01:21:20+00:00,[],None
547,https://github.com/huangbj16/Memory-Visit.git,2018-10-28 12:48:30+00:00,a verilog vivado project able to visit memory,0,huangbj16/Memory-Visit,155070420,Verilog,Memory-Visit,3492,0,2018-10-28 14:42:36+00:00,[],https://api.github.com/licenses/mit
548,https://github.com/PermanentKing/CPU.git,2018-10-25 05:02:06+00:00,,0,PermanentKing/CPU,154612734,Verilog,CPU,10626,0,2018-10-25 06:29:28+00:00,[],None
549,https://github.com/zhangzlof/verilog_project.git,2018-10-29 07:25:31+00:00,learn to write verilog HDL,0,zhangzlof/verilog_project,155169334,Verilog,verilog_project,746,0,2018-11-07 11:32:22+00:00,[],None
550,https://github.com/XiuLuoShen/Monument-Valley-on-Hardware.git,2018-11-08 02:07:13+00:00,ECE241 Final Project - Monument Valley,1,XiuLuoShen/Monument-Valley-on-Hardware,156636347,Verilog,Monument-Valley-on-Hardware,522,0,2019-10-02 21:20:45+00:00,[],None
551,https://github.com/ahiguti/gmii_mirror_xgmii.git,2018-11-08 04:29:27+00:00,,0,ahiguti/gmii_mirror_xgmii,156650213,Verilog,gmii_mirror_xgmii,376,0,2022-01-18 02:43:14+00:00,[],https://api.github.com/licenses/bsd-3-clause
552,https://github.com/ozkazanc/brick-breaker.git,2018-10-11 14:45:13+00:00,A classic brick breaker in Verilog,0,ozkazanc/brick-breaker,152607786,Verilog,brick-breaker,403,0,2018-10-15 00:48:30+00:00,[],None
553,https://github.com/JackieAnj/Pong.git,2018-10-12 03:09:30+00:00,A version of the Pong game created using Verilog and FGPA,0,JackieAnj/Pong,152687230,Verilog,Pong,18,0,2018-10-12 03:11:31+00:00,[],None
554,https://github.com/hzy/vendor_lab.git,2018-10-12 10:29:09+00:00,华中科技大学数字逻辑课程设计：自动投币售货机。包括两个亮点,0,hzy/vendor_lab,152734498,Verilog,vendor_lab,6251,0,2021-02-28 12:58:52+00:00,[],None
555,https://github.com/anandthegreat/VerilogABC.git,2018-10-16 17:26:10+00:00,while I was learning the ABC of Verilog,0,anandthegreat/VerilogABC,153326099,Verilog,VerilogABC,5,0,2018-10-16 17:39:48+00:00,[],None
556,https://github.com/SuhailB/Simple-CPU-Verilog.git,2018-11-14 06:41:57+00:00,System Synthesis and Modeling Final Project,0,SuhailB/Simple-CPU-Verilog,157503410,Verilog,Simple-CPU-Verilog,1055,0,2019-03-26 17:56:14+00:00,[],None
557,https://github.com/rabudiono/ECE4305_Lab9.git,2018-10-24 21:53:05+00:00,,0,rabudiono/ECE4305_Lab9,154573977,Verilog,ECE4305_Lab9,6,0,2018-10-24 21:55:12+00:00,[],None
558,https://github.com/timesir/test_plus.git,2018-11-04 03:15:58+00:00,,0,timesir/test_plus,156044963,Verilog,test_plus,301,0,2019-10-26 08:01:44+00:00,[],None
559,https://github.com/lok52/Cube-Root.git,2018-11-14 13:42:30+00:00,CA project Fall 2018,0,lok52/Cube-Root,157554666,Verilog,Cube-Root,5,0,2018-11-14 16:26:49+00:00,[],None
560,https://github.com/LiliaLobato/Lobato_TareaMIPS_AC.git,2018-10-16 04:37:34+00:00,,0,LiliaLobato/Lobato_TareaMIPS_AC,153223318,Verilog,Lobato_TareaMIPS_AC,762,0,2018-10-17 15:49:19+00:00,[],None
561,https://github.com/mehedi050/nazim.git,2018-10-17 07:17:39+00:00,,0,mehedi050/nazim,153412570,Verilog,nazim,0,0,2018-10-17 07:25:50+00:00,[],None
562,https://github.com/AdamC19/EECS301_Lab6.git,2018-11-09 19:42:44+00:00,,0,AdamC19/EECS301_Lab6,156910032,Verilog,EECS301_Lab6,2,0,2018-11-09 19:46:26+00:00,[],None
563,https://github.com/YadavDeepak2310/bcd_sevensegment.git,2018-11-10 21:18:01+00:00,This Verilog Code is used to multiplex eight 7-segment displays for Nexys 4 DDR Artix-7 FPGA,0,YadavDeepak2310/bcd_sevensegment,157022343,Verilog,bcd_sevensegment,1,0,2018-11-10 21:21:04+00:00,[],None
564,https://github.com/vibexcv/StarFighter.git,2018-11-10 03:27:00+00:00,Space invaders type game programed on nios2 using verilog. ,0,vibexcv/StarFighter,156943741,Verilog,StarFighter,548,0,2018-11-10 03:28:59+00:00,[],None
565,https://github.com/pencilleaf/1D-ALU.git,2018-10-30 17:32:16+00:00,Arithmetic Logic Unit ,0,pencilleaf/1D-ALU,155428825,Verilog,1D-ALU,2994,0,2018-10-30 19:15:32+00:00,[],None
566,https://github.com/aungkm23/VGA-display-with-clock.git,2018-11-12 21:50:57+00:00,,0,aungkm23/VGA-display-with-clock,157281943,Verilog,VGA-display-with-clock,3,0,2018-11-12 21:52:32+00:00,[],None
567,https://github.com/snandy21/Spatial.git,2018-10-31 19:23:18+00:00,Setup Spatial and FPGA,0,snandy21/Spatial,155611788,Verilog,Spatial,2388,0,2018-10-31 23:21:57+00:00,[],None
568,https://github.com/ncalsolari/Org_Comp.git,2018-11-01 13:02:34+00:00,Verilog e FPGA,0,ncalsolari/Org_Comp,155715784,Verilog,Org_Comp,4,0,2021-07-27 01:11:10+00:00,[],None
569,https://github.com/wgcoc/fpga.git,2018-10-21 04:13:41+00:00,fpga,0,wgcoc/fpga,153972524,Verilog,fpga,54,0,2018-12-21 08:53:34+00:00,[],None
570,https://github.com/NeilNie/LearnVerilog_Lab1.git,2018-10-24 12:57:03+00:00,"Learning Verilog, Quartus & FPGA. DA CS 603",0,NeilNie/LearnVerilog_Lab1,154501416,Verilog,LearnVerilog_Lab1,19020,0,2018-11-17 21:35:37+00:00,"['verilog', 'fpga', 'digital-logic', 'quartus', 'quartus2']",None
571,https://github.com/mateuslucas97/Sistemas-Digitais.git,2018-10-24 17:19:00+00:00,,1,mateuslucas97/Sistemas-Digitais,154540048,Verilog,Sistemas-Digitais,1437,0,2019-07-10 15:39:32+00:00,[],None
572,https://github.com/Prince781/csc251.git,2018-10-20 04:54:54+00:00,,0,Prince781/csc251,153870985,Verilog,csc251,28691,0,2021-06-30 02:07:19+00:00,[],None
573,https://github.com/JnCM/TP1_ISL---3465_JOSUE---3511_LUCAS---3486_MARIA---3488_MATEUS.git,2018-10-27 12:39:04+00:00,Primeiro trabalho prático da disciplina Introdução aos Sistemas Lógicos,0,JnCM/TP1_ISL---3465_JOSUE---3511_LUCAS---3486_MARIA---3488_MATEUS,154963095,Verilog,TP1_ISL---3465_JOSUE---3511_LUCAS---3486_MARIA---3488_MATEUS,472,0,2018-10-30 23:43:19+00:00,[],None
574,https://github.com/biomotion/logicDesignLab.git,2018-10-26 03:52:47+00:00,NCTUECE LogicDesign,0,biomotion/logicDesignLab,154774480,Verilog,logicDesignLab,14725,0,2019-01-11 08:22:58+00:00,[],None
575,https://github.com/snxiong/5-bitAdder.git,2018-10-26 02:23:32+00:00,,0,snxiong/5-bitAdder,154765215,Verilog,5-bitAdder,2,0,2018-10-26 02:24:10+00:00,[],None
576,https://github.com/HANSAWOOL/MARtiz.git,2018-11-14 08:11:05+00:00,project,0,HANSAWOOL/MARtiz,157513690,Verilog,MARtiz,5,0,2018-11-14 08:14:45+00:00,[],None
577,https://github.com/FurlanV/MIPS-FPGA.git,2018-11-01 00:43:18+00:00," Synthesis of a simplified version of the MIPS data path using a field-programmable gate array (FPGA). The FPGA is a programmable logic device that supports the implementation of digital circuits. Its configuration is usually specified using a hardware description language (HDL), in which case it will be done in Verilog",0,FurlanV/MIPS-FPGA,155641128,Verilog,MIPS-FPGA,3310,0,2018-11-01 01:01:14+00:00,[],None
578,https://github.com/imbafrank/CSEE-4823-Project-18F-.git,2018-11-13 19:17:43+00:00,nna,0,imbafrank/CSEE-4823-Project-18F-,157433143,Verilog,CSEE-4823-Project-18F-,63765,0,2018-12-21 10:40:54+00:00,[],None
579,https://github.com/MarceloFCandido/mesi-cache-coherence.git,2018-11-11 18:43:34+00:00,Project about cache coherence using the MESI protocol. It is for the Computer Organization and Architecture II subject on CEFET-MG.,0,MarceloFCandido/mesi-cache-coherence,157109652,Verilog,mesi-cache-coherence,6325,0,2019-03-02 14:30:26+00:00,"['cache-coherence', 'mesi-protocol']",None
580,https://github.com/lionellloh/ArithmethicLogicUnit.git,2018-10-29 16:58:00+00:00,1D-CompStruct ,0,lionellloh/ArithmethicLogicUnit,155248817,Verilog,ArithmethicLogicUnit,2643,0,2018-10-29 17:00:14+00:00,[],None
581,https://github.com/MarcusXing/openarty.git,2018-10-19 00:23:37+00:00,,0,MarcusXing/openarty,153703824,Verilog,openarty,12504,0,2018-10-19 00:24:54+00:00,[],None
582,https://github.com/RainbowLinLin/CVSD.git,2018-10-19 13:00:01+00:00,"Computer-Aided VLSI System Design, 2018 Fall, NTU GIEE",0,RainbowLinLin/CVSD,153783354,Verilog,CVSD,1218,0,2018-10-24 12:20:49+00:00,[],None
583,https://github.com/LuletterSoul/2018-2019-1-HCD-.git,2018-10-17 15:36:26+00:00,硬件课程设计（Ⅰ）,0,LuletterSoul/2018-2019-1-HCD-,153481591,Verilog,2018-2019-1-HCD-,6144,0,2018-10-17 15:36:39+00:00,[],None
584,https://github.com/Matoro17/PBL-CD-2017-4.git,2018-10-18 14:47:41+00:00,Problema de circuitos digitais utilizando matriz de leds e display de 7 segmentos para a mostragem de vagas de estacionamento,0,Matoro17/PBL-CD-2017-4,153640718,Verilog,PBL-CD-2017-4,982,0,2018-10-18 14:51:19+00:00,[],None
585,https://github.com/Prekshita/Verilog-Code.git,2018-10-27 04:00:15+00:00,Verilog Practice code,0,Prekshita/Verilog-Code,154924039,Verilog,Verilog-Code,5,0,2018-10-27 04:04:17+00:00,[],None
586,https://github.com/KaraThrash/341p2.git,2018-10-31 20:33:15+00:00,,0,KaraThrash/341p2,155619769,Verilog,341p2,111,0,2018-12-05 16:13:32+00:00,[],None
587,https://github.com/gcgloven/16-bit-alu-1D.git,2018-10-30 22:05:34+00:00,,0,gcgloven/16-bit-alu-1D,155462325,Verilog,16-bit-alu-1D,1120,0,2018-10-30 22:05:45+00:00,[],None
588,https://github.com/americast/RISC.git,2018-11-04 13:07:26+00:00,,1,americast/RISC,156083079,Verilog,RISC,19014,0,2019-10-19 16:58:37+00:00,[],None
589,https://github.com/bmales/Intel-Arria_V-FPGA-test.git,2018-10-27 11:21:59+00:00,hw and sw config and test files for Intel GX series boards,0,bmales/Intel-Arria_V-FPGA-test,154956767,Verilog,Intel-Arria_V-FPGA-test,3,0,2020-01-24 16:59:59+00:00,[],None
590,https://github.com/Breakkk/zzcpu.git,2018-10-28 11:16:17+00:00,design cpu for big homework,0,Breakkk/zzcpu,155062704,Verilog,zzcpu,2748,0,2018-12-08 13:59:49+00:00,[],None
591,https://github.com/dtcan/bomberman-de1.git,2018-11-12 17:10:50+00:00,"A simple game inspired by Bomberman, written in Verilog for an Altera DE1 board",0,dtcan/bomberman-de1,157248654,Verilog,bomberman-de1,327,0,2020-11-18 23:17:51+00:00,[],None
592,https://github.com/kirra-cat/NIOS_II_LedBlink.git,2018-11-06 19:15:26+00:00,Simple project for Nios II software processor (target is Cyclone IV FPGA EP4CE6E22C8),0,kirra-cat/NIOS_II_LedBlink,156434848,Verilog,NIOS_II_LedBlink,7372,0,2018-11-06 19:20:40+00:00,[],None
593,https://github.com/KazumaHanada/my_first_cpu.git,2018-11-05 10:18:21+00:00,CPUの創りかた（渡波 郁　著）の 4bitCPU（TD4）,0,KazumaHanada/my_first_cpu,156198372,Verilog,my_first_cpu,16,0,2018-11-06 13:12:22+00:00,[],None
594,https://github.com/MTamara95/asinhroni_brojaci.git,2018-11-07 11:30:38+00:00,,0,MTamara95/asinhroni_brojaci,156536639,Verilog,asinhroni_brojaci,1,0,2018-11-16 18:56:57+00:00,[],None
595,https://github.com/LiliaLobato/Lobato_Pipeline_Tarea_AC.git,2018-11-14 04:55:36+00:00,,0,LiliaLobato/Lobato_Pipeline_Tarea_AC,157492959,Verilog,Lobato_Pipeline_Tarea_AC,9880,0,2020-09-26 03:46:41+00:00,[],None
596,https://github.com/jadenreimer/FPGA-Guitar-Hero.git,2018-11-08 23:31:14+00:00,,0,jadenreimer/FPGA-Guitar-Hero,156782706,Verilog,FPGA-Guitar-Hero,132295,0,2023-04-03 05:30:34+00:00,[],None
597,https://github.com/Crazy-wishes/pwm3.git,2018-11-08 11:43:32+00:00,pwm3,0,Crazy-wishes/pwm3,156698383,Verilog,pwm3,387,0,2018-11-08 12:01:44+00:00,"['fpga', 'pwm-driver']",None
598,https://github.com/mungsoo/MIPS-Pipeline-CPU.git,2018-11-11 04:44:34+00:00,5 level Pipeline CPU,0,mungsoo/MIPS-Pipeline-CPU,157048029,Verilog,MIPS-Pipeline-CPU,13,0,2018-11-11 04:48:39+00:00,[],None
599,https://github.com/petermaksymo/Space-Invaders-Verilog.git,2018-11-11 21:32:04+00:00,Spac Invaders - like game in hardware,0,petermaksymo/Space-Invaders-Verilog,157123160,Verilog,Space-Invaders-Verilog,108450,0,2019-01-30 04:32:36+00:00,[],None
600,https://github.com/franciscotis/Microarquitetura-with-IOT.git,2018-11-12 13:45:41+00:00,,0,franciscotis/Microarquitetura-with-IOT,157220076,Verilog,Microarquitetura-with-IOT,32937,0,2018-12-02 22:27:36+00:00,[],None
601,https://github.com/NeilNie/Counters_Lab4.git,2018-11-14 05:14:04+00:00,Counters and Clocks. DA CS 603,0,NeilNie/Counters_Lab4,157494568,Verilog,Counters_Lab4,8321,0,2018-11-28 20:09:43+00:00,[],https://api.github.com/licenses/mit
602,https://github.com/margaretsands/6111.git,2018-11-14 21:46:55+00:00,,0,margaretsands/6111,157615291,Verilog,6111,63227,0,2018-11-27 00:25:15+00:00,[],None
603,https://github.com/marwanj/Verilog-Code.git,2018-10-21 16:27:23+00:00,This Repository is for the HDL Verilog Code for my Digital Systems Design 2 Course ,0,marwanj/Verilog-Code,154028683,Verilog,Verilog-Code,6548,0,2020-06-26 19:13:36+00:00,[],None
604,https://github.com/TomaAndreea97/FPGA.git,2018-10-21 17:32:07+00:00,,0,TomaAndreea97/FPGA,154034541,Verilog,FPGA,4,0,2018-10-21 17:33:14+00:00,[],None
605,https://github.com/bieging/mpp.git,2018-10-22 21:51:02+00:00,,0,bieging/mpp,154222140,Verilog,mpp,27,0,2018-12-10 09:12:38+00:00,[],None
606,https://github.com/kabilanmohanraj/furry_waffle_verilog.git,2018-10-14 10:17:32+00:00,'verilog' implementation of various digital circuits,0,kabilanmohanraj/furry_waffle_verilog,152961849,Verilog,furry_waffle_verilog,12,0,2020-05-07 13:38:35+00:00,[],None
607,https://github.com/bkchan96/ECE4305Lab9a.git,2018-10-24 19:46:06+00:00,,0,bkchan96/ECE4305Lab9a,154559852,Verilog,ECE4305Lab9a,5,0,2018-10-24 20:08:17+00:00,[],None
608,https://github.com/c-thao/cecs460.git,2018-10-17 06:29:29+00:00,,0,c-thao/cecs460,153406443,Verilog,cecs460,88,0,2018-10-28 08:20:53+00:00,[],None
609,https://github.com/NSEE/SimuCam_Development_Data_Transmission.git,2018-10-16 17:05:19+00:00,SimuCam repository - Data Transmission version (IWF/INAF),1,NSEE/SimuCam_Development_Data_Transmission,153323140,Verilog,SimuCam_Development_Data_Transmission,864303,0,2021-07-16 14:42:03+00:00,[],None
610,https://github.com/SJSU-CMPE-264/group-1.git,2018-10-17 00:21:16+00:00,,0,SJSU-CMPE-264/group-1,153371462,Verilog,group-1,31,0,2018-12-18 01:29:24+00:00,[],None
611,https://github.com/u1071673/VLSI.git,2018-10-25 22:32:44+00:00,VLSI Project Fall 2018,0,u1071673/VLSI,154745650,Verilog,VLSI,15636,0,2018-12-08 04:26:38+00:00,[],None
612,https://github.com/fluorine21/Max-10-Single-Buffer.git,2018-10-25 16:56:10+00:00,Single buffer Verilog code for Max 10 Board,0,fluorine21/Max-10-Single-Buffer,154707039,Verilog,Max-10-Single-Buffer,8294,0,2018-12-30 19:01:10+00:00,[],None
613,https://github.com/rua0/ECE559_Coder_Interleaver.git,2018-10-16 17:11:05+00:00,,1,rua0/ECE559_Coder_Interleaver,153324102,Verilog,ECE559_Coder_Interleaver,37638,0,2018-12-16 18:29:23+00:00,[],None
614,https://github.com/BelleL/shreeyam.git,2018-10-18 02:59:50+00:00,,0,BelleL/shreeyam,153555202,Verilog,shreeyam,995,0,2018-10-18 04:34:38+00:00,[],None
615,https://github.com/anil-adepu/VLSI_Lab_Verilog_Codes.git,2018-10-23 17:30:06+00:00,,0,anil-adepu/VLSI_Lab_Verilog_Codes,154369672,Verilog,VLSI_Lab_Verilog_Codes,4705,0,2023-03-17 12:13:35+00:00,[],None
616,https://github.com/WilliamCadenas21/Nios.git,2018-10-23 17:59:25+00:00,,0,WilliamCadenas21/Nios,154373537,Verilog,Nios,9746,0,2021-01-25 21:40:20+00:00,[],None
617,https://github.com/kelayamatoz/A10FringeDoc.git,2018-10-30 06:04:23+00:00,Documentation for Implementing A10 Fringe in Spatial,0,kelayamatoz/A10FringeDoc,155332858,Verilog,A10FringeDoc,3421,0,2018-10-31 23:21:43+00:00,[],None
618,https://github.com/harrisr8/MIPS-32-bit-processor.git,2018-11-14 03:44:24+00:00,,0,harrisr8/MIPS-32-bit-processor,157486634,Verilog,MIPS-32-bit-processor,4,0,2018-11-14 03:47:53+00:00,[],None
619,https://github.com/bpkempke/mrr-gateway-genesys2.git,2018-11-12 15:36:39+00:00,Genesys 2 HDL Design for MRR gateway,0,bpkempke/mrr-gateway-genesys2,157235700,Verilog,mrr-gateway-genesys2,14047,0,2022-08-05 02:21:37+00:00,[],
620,https://github.com/Austinsuyoyo/DE1SoC_Voltage_Control.git,2018-10-13 15:01:51+00:00,using DE1-SoC track voltage and current with PID algorithm,0,Austinsuyoyo/DE1SoC_Voltage_Control,152883307,Verilog,DE1SoC_Voltage_Control,302,0,2018-10-13 15:02:09+00:00,[],https://api.github.com/licenses/mit
621,https://github.com/deekshithkrishnegowda/Design-and-verification-of-4Kx128-synchronous-dual-port-RAM.git,2018-10-13 04:11:43+00:00,MavenSilicon and personal project,0,deekshithkrishnegowda/Design-and-verification-of-4Kx128-synchronous-dual-port-RAM,152834010,Verilog,Design-and-verification-of-4Kx128-synchronous-dual-port-RAM,2,0,2018-10-13 04:12:58+00:00,[],None
622,https://github.com/BaoAdrian/seven-segment-decoder.git,2018-10-13 23:19:04+00:00,Two-digit Seven Segment display designed using Verilog within Xilinx Vivado Design Suite and tested all possible outputs from 00 to 99 using BASYS3 Artix-7 FPGA Board.,0,BaoAdrian/seven-segment-decoder,152922421,Verilog,seven-segment-decoder,5,0,2021-12-09 02:07:41+00:00,[],None
623,https://github.com/Snowysani/Verilog-Projects.git,2018-10-14 20:35:40+00:00,"Priority Encoder, 4 bit ALU, Adders, Controllers, and more.",0,Snowysani/Verilog-Projects,153016577,Verilog,Verilog-Projects,27,0,2019-01-16 00:20:55+00:00,[],None
624,https://github.com/deepaksrini01/I2C-Master.git,2018-11-04 09:08:03+00:00,I2C Master design capable of driving one write and read.,0,deepaksrini01/I2C-Master,156061594,Verilog,I2C-Master,9,0,2018-11-04 09:37:42+00:00,[],https://api.github.com/licenses/lgpl-3.0
625,https://github.com/grand3110/16_bit_alu.git,2018-10-30 14:51:35+00:00,16-bit ALU using FPGA,0,grand3110/16_bit_alu,155403227,Verilog,16_bit_alu,181,0,2018-10-31 00:31:02+00:00,[],None
626,https://github.com/concavegit/multicycle-mips.git,2018-11-06 15:51:27+00:00,A multicycle MIPS RISC,0,concavegit/multicycle-mips,156408171,Verilog,multicycle-mips,1284,0,2018-11-15 22:48:59+00:00,[],None
627,https://github.com/Gonhok/2017_LC.git,2018-11-06 02:09:42+00:00,2017_logic_circuit_design,0,Gonhok/2017_LC,156312011,Verilog,2017_LC,10,0,2018-11-06 02:20:29+00:00,[],None
628,https://github.com/Nice-Try/Lab4.git,2018-11-12 01:05:22+00:00,Pipeline CPU,0,Nice-Try/Lab4,157137613,Verilog,Lab4,831,0,2018-11-16 23:50:34+00:00,[],None
629,https://github.com/DrNemo1571497/Verillog.git,2018-11-12 01:05:22+00:00,verilog codes,0,DrNemo1571497/Verillog,157137615,Verilog,Verillog,64,0,2021-02-09 02:10:34+00:00,[],None
630,https://github.com/ivanpiatak/BCD.git,2018-10-25 16:57:09+00:00,Binary to BDC decoder - Verilog,0,ivanpiatak/BCD,154707145,Verilog,BCD,6,0,2019-10-05 10:29:33+00:00,[],None
631,https://github.com/bryanta0585/CSE401_Lab_Project.git,2018-10-23 17:37:25+00:00,CSE 401 MIPS Project,0,bryanta0585/CSE401_Lab_Project,154370585,Verilog,CSE401_Lab_Project,143,0,2019-03-28 01:48:33+00:00,[],None
632,https://github.com/junqiyang/FPGA_XEON_SAMPLE_TOY.git,2018-10-24 01:20:12+00:00,,0,junqiyang/FPGA_XEON_SAMPLE_TOY,154419062,Verilog,FPGA_XEON_SAMPLE_TOY,107494,0,2018-10-24 01:24:12+00:00,[],None
633,https://github.com/SunLibo33/TimingClosure.git,2018-10-20 00:40:19+00:00,Timing Closure For SDC and Rules,0,SunLibo33/TimingClosure,153855948,Verilog,TimingClosure,878,0,2018-11-21 14:33:46+00:00,[],None
634,https://github.com/MIPS32-CPU/MIPS32-CPU.git,2018-10-23 03:24:53+00:00,,0,MIPS32-CPU/MIPS32-CPU,154255854,Verilog,MIPS32-CPU,45,0,2018-11-01 12:27:49+00:00,[],None
635,https://github.com/GkHabib/MatrixMultiplier.git,2018-10-29 23:56:29+00:00,A Matrix Multiplier using Verilog,0,GkHabib/MatrixMultiplier,155297252,Verilog,MatrixMultiplier,4,0,2018-12-03 09:50:14+00:00,[],None
636,https://github.com/ITBA-E3-2018/tpf-team-7.git,2018-10-28 14:01:21+00:00,tpf-team-7 created by GitHub Classroom,1,ITBA-E3-2018/tpf-team-7,155077251,Verilog,tpf-team-7,36591,0,2018-11-23 13:05:25+00:00,[],None
637,https://github.com/jody1999/50.002-1D-mojo-16bitsALU.git,2018-10-29 07:20:05+00:00,collarborated FPGA lucid code by 50.002 1D group,0,jody1999/50.002-1D-mojo-16bitsALU,155168694,Verilog,50.002-1D-mojo-16bitsALU,3475,0,2018-10-30 15:42:55+00:00,[],None
638,https://github.com/LiliaLobato/Lobato_Naciff_AC_Practica2.git,2018-10-29 16:14:08+00:00,,0,LiliaLobato/Lobato_Naciff_AC_Practica2,155242567,Verilog,Lobato_Naciff_AC_Practica2,18256,0,2020-09-26 03:42:11+00:00,[],None
639,https://github.com/DmitriiVekshin/VERILOG_MIPS_CPU.git,2018-10-27 14:27:09+00:00,mips pipeline cpu,0,DmitriiVekshin/VERILOG_MIPS_CPU,154973453,Verilog,VERILOG_MIPS_CPU,5,0,2018-10-27 14:32:26+00:00,[],None
640,https://github.com/DinuDiana/Spectrum-Visualizer.git,2018-10-25 19:04:25+00:00,Spectrum Visualizer for the Altera DE1 FPGA Board - Verilog,0,DinuDiana/Spectrum-Visualizer,154723347,Verilog,Spectrum-Visualizer,1124,0,2019-02-26 10:24:42+00:00,[],None
641,https://github.com/satooooshi/se345.git,2018-10-26 05:33:23+00:00,,0,satooooshi/se345,154782266,Verilog,se345,58739,0,2018-12-31 21:14:54+00:00,[],None
642,https://github.com/cl344/Pac-Man-Verilog-FPGA-Implementation.git,2018-10-26 16:09:21+00:00,,0,cl344/Pac-Man-Verilog-FPGA-Implementation,154861051,Verilog,Pac-Man-Verilog-FPGA-Implementation,1117,0,2018-10-26 16:13:34+00:00,[],None
643,https://github.com/MelonieH/7381project.git,2018-10-31 00:51:41+00:00,A team project using Verilog to design a integer multiply operation.,0,MelonieH/7381project,155476592,Verilog,7381project,1383,0,2019-09-18 15:58:13+00:00,[],None
644,https://github.com/jmhen/16_bit_alu.git,2018-10-31 00:55:50+00:00,,0,jmhen/16_bit_alu,155476932,Verilog,16_bit_alu,1177,0,2018-10-31 00:57:32+00:00,[],None
645,https://github.com/habroland/verilog.git,2018-10-31 06:43:59+00:00,verilog files,0,habroland/verilog,155511264,Verilog,verilog,8,0,2018-11-01 05:42:43+00:00,[],None
646,https://github.com/Ateeb123/Lab08---Computer-Architecture.git,2018-10-31 07:22:27+00:00,,0,Ateeb123/Lab08---Computer-Architecture,155515565,Verilog,Lab08---Computer-Architecture,97,0,2018-11-28 06:51:29+00:00,[],None
647,https://github.com/hisni/CO224.git,2018-11-04 12:54:38+00:00,,0,hisni/CO224,156081984,Verilog,CO224,2926,0,2019-02-21 15:21:24+00:00,[],None
648,https://github.com/muazkurt/Computer_Organization.git,2018-10-23 21:26:34+00:00,Homeworks and Projects about CSE 331 - Computer Orgnization.,0,muazkurt/Computer_Organization,154398904,Verilog,Computer_Organization,10695,0,2019-03-09 22:18:03+00:00,"['verilog-hdl', 'mips', 'mips-processor', 'quartus', 'assembly']",None
649,https://github.com/AMITROY71/Digital-Clock-interfacing-with-FPGA.git,2018-10-16 21:20:26+00:00,,0,AMITROY71/Digital-Clock-interfacing-with-FPGA,153355733,Verilog,Digital-Clock-interfacing-with-FPGA,138,0,2020-02-22 10:20:53+00:00,[],None
650,https://github.com/qjwzyyqj/cp1.git,2018-11-07 01:13:28+00:00,,0,qjwzyyqj/cp1,156471201,Verilog,cp1,4,0,2018-11-26 00:29:35+00:00,[],None
651,https://github.com/my-rubber-toe/mips_microprocesor.git,2018-11-12 18:17:57+00:00,,0,my-rubber-toe/mips_microprocesor,157256590,Verilog,mips_microprocesor,55,0,2022-10-18 19:28:24+00:00,[],None
652,https://github.com/Leheuvade/ProcessorProject.git,2018-11-13 12:40:36+00:00,,0,Leheuvade/ProcessorProject,157378326,Verilog,ProcessorProject,167,0,2018-12-20 11:16:50+00:00,[],None
653,https://github.com/Lizhmq/Humbird.git,2018-11-12 16:41:03+00:00,,0,Lizhmq/Humbird,157244602,Verilog,Humbird,460,0,2018-11-24 05:28:13+00:00,[],None
654,https://github.com/gracegan0116/pac-man.git,2018-11-12 00:28:34+00:00,,0,gracegan0116/pac-man,157135154,Verilog,pac-man,13029,0,2019-01-07 02:10:28+00:00,[],None
655,https://github.com/LucasAlva/EECS301FPGALAB.git,2018-11-12 20:07:41+00:00,,0,LucasAlva/EECS301FPGALAB,157269954,Verilog,EECS301FPGALAB,7276,0,2018-11-12 20:10:47+00:00,[],None
656,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Kintex_UltraScale.git,2018-11-12 07:23:04+00:00,,0,BeeBeansTechnologies/SiTCP_Netlist_for_Kintex_UltraScale,157172556,Verilog,SiTCP_Netlist_for_Kintex_UltraScale,545,0,2019-09-10 06:29:54+00:00,[],
657,https://github.com/BaoliangZhang/My_Git_2018_11_10.git,2018-11-10 15:18:08+00:00,My First Git Project,0,BaoliangZhang/My_Git_2018_11_10,156993060,Verilog,My_Git_2018_11_10,7,0,2019-03-30 01:41:17+00:00,[],None
658,https://github.com/anushadatar/CompArch-Lab4.git,2018-11-11 16:03:34+00:00,Pipeline CPU,0,anushadatar/CompArch-Lab4,157096154,Verilog,CompArch-Lab4,3162,0,2021-01-24 04:58:52+00:00,[],None
659,https://github.com/HeronZhang/cpu.srcs.git,2018-11-10 11:08:11+00:00,计算机组成与结构大作业 cpu,0,HeronZhang/cpu.srcs,156973254,Verilog,cpu.srcs,974,0,2020-02-11 15:16:05+00:00,['vivado'],None
