Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 17 19:25:01 2022
| Host         : Martim running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_2_control_sets_placed.rpt
| Design       : wrapper_2
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              99 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              | controlunit/E[0]                        | debouncerR/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG              | controlunit/pulse_reg[0]                | debouncerR/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG              | controlunit/s_end_reg_0[0]              | debouncerR/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG              | controlunit/s_end_reg[0]                | debouncerR/SR[0]                        |                1 |              4 |         4.00 |
|  controlunit/en_reg_i_2_n_0 |                                         |                                         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG              | debouncerC/s_debounceCnt[23]_i_2__0_n_0 | debouncerC/s_debounceCnt[23]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG              | debouncerR/s_debounceCnt[23]_i_2_n_0    | debouncerR/p_1_in0                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG              | debouncerC/s_debounceCnt[22]_i_2__0_n_0 | debouncerC/s_debounceCnt[22]_i_1__0_n_0 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG              | debouncerR/p_2_in                       | debouncerR/s_debounceCnt[22]_i_1_n_0    |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG              |                                         |                                         |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG              |                                         | debouncerR/SR[0]                        |               27 |             99 |         3.67 |
+-----------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+


