{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "193face1-334a-43a0-874b-b2f8048ca963",
   "metadata": {},
   "source": [
    "# Data Prep\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cb3b98ec-bbd6-4f28-afaf-5a30616a51f0",
   "metadata": {},
   "source": [
    "### imports"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "6901a467-4d59-4dbe-9e15-47bbec842b99",
   "metadata": {},
   "outputs": [],
   "source": [
    "from bs4 import BeautifulSoup\n",
    "import os\n",
    "from functions import *\n",
    "\n",
    "from PIL import Image\n",
    "\n",
    "from transformers import CLIPProcessor, CLIPModel\n",
    "\n",
    "from torch import cat, save"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "aa38fd55",
   "metadata": {},
   "outputs": [],
   "source": [
    "import unicodedata"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "98fb3755-817c-484f-8227-df968b5ad909",
   "metadata": {},
   "source": [
    "### Extract text and images"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "a185bf41",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['001-98283_0S_V-converted.html', '.DS_Store']"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "os.listdir(\"raw\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "19a5e489",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'001-98283_0S_V-converted.html'"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "filename=os.listdir(\"raw\")[0]\n",
    "filename"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "4228f525",
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(filename, 'r', encoding='utf-8') as file:\n",
    "    html_content = file.read()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "id": "9f16d6ea",
   "metadata": {},
   "outputs": [],
   "source": [
    "soup = BeautifulSoup(html_content, 'html.parser')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 62,
   "id": "a8b8491b",
   "metadata": {},
   "outputs": [],
   "source": [
    "components=soup.findAll([\"h1\",\"h2\",\"h3\",\"h4\",\"p\",\"ol\",\"ul\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "id": "dd9552dd",
   "metadata": {},
   "outputs": [],
   "source": [
    "text_snippets=[]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 64,
   "id": "ada5543e",
   "metadata": {},
   "outputs": [],
   "source": [
    "current_h1=current_h2=current_h3=current_h4=\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "23176641",
   "metadata": {},
   "outputs": [],
   "source": [
    "for component in components:\n",
    "    if component.name == 'h1':\n",
    "        current_h1 = ''.join(c for c in component.get_text() if unicodedata.category(c) != 'Cf') \n",
    "    if component.name == 'h2':\n",
    "        current_h2 = ''.join(c for c in component.get_text() if unicodedata.category(c) != 'Cf') \n",
    "    if component.name == 'h3':\n",
    "        current_h3 = ''.join(c for c in component.get_text() if unicodedata.category(c) != 'Cf') \n",
    "    if component.name == 'h4':\n",
    "        current_h4 = ''.join(c for c in component.get_text() if unicodedata.category(c) != 'Cf') \n",
    "    if component.name in [\"p\",\"ol\",\"ul\"]:\n",
    "        text_extracted=component.get_text()\n",
    "        clean_text = ''.join(c for c in text_extracted if unicodedata.category(c) != 'Cf') \n",
    "        if clean_text:\n",
    "            text_snippets.append({\"Title\":current_h1,\n",
    "                                \"Subtitle\":current_h2,\n",
    "                                \"Section\":current_h3,\n",
    "                                \"Subsection\":current_h4,\n",
    "                                \"Text\":clean_text\n",
    "                                })        \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 66,
   "id": "64830cbb",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[{'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'CMOS 3.0 V core with versatile I/OSPI with multi-I/OSPI clock polarity and phase modes 0 and 3DDR optionExtended addressing: 24- or 32-bit address optionsSerial command set and footprint compatible with S25FL-A, S25FL-K, and S25FL-P SPI familiesMulti I/O command set and footprint compatible with S25FL-P SPI familyREAD commandsNormal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad DDRAutoBoot - Power up or reset and execute a Normal or Quad read command automatically at a preselected addressCommon flash interface (CFI) data for configuration informationProgramming (1.5 MBps)256- or 512-byte page programming buffer optionsQuad-input page programming (QPP) for slow clock systemsAutomatic ECC-internal hardware error correction code generation with single bit error correctionErase (0.5 to 0.65 MBps)Hybrid sector size option - Physical set of thirty two 4-KB sectors at top or bottom of address space with all remaining sectors of 64 KB, for compatibility with prior generation S25FL devices.Uniform sector option - always erase 256-KB blocks for software compatibility with higher density and future devices.Cycling endurance100,000 program-erase cycles, minimumData retention20 year data retention, minimumSecurity featuresOTP array of 1024 bytesBlock protectionStatus Register bits to control protection against program or erase of a contiguous range of sectors.Hardware and software control optionsAdvanced sector protection (ASP)Individual sector protection controlled by boot code or password65-nm MIRRORBIT™ technology with Eclipse architectureCore supply voltage: 2.7 V to 3.6 VI/O supply voltage: 1.65 V to 3.6 VSO16 and FBGA packagesDatasheetPlease read the Important Notice and Warnings at the end of this document001-98283 Rev. *Swww.infineon.compage 12022-08-10Logic block diagramTemperature range/grade:Industrial (\\uf02d40°C to +85°C)Industrial Plus (\\uf02d40°C to +105°C)Automotive AEC-Q100 grade 3 (\\uf02d40°C to +85°C)Automotive AEC-Q100 grade 2 (\\uf02d40°C to +105°C)Automotive AEC-Q100 grade 1 (\\uf02d40°C to +125°C)Packages (all Pb-free)16-lead SOIC (300 mil)WSON 6 \\uf0b4 8 mm- BGA-24 6 \\uf0b4 8 mm5 \\uf0b4 5 ball (FAB024) and 4 \\uf0b4 6 ball (FAC024) footprint optionsKnown good die (KGD) and known tested die'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'CMOS 3.0 V core with versatile I/O'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'SPI with multi-I/O'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'SPI clock polarity and phase modes 0 and 3DDR optionExtended addressing: 24- or 32-bit address optionsSerial command set and footprint compatible with S25FL-A, S25FL-K, and S25FL-P SPI familiesMulti I/O command set and footprint compatible with S25FL-P SPI family'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'SPI clock polarity and phase modes 0 and 3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'DDR option'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Extended addressing: 24- or 32-bit address options'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Serial command set and footprint compatible with S25FL-A, S25FL-K, and S25FL-P SPI families'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Multi I/O command set and footprint compatible with S25FL-P SPI family'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'READ commands'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Normal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad DDRAutoBoot - Power up or reset and execute a Normal or Quad read command automatically at a preselected addressCommon flash interface (CFI) data for configuration information'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Normal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad DDR'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'AutoBoot - Power up or reset and execute a Normal or Quad read command automatically at a preselected address'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Common flash interface (CFI) data for configuration information'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Programming (1.5 MBps)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '256- or 512-byte page programming buffer optionsQuad-input page programming (QPP) for slow clock systemsAutomatic ECC-internal hardware error correction code generation with single bit error correction'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '256- or 512-byte page programming buffer options'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Quad-input page programming (QPP) for slow clock systems'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Automatic ECC-internal hardware error correction code generation with single bit error correction'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Erase (0.5 to 0.65 MBps)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Hybrid sector size option - Physical set of thirty two 4-KB sectors at top or bottom of address space with all remaining sectors of 64 KB, for compatibility with prior generation S25FL devices.Uniform sector option - always erase 256-KB blocks for software compatibility with higher density and future devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Hybrid sector size option - Physical set of thirty two 4-KB sectors at top or bottom of address space with all remaining sectors of 64 KB, for compatibility with prior generation S25FL devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Uniform sector option - always erase 256-KB blocks for software compatibility with higher density and future devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Cycling endurance'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '100,000 program-erase cycles, minimum'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '100,000 program-erase cycles, minimum'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Data retention'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '20 year data retention, minimum'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '20 year data retention, minimum'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Security features'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'OTP array of 1024 bytesBlock protectionStatus Register bits to control protection against program or erase of a contiguous range of sectors.Hardware and software control optionsAdvanced sector protection (ASP)Individual sector protection controlled by boot code or password'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'OTP array of 1024 bytes'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Block protection'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Status Register bits to control protection against program or erase of a contiguous range of sectors.Hardware and software control options'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Status Register bits to control protection against program or erase of a contiguous range of sectors.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Hardware and software control options'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Advanced sector protection (ASP)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Individual sector protection controlled by boot code or password'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Individual sector protection controlled by boot code or password'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '65-nm MIRRORBIT™ technology with Eclipse architecture'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Core supply voltage: 2.7 V to 3.6 V'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'I/O supply voltage: 1.65 V to 3.6 V'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'SO16 and FBGA packagesDatasheetPlease read the Important Notice and Warnings at the end of this document001-98283 Rev. *Swww.infineon.compage 12022-08-10Logic block diagram'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'SO16 and FBGA packages'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Datasheet'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Please read the Important Notice and Warnings at the end of this document'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '001-98283 Rev. *S'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'www.infineon.com'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'page 1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '2022-08-10'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Logic block diagram'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Temperature range/grade:'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Industrial (\\uf02d40°C to +85°C)Industrial Plus (\\uf02d40°C to +105°C)Automotive AEC-Q100 grade 3 (\\uf02d40°C to +85°C)Automotive AEC-Q100 grade 2 (\\uf02d40°C to +105°C)Automotive AEC-Q100 grade 1 (\\uf02d40°C to +125°C)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Industrial (\\uf02d40°C to +85°C)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Industrial Plus (\\uf02d40°C to +105°C)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Automotive AEC-Q100 grade 3 (\\uf02d40°C to +85°C)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Automotive AEC-Q100 grade 2 (\\uf02d40°C to +105°C)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Automotive AEC-Q100 grade 1 (\\uf02d40°C to +125°C)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Packages (all Pb-free)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '16-lead SOIC (300 mil)WSON 6 \\uf0b4 8 mm- BGA-24 6 \\uf0b4 8 mm5 \\uf0b4 5 ball (FAB024) and 4 \\uf0b4 6 ball (FAC024) footprint optionsKnown good die (KGD) and known tested die'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '16-lead SOIC (300 mil)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'WSON 6 \\uf0b4 8 mm'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '- BGA-24 6 \\uf0b4 8 mm'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '5 \\uf0b4 5 ball (FAB024) and 4 \\uf0b4 6 ball (FAC024) footprint optionsKnown good die (KGD) and known tested die'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': '5 \\uf0b4 5 ball (FAB024) and 4 \\uf0b4 6 ball (FAC024) footprint options'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Known good die (KGD) and known tested die'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Data Path'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'SRAM'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'I/O'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'X Decoders'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'CS#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'MIRRORBIT™'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Array'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'SI/IO0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'SO/IO1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Y Decoders'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'WP#/IO2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Data Latch'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'Control Logic'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'HOLD#/IO3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Features',\n",
       "  'Text': 'RESET#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Logic block diagram',\n",
       "  'Text': 'Performance summary'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Table 1    Maximum read rates with the same core and I/O voltage (VIO = VCC = 2.7 V to 3.6 V)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Command'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Clock rate (MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'MBps'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Read'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '50'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '6.25'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Fast Read'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '133'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '16.6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Dual Read'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '104'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '26'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Quad Read'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '104'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '52'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Table 2    Maximum read rates with lower I/O voltage (VIO = 1.65 V to 2.7 V, VCC = 2.7 V to 3.6 V)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Command'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Clock rate (MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'MBps'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Read'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '50'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '6.25'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Fast Read'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '66'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '8.25'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Dual Read'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '66'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '16.5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Quad Read'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '66'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '33'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Table 3    Maximum read rates DDR (VIO = VCC = 3 V to 3.6 V)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Command'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Clock rate (MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'MBps'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Fast Read DDR'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '80'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '20'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Dual Read DDR'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '80'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '40'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Quad Read DDR'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '80'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '80'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Table 4    Typical program and erase rates'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Operation'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'KBps'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Page programming (256-byte page buffer - Hybrid sector option)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '1000'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Page programming (512-byte page buffer - Uniform sector option)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '1500'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '4-KB physical sector erase (Hybrid sector option)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '64-KB physical sector erase (Hybrid sector option)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '500'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '256-KB logical sector erase (Uniform sector option)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '500'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Table 5    Current consumption'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Operation'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Current (mA)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Serial read 50 MHz'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '16 (max)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Serial read 133 MHz'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '33 (max)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Quad read 104 MHz'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '61 (max)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Quad DDR read 80 MHz'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '90 (max)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Program'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '100 (max)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Erase'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '100 (max)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': 'Standby'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Performance summary',\n",
       "  'Text': '0.07 (typ)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Features                                                           1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Logic block diagram                                                   2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Performance summary                                                  3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Table of contents                                                      4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Overview                                                         9General description                                                   9Migration notes                                                     9Features comparison                                                 9Known differences from prior generations                                    10Error reporting                                                   10Secure silicon region (OTP)                                           10Configuration Register Freeze bit                                        10Sector Erase commands                                             10Deep power down                                                 11New features                                                    11Serial peripheral interface with multiple input / output (SPI-MIO)                       12Pinouts and signal descriptions                                           13SOIC 16 pinout diagram                                               13WSON pinout diagram                                                 13FAB024 pinout diagram                                                13FAC024 pinout diagram                                                14Special handling instructions for FBGA packages                                 14Input/output summary                                                15Address and data configuration                                           15RESET#                                                         16Serial Clock (SCK)                                                   16Chip Select (CS#)                                                   16Serial Input (SI) / IO0                                                16Serial Output (SO) / IO1                                               17Write Protect (WP#) / IO2                                              17Hold (HOLD#) / IO3                                                  17Core Voltage Supply (VCC)                                              18Versatile I/O Power Supply (VIO)                                          18Supply and Signal Ground (VSS)                                          18Not Connected (NC)                                                 18Reserved for Future Use (RFU)                                           18Do Not Use (DNU)                                                  18Block diagrams                                                    19Signal protocols                                                     20SPI clock modes                                                    20SDR                                                          20DDR                                                          20Command protocol                                                  21Command sequence examples                                           22Interface states                                                    25Power-off                                                       26Low power hardware data protection                                       26Power-on (cold) reset                                                26Hardware (warm) reset                                               26Interface standby                                                  26Instruction cycle                                                   27Hold                                                          27Single input cycle - Host to Memory transfer                                   27Single latency (dummy) cycle                                            27Single output cycle - Memory to Host transfer                                  28Dual input cycle - Host to Memory transfer                                   28Dual latency (dummy) cycle                                            28Dual output cycle - Memory to Host transfer                                  28QPP or QOR address input cycle                                         28Quad input cycle - Host to Memory transfer                                   28Quad latency (dummy) cycle                                           29Quad output cycle - Memory to Host transfer                                  29DDR single input cycle - Host to Memory transfer                                29DDR dual input cycle - Host to Memory transfer                                 29DDR Quad input cycle - Host to Memory transfer                                29DDR latency cycle                                                 29DDR single output cycle - Memory to Host transfer                               30DDR dual output cycle - Memory to Host transfer                                30DDR Quad output cycle - Memory to Host transfer                               30Configuration Register effects on the interface                                   30Data protection                                                    30Power-up                                                       30Low power                                                      30Clock pulse count                                                  30Electrical specifications                                                31Absolute maximum ratings                                              31Thermal resistance                                                  31Operating ranges                                                   32Power supply voltages                                               32Temperature ranges                                                 32Input signal overshoot                                                32Power-up and power-down.                                             33DC characteristics                                                   34Active power and standby power modes                                     36Timing specifications                                                 37Key to switching waveforms                                             37AC test conditions                                                   37Capacitance characteristics                                             38Reset                                                          38Power-on (cold) reset                                                38Hardware (warm) reset                                               39SDR AC characteristics                                                 40Clock timing                                                     42Input / output timing                                                42DDR AC characteristics                                                44DDR input timing                                                   44DDR output timing                                                  45DDR data valid timing using DLP                                         45Address space maps                                                  47Overview                                                        47Extended address                                                  47Multiple address spaces                                               47Flash memory array                                                  47ID-CFI address space                                                 49OTP address space                                                  49Registers                                                         51Status Register 1 (SR1)                                                 51Configuration Register 1 (CR1)                                            53Status Register 2 (SR2)                                                 56AutoBoot Register                                                   57Bank Address Register                                                 57ECC Status Register (ECCSR)                                             58ASP Register (ASPR)                                                  58Password Register (PASS).                                              59PPB Lock Register (PPBL)                                               59PPB Access Register (PPBAR)                                           60DYB Access Register (DYBAR)                                            60SPI DDR Data Learning Registers                                         60Embedded algorithm performance tables                                     62Data protection                                                    63Secure silicon region (OTP)                                             63Reading OTP memory space                                            63Programming OTP memory space                                       63Infineon programmed random number                                     63Lock bytes                                                     63Write Enable command                                               63Block protection                                                   64Freeze bit                                                      64Write Protect signal.                                                65Advanced sector protection                                             65ASP Register                                                    66Persistent protection bits                                             66Dynamic protection bits                                              67PPB Lock Bit (PPBL[0])                                              67Sector protection states summary                                        67Persistent Protection mode                                            67Password Protection mode                                            68Commands                                                       69Command set summary                                               70Extended addressing                                                70Read device identification                                             74Register read or write                                               74Monitoring operation status.                                          74Configuration                                                   74Read flash array                                                  74Program flash array                                                75Erase flash array                                                  75OTP, block protection, and advanced sector protection.                            75Reset                                                        75Reserved                                                      75Identification commands                                              76Read Identification - REMS (Read_ID or REMS 90h)                               76Read Identification (RDID 9Fh)                                          77Read Electronic Signature (RES) (ABh)                                     78Register access commands                                             78Read Status Register-1 (RDSR1 05h)                                       78Read Status Register-2 (RDSR2 07h)                                       79Read Configuration Register (RDCR 35h)                                     79Bank Register Read (BRRD 16h)                                          79Bank Register Write (BRWR 17h)                                         80Bank Register Access (BRAC B9h)                                         80Write Registers (WRR 01h)                                            81Write Enable (WREN 06h)                                             83Write Disable (WRDI 04h)                                             84Clear Status Register (CLSR 30h)                                        84ECC Status Register Read (ECCRD 18h)                                     85AutoBoot                                                     85AutoBoot Register Read (ABRD 14h)                                      87AutoBoot Register Write (ABWR 15h)                                      87Program NVDLR (PNVDLR 43h)                                         88Write VDLR (WVDLR 4Ah)                                            88Data Learning Pattern Read (DLPRD 41h).                                   89Read memory array commands                                           89Read (Read 03h or 4READ 13h)                                          90Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)                                91Dual Output Read (DOR 3Bh or 4DOR 3Ch)                                    92Quad Output Read (QOR 6Bh or 4QOR 6Ch)                                   93Dual I/O Read (DIOR BBh or 4DIOR BCh)                                     95Quad I/O Read (QIOR EBh or 4QIOR ECh)                                    97DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)                                    99DDR Dual I/O Read (BDh, BEh)                                          102DDR Quad I/O Read (EDh, EEh)                                         104Program flash array commands                                         106Program granularity                                               106Automatic ECC                                                 106Page programming                                               107Single byte programming                                           107Page Program (PP 02h or 4PP 12h)                                      107Quad Page Program (QPP 32h or 38h, or 4QPP 34h)                              109Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)                          111Erase flash array commands                                           112Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)                              112Sector Erase (SE D8h or 4SE DCh)                                       113Bulk Erase (BE 60h or C7h)                                            114Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)                     115One Time Program Array commands                                       118OTP Program (OTPP 42h)                                            118OTP Read (OTPR 4Bh)                                              118Advanced Sector Protection commands                                     119ASP Read (ASPRD 2Bh)                                              119ASP Program (ASPP 2Fh)                                            119DYB Read (DYBRD E0h)                                              120DYB Write (DYBWR E1h)                                             120PPB Read (PPBRD E2h)                                             121PPB Program (PPBP E3h)                                            121PPB Erase (PPBE E4h)                                              122PPB Lock Bit Read (PLBRD A7h)                                        122PPB Lock Bit Write (PLBWR A6h)                                        122Password Read (PASSRD E7h)                                        123Password Program (PASSP E8h)                                       123Password Unlock (PASSU E9h)                                        124Reset commands                                                  125Software Reset command (RESET F0h)                                    125Mode Bit Reset (MBR FFh)                                            125Data integrity                                                    126Erase endurance                                                  126Data retention                                                    126Device identification                                                127Command summary                                                127Device ID and common flash interface (ID-CFI) address map                          129Field definitions                                                  129Device ID and common flash interface (ID-CFI) ASO map — Automotive only                 144Registers                                                       144Initial delivery state                                                 148Physical interface                                                  149Package diagrams                                                  150Ordering information                                                154Ordering part number                                               154Valid combinations — Standard                                          155Valid combinations — Automotive grade / AEC-Q100                              156Acronyms                                                       157'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Overview                                                         9'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'General description                                                   9Migration notes                                                     9Features comparison                                                 9Known differences from prior generations                                    10Error reporting                                                   10Secure silicon region (OTP)                                           10Configuration Register Freeze bit                                        10Sector Erase commands                                             10Deep power down                                                 11New features                                                    11'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'General description                                                   9'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Migration notes                                                     9'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Features comparison                                                 9Known differences from prior generations                                    10Error reporting                                                   10Secure silicon region (OTP)                                           10Configuration Register Freeze bit                                        10Sector Erase commands                                             10Deep power down                                                 11New features                                                    11'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Features comparison                                                 9'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Known differences from prior generations                                    10'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Error reporting                                                   10Secure silicon region (OTP)                                           10Configuration Register Freeze bit                                        10Sector Erase commands                                             10Deep power down                                                 11New features                                                    11'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Error reporting                                                   10'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Secure silicon region (OTP)                                           10'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Configuration Register Freeze bit                                        10'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Sector Erase commands                                             10'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Deep power down                                                 11'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'New features                                                    11'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Serial peripheral interface with multiple input / output (SPI-MIO)                       12'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Pinouts and signal descriptions                                           13'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'SOIC 16 pinout diagram                                               13WSON pinout diagram                                                 13FAB024 pinout diagram                                                13FAC024 pinout diagram                                                14Special handling instructions for FBGA packages                                 14Input/output summary                                                15Address and data configuration                                           15RESET#                                                         16Serial Clock (SCK)                                                   16Chip Select (CS#)                                                   16Serial Input (SI) / IO0                                                16Serial Output (SO) / IO1                                               17Write Protect (WP#) / IO2                                              17Hold (HOLD#) / IO3                                                  17Core Voltage Supply (VCC)                                              18Versatile I/O Power Supply (VIO)                                          18Supply and Signal Ground (VSS)                                          18Not Connected (NC)                                                 18Reserved for Future Use (RFU)                                           18Do Not Use (DNU)                                                  18Block diagrams                                                    19'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'SOIC 16 pinout diagram                                               13'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'WSON pinout diagram                                                 13'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'FAB024 pinout diagram                                                13'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'FAC024 pinout diagram                                                14'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Special handling instructions for FBGA packages                                 14'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Input/output summary                                                15'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Address and data configuration                                           15'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'RESET#                                                         16'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Serial Clock (SCK)                                                   16'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Chip Select (CS#)                                                   16'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Serial Input (SI) / IO0                                                16'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Serial Output (SO) / IO1                                               17'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Write Protect (WP#) / IO2                                              17'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Hold (HOLD#) / IO3                                                  17'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Core Voltage Supply (VCC)                                              18'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Versatile I/O Power Supply (VIO)                                          18'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Supply and Signal Ground (VSS)                                          18'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Not Connected (NC)                                                 18'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Reserved for Future Use (RFU)                                           18'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Do Not Use (DNU)                                                  18'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Block diagrams                                                    19'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Signal protocols                                                     20'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'SPI clock modes                                                    20SDR                                                          20DDR                                                          20Command protocol                                                  21Command sequence examples                                           22Interface states                                                    25Power-off                                                       26Low power hardware data protection                                       26Power-on (cold) reset                                                26Hardware (warm) reset                                               26Interface standby                                                  26Instruction cycle                                                   27Hold                                                          27Single input cycle - Host to Memory transfer                                   27Single latency (dummy) cycle                                            27Single output cycle - Memory to Host transfer                                  28Dual input cycle - Host to Memory transfer                                   28Dual latency (dummy) cycle                                            28Dual output cycle - Memory to Host transfer                                  28QPP or QOR address input cycle                                         28Quad input cycle - Host to Memory transfer                                   28Quad latency (dummy) cycle                                           29Quad output cycle - Memory to Host transfer                                  29DDR single input cycle - Host to Memory transfer                                29DDR dual input cycle - Host to Memory transfer                                 29DDR Quad input cycle - Host to Memory transfer                                29DDR latency cycle                                                 29DDR single output cycle - Memory to Host transfer                               30DDR dual output cycle - Memory to Host transfer                                30DDR Quad output cycle - Memory to Host transfer                               30Configuration Register effects on the interface                                   30Data protection                                                    30Power-up                                                       30Low power                                                      30Clock pulse count                                                  30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'SPI clock modes                                                    20'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'SDR                                                          20DDR                                                          20'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'SDR                                                          20'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR                                                          20'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Command protocol                                                  21'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Command sequence examples                                           22'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Command sequence examples                                           22'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Interface states                                                    25'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Power-off                                                       26Low power hardware data protection                                       26Power-on (cold) reset                                                26Hardware (warm) reset                                               26Interface standby                                                  26Instruction cycle                                                   27Hold                                                          27Single input cycle - Host to Memory transfer                                   27Single latency (dummy) cycle                                            27Single output cycle - Memory to Host transfer                                  28Dual input cycle - Host to Memory transfer                                   28Dual latency (dummy) cycle                                            28Dual output cycle - Memory to Host transfer                                  28QPP or QOR address input cycle                                         28Quad input cycle - Host to Memory transfer                                   28Quad latency (dummy) cycle                                           29Quad output cycle - Memory to Host transfer                                  29DDR single input cycle - Host to Memory transfer                                29DDR dual input cycle - Host to Memory transfer                                 29DDR Quad input cycle - Host to Memory transfer                                29DDR latency cycle                                                 29DDR single output cycle - Memory to Host transfer                               30DDR dual output cycle - Memory to Host transfer                                30DDR Quad output cycle - Memory to Host transfer                               30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Power-off                                                       26'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Low power hardware data protection                                       26'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Power-on (cold) reset                                                26'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Hardware (warm) reset                                               26'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Interface standby                                                  26'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Instruction cycle                                                   27'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Hold                                                          27'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Single input cycle - Host to Memory transfer                                   27'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Single latency (dummy) cycle                                            27'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Single output cycle - Memory to Host transfer                                  28'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Dual input cycle - Host to Memory transfer                                   28'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Dual latency (dummy) cycle                                            28'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Dual output cycle - Memory to Host transfer                                  28'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'QPP or QOR address input cycle                                         28'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Quad input cycle - Host to Memory transfer                                   28'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Quad latency (dummy) cycle                                           29'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Quad output cycle - Memory to Host transfer                                  29'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR single input cycle - Host to Memory transfer                                29'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR dual input cycle - Host to Memory transfer                                 29'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR Quad input cycle - Host to Memory transfer                                29'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR latency cycle                                                 29'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR single output cycle - Memory to Host transfer                               30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR dual output cycle - Memory to Host transfer                                30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR Quad output cycle - Memory to Host transfer                               30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Configuration Register effects on the interface                                   30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Data protection                                                    30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Power-up                                                       30Low power                                                      30Clock pulse count                                                  30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Power-up                                                       30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Low power                                                      30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Clock pulse count                                                  30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Electrical specifications                                                31'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Absolute maximum ratings                                              31Thermal resistance                                                  31Operating ranges                                                   32Power supply voltages                                               32Temperature ranges                                                 32Input signal overshoot                                                32Power-up and power-down.                                             33DC characteristics                                                   34Active power and standby power modes                                     36'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Absolute maximum ratings                                              31'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Thermal resistance                                                  31'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Operating ranges                                                   32'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Power supply voltages                                               32Temperature ranges                                                 32Input signal overshoot                                                32'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Power supply voltages                                               32'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Temperature ranges                                                 32'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Input signal overshoot                                                32'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Power-up and power-down.                                             33'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DC characteristics                                                   34'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Active power and standby power modes                                     36'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Active power and standby power modes                                     36'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Timing specifications                                                 37'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Key to switching waveforms                                             37AC test conditions                                                   37Capacitance characteristics                                             38Reset                                                          38Power-on (cold) reset                                                38Hardware (warm) reset                                               39SDR AC characteristics                                                 40Clock timing                                                     42Input / output timing                                                42DDR AC characteristics                                                44DDR input timing                                                   44DDR output timing                                                  45DDR data valid timing using DLP                                         45'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Key to switching waveforms                                             37'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'AC test conditions                                                   37'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Capacitance characteristics                                             38'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Capacitance characteristics                                             38'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Reset                                                          38'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Power-on (cold) reset                                                38Hardware (warm) reset                                               39'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Power-on (cold) reset                                                38'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Hardware (warm) reset                                               39'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'SDR AC characteristics                                                 40'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Clock timing                                                     42Input / output timing                                                42'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Clock timing                                                     42'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Input / output timing                                                42'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR AC characteristics                                                44'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR input timing                                                   44DDR output timing                                                  45DDR data valid timing using DLP                                         45'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR input timing                                                   44'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR output timing                                                  45'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR data valid timing using DLP                                         45'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Address space maps                                                  47'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Overview                                                        47Extended address                                                  47Multiple address spaces                                               47Flash memory array                                                  47ID-CFI address space                                                 49OTP address space                                                  49'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Overview                                                        47'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Extended address                                                  47Multiple address spaces                                               47'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Extended address                                                  47'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Multiple address spaces                                               47'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Flash memory array                                                  47'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'ID-CFI address space                                                 49'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'OTP address space                                                  49'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Registers                                                         51'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Status Register 1 (SR1)                                                 51Configuration Register 1 (CR1)                                            53Status Register 2 (SR2)                                                 56AutoBoot Register                                                   57Bank Address Register                                                 57ECC Status Register (ECCSR)                                             58ASP Register (ASPR)                                                  58Password Register (PASS).                                              59PPB Lock Register (PPBL)                                               59PPB Access Register (PPBAR)                                           60DYB Access Register (DYBAR)                                            60SPI DDR Data Learning Registers                                         60'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Status Register 1 (SR1)                                                 51'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Configuration Register 1 (CR1)                                            53'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Status Register 2 (SR2)                                                 56'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'AutoBoot Register                                                   57'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Bank Address Register                                                 57'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'ECC Status Register (ECCSR)                                             58'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'ASP Register (ASPR)                                                  58'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Password Register (PASS).                                              59'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'PPB Lock Register (PPBL)                                               59'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'PPB Access Register (PPBAR)                                           60'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DYB Access Register (DYBAR)                                            60'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'SPI DDR Data Learning Registers                                         60'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Embedded algorithm performance tables                                     62'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Data protection                                                    63'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Secure silicon region (OTP)                                             63Reading OTP memory space                                            63Programming OTP memory space                                       63Infineon programmed random number                                     63Lock bytes                                                     63Write Enable command                                               63Block protection                                                   64Freeze bit                                                      64Write Protect signal.                                                65Advanced sector protection                                             65ASP Register                                                    66Persistent protection bits                                             66Dynamic protection bits                                              67PPB Lock Bit (PPBL[0])                                              67Sector protection states summary                                        67Persistent Protection mode                                            67Password Protection mode                                            68'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Secure silicon region (OTP)                                             63'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Reading OTP memory space                                            63Programming OTP memory space                                       63Infineon programmed random number                                     63Lock bytes                                                     63'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Reading OTP memory space                                            63'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Programming OTP memory space                                       63'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Infineon programmed random number                                     63'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Lock bytes                                                     63'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Write Enable command                                               63'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Block protection                                                   64'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Freeze bit                                                      64Write Protect signal.                                                65'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Freeze bit                                                      64'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Write Protect signal.                                                65'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Advanced sector protection                                             65'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'ASP Register                                                    66Persistent protection bits                                             66Dynamic protection bits                                              67PPB Lock Bit (PPBL[0])                                              67Sector protection states summary                                        67Persistent Protection mode                                            67Password Protection mode                                            68'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'ASP Register                                                    66'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Persistent protection bits                                             66'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Dynamic protection bits                                              67'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'PPB Lock Bit (PPBL[0])                                              67'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Sector protection states summary                                        67'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Persistent Protection mode                                            67'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Password Protection mode                                            68'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Commands                                                       69'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Command set summary                                               70Extended addressing                                                70Read device identification                                             74Register read or write                                               74Monitoring operation status.                                          74Configuration                                                   74Read flash array                                                  74Program flash array                                                75Erase flash array                                                  75OTP, block protection, and advanced sector protection.                            75Reset                                                        75Reserved                                                      75Identification commands                                              76Read Identification - REMS (Read_ID or REMS 90h)                               76Read Identification (RDID 9Fh)                                          77Read Electronic Signature (RES) (ABh)                                     78Register access commands                                             78Read Status Register-1 (RDSR1 05h)                                       78Read Status Register-2 (RDSR2 07h)                                       79Read Configuration Register (RDCR 35h)                                     79Bank Register Read (BRRD 16h)                                          79Bank Register Write (BRWR 17h)                                         80Bank Register Access (BRAC B9h)                                         80Write Registers (WRR 01h)                                            81Write Enable (WREN 06h)                                             83Write Disable (WRDI 04h)                                             84Clear Status Register (CLSR 30h)                                        84ECC Status Register Read (ECCRD 18h)                                     85AutoBoot                                                     85AutoBoot Register Read (ABRD 14h)                                      87AutoBoot Register Write (ABWR 15h)                                      87Program NVDLR (PNVDLR 43h)                                         88Write VDLR (WVDLR 4Ah)                                            88Data Learning Pattern Read (DLPRD 41h).                                   89Read memory array commands                                           89Read (Read 03h or 4READ 13h)                                          90Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)                                91Dual Output Read (DOR 3Bh or 4DOR 3Ch)                                    92Quad Output Read (QOR 6Bh or 4QOR 6Ch)                                   93Dual I/O Read (DIOR BBh or 4DIOR BCh)                                     95Quad I/O Read (QIOR EBh or 4QIOR ECh)                                    97DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)                                    99DDR Dual I/O Read (BDh, BEh)                                          102DDR Quad I/O Read (EDh, EEh)                                         104Program flash array commands                                         106Program granularity                                               106Automatic ECC                                                 106Page programming                                               107Single byte programming                                           107Page Program (PP 02h or 4PP 12h)                                      107Quad Page Program (QPP 32h or 38h, or 4QPP 34h)                              109Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)                          111Erase flash array commands                                           112Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)                              112Sector Erase (SE D8h or 4SE DCh)                                       113Bulk Erase (BE 60h or C7h)                                            114Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)                     115One Time Program Array commands                                       118OTP Program (OTPP 42h)                                            118OTP Read (OTPR 4Bh)                                              118Advanced Sector Protection commands                                     119ASP Read (ASPRD 2Bh)                                              119ASP Program (ASPP 2Fh)                                            119DYB Read (DYBRD E0h)                                              120DYB Write (DYBWR E1h)                                             120PPB Read (PPBRD E2h)                                             121PPB Program (PPBP E3h)                                            121PPB Erase (PPBE E4h)                                              122PPB Lock Bit Read (PLBRD A7h)                                        122PPB Lock Bit Write (PLBWR A6h)                                        122Password Read (PASSRD E7h)                                        123Password Program (PASSP E8h)                                       123Password Unlock (PASSU E9h)                                        124Reset commands                                                  125Software Reset command (RESET F0h)                                    125Mode Bit Reset (MBR FFh)                                            125'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Command set summary                                               70'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Extended addressing                                                70Read device identification                                             74Register read or write                                               74Monitoring operation status.                                          74Configuration                                                   74Read flash array                                                  74Program flash array                                                75Erase flash array                                                  75OTP, block protection, and advanced sector protection.                            75Reset                                                        75Reserved                                                      75'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Extended addressing                                                70'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read device identification                                             74'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Register read or write                                               74'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Monitoring operation status.                                          74Configuration                                                   74'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Monitoring operation status.                                          74'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Configuration                                                   74'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read flash array                                                  74'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Program flash array                                                75'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Erase flash array                                                  75'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'OTP, block protection, and advanced sector protection.                            75'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Reset                                                        75'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Reserved                                                      75'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Identification commands                                              76'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read Identification - REMS (Read_ID or REMS 90h)                               76Read Identification (RDID 9Fh)                                          77Read Electronic Signature (RES) (ABh)                                     78'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read Identification - REMS (Read_ID or REMS 90h)                               76'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read Identification (RDID 9Fh)                                          77'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read Electronic Signature (RES) (ABh)                                     78'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Register access commands                                             78'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read Status Register-1 (RDSR1 05h)                                       78Read Status Register-2 (RDSR2 07h)                                       79Read Configuration Register (RDCR 35h)                                     79Bank Register Read (BRRD 16h)                                          79Bank Register Write (BRWR 17h)                                         80Bank Register Access (BRAC B9h)                                         80Write Registers (WRR 01h)                                            81Write Enable (WREN 06h)                                             83Write Disable (WRDI 04h)                                             84Clear Status Register (CLSR 30h)                                        84ECC Status Register Read (ECCRD 18h)                                     85AutoBoot                                                     85AutoBoot Register Read (ABRD 14h)                                      87AutoBoot Register Write (ABWR 15h)                                      87Program NVDLR (PNVDLR 43h)                                         88Write VDLR (WVDLR 4Ah)                                            88Data Learning Pattern Read (DLPRD 41h).                                   89'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read Status Register-1 (RDSR1 05h)                                       78'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read Status Register-2 (RDSR2 07h)                                       79'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read Configuration Register (RDCR 35h)                                     79'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Bank Register Read (BRRD 16h)                                          79'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Bank Register Write (BRWR 17h)                                         80'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Bank Register Access (BRAC B9h)                                         80'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Write Registers (WRR 01h)                                            81'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Write Enable (WREN 06h)                                             83'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Write Disable (WRDI 04h)                                             84'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Clear Status Register (CLSR 30h)                                        84'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'ECC Status Register Read (ECCRD 18h)                                     85'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'AutoBoot                                                     85'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'AutoBoot Register Read (ABRD 14h)                                      87'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'AutoBoot Register Write (ABWR 15h)                                      87'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Program NVDLR (PNVDLR 43h)                                         88'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Write VDLR (WVDLR 4Ah)                                            88'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Data Learning Pattern Read (DLPRD 41h).                                   89'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read memory array commands                                           89'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read (Read 03h or 4READ 13h)                                          90Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)                                91Dual Output Read (DOR 3Bh or 4DOR 3Ch)                                    92Quad Output Read (QOR 6Bh or 4QOR 6Ch)                                   93Dual I/O Read (DIOR BBh or 4DIOR BCh)                                     95Quad I/O Read (QIOR EBh or 4QIOR ECh)                                    97DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)                                    99DDR Dual I/O Read (BDh, BEh)                                          102DDR Quad I/O Read (EDh, EEh)                                         104'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Read (Read 03h or 4READ 13h)                                          90'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)                                91'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Dual Output Read (DOR 3Bh or 4DOR 3Ch)                                    92'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Quad Output Read (QOR 6Bh or 4QOR 6Ch)                                   93'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Dual I/O Read (DIOR BBh or 4DIOR BCh)                                     95'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Quad I/O Read (QIOR EBh or 4QIOR ECh)                                    97'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)                                    99'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR Dual I/O Read (BDh, BEh)                                          102'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DDR Quad I/O Read (EDh, EEh)                                         104'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Program flash array commands                                         106'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Program granularity                                               106Automatic ECC                                                 106Page programming                                               107Single byte programming                                           107Page Program (PP 02h or 4PP 12h)                                      107Quad Page Program (QPP 32h or 38h, or 4QPP 34h)                              109Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)                          111'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Program granularity                                               106'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Automatic ECC                                                 106Page programming                                               107Single byte programming                                           107'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Automatic ECC                                                 106'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Page programming                                               107'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Single byte programming                                           107'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Page Program (PP 02h or 4PP 12h)                                      107'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Quad Page Program (QPP 32h or 38h, or 4QPP 34h)                              109'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)                          111'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Erase flash array commands                                           112'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)                              112Sector Erase (SE D8h or 4SE DCh)                                       113Bulk Erase (BE 60h or C7h)                                            114Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)                     115'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)                              112'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Sector Erase (SE D8h or 4SE DCh)                                       113'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Bulk Erase (BE 60h or C7h)                                            114'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)                     115'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'One Time Program Array commands                                       118'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'OTP Program (OTPP 42h)                                            118OTP Read (OTPR 4Bh)                                              118'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'OTP Program (OTPP 42h)                                            118'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'OTP Read (OTPR 4Bh)                                              118'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Advanced Sector Protection commands                                     119'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'ASP Read (ASPRD 2Bh)                                              119ASP Program (ASPP 2Fh)                                            119DYB Read (DYBRD E0h)                                              120DYB Write (DYBWR E1h)                                             120PPB Read (PPBRD E2h)                                             121PPB Program (PPBP E3h)                                            121PPB Erase (PPBE E4h)                                              122PPB Lock Bit Read (PLBRD A7h)                                        122PPB Lock Bit Write (PLBWR A6h)                                        122Password Read (PASSRD E7h)                                        123Password Program (PASSP E8h)                                       123Password Unlock (PASSU E9h)                                        124'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'ASP Read (ASPRD 2Bh)                                              119'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'ASP Program (ASPP 2Fh)                                            119'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DYB Read (DYBRD E0h)                                              120'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'DYB Write (DYBWR E1h)                                             120'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'PPB Read (PPBRD E2h)                                             121'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'PPB Program (PPBP E3h)                                            121'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'PPB Erase (PPBE E4h)                                              122'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'PPB Lock Bit Read (PLBRD A7h)                                        122'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'PPB Lock Bit Write (PLBWR A6h)                                        122'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Password Read (PASSRD E7h)                                        123'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Password Program (PASSP E8h)                                       123'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Password Unlock (PASSU E9h)                                        124'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Reset commands                                                  125'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Software Reset command (RESET F0h)                                    125Mode Bit Reset (MBR FFh)                                            125'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Software Reset command (RESET F0h)                                    125'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Mode Bit Reset (MBR FFh)                                            125'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Data integrity                                                    126'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Erase endurance                                                  126Data retention                                                    126'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Erase endurance                                                  126'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Data retention                                                    126'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Device identification                                                127'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Command summary                                                127Device ID and common flash interface (ID-CFI) address map                          129Field definitions                                                  129Device ID and common flash interface (ID-CFI) ASO map — Automotive only                 144Registers                                                       144'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Command summary                                                127'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Device ID and common flash interface (ID-CFI) address map                          129'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Field definitions                                                  129'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Field definitions                                                  129'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Device ID and common flash interface (ID-CFI) ASO map — Automotive only                 144'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Registers                                                       144'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Initial delivery state                                                 148'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Physical interface                                                  149'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Package diagrams                                                  150'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Ordering information                                                154'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Ordering part number                                               154Valid combinations — Standard                                          155Valid combinations — Automotive grade / AEC-Q100                              156'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Ordering part number                                               154'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Valid combinations — Standard                                          155'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Valid combinations — Automotive grade / AEC-Q100                              156'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Acronyms                                                       157'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'Revision history                                                     159'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': '',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'OverviewGeneral descriptionThe Infineon S25FL128S and S25FL256S devices are flash non-volatile memory products using:MIRRORBIT™ technology - that stores two data bits in each memory array transistorEclipse architecture - that dramatically improves program and erase performance65-nm process lithographyThis family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface is called SPI Multi-I/O or MIO. In addition, the FL-S family adds support for DDR read commands for SIO, DIO, and QIO that transfer address and read data on both edges of the clock.The Eclipse architecture features a Page Programming Buffer that allows up to 128 words (256 bytes) or256 words (512 bytes) to be programmed in one operation, resulting in faster effective programming and erase than prior generation SPI program or erase algorithms.Executing code directly from flash memory is often called eXecute-in-Place or XIP. By using FL-S devices at the higher clock rates supported, with QIO or DDR-QIO commands, the instruction read transfer rate can match or exceed traditional parallel interface, asynchronous, NOR flash memories while reducing signal count dramati- cally.The S25FL128S and S25FL256S products offer high densities coupled with the flexibility and fast performance required by a variety of embedded applications. They are ideal for code shadowing, XIP, and data storage.Migration notesFeatures comparisonThe S25FL128S and S25FL256S devices are command set and footprint compatible with prior generation FL-K and FL-P families.Table 1    FL generations comparison[1, 2, 3, 4, 5]ParameterFL-KFL-PFL-STechnology node90 nm90 nm65 nmArchitectureFloating gateMIRRORBIT™MIRRORBIT™ EclipseRelease dateIn ProductionIn Production2H2011Density4 Mb - 128 Mb32 Mb - 256 Mb128 Mb - 256 MbBus widthx1, x2, x4x1, x2, x4x1, x2, x4Supply voltage2.7V - 3.6V2.7V - 3.6V2.7V - 3.6V / 1.65V - 3.6V VIONormal read speed (SDR)6 MBps (50 MHz)5 MBps (40 MHz)6 MBps (50 MHz)Fast read speed (SDR)13 MBps (104 MHz)13 MBps (104 MHz)17 MBps (133 MHz)Dual read speed (SDR)26 MBps (104 MHz)20 MBps (80 MHz)26 MBps (104 MHz)Quad read speed (SDR)52 MBps (104 MHz)40 MBps (80 MHz)52 MBps (104 MHz)Fast read speed (DDR)––20 MBps (80 MHz)Dual read speed (DDR)––40 MBps (80 MHz)Notes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Table 1    FL generations comparison[1, 2, 3, 4, 5] (continued)ParameterFL-KFL-PFL-SQuad read speed (DDR)––80 MBps (80 MHz)Program buffer size256B256B256B / 512BErase sector size4 KB / 32 KB / 64 KB64 KB / 256 KB64 KB / 256 KBParameter sector size4 KB4 KB4 KB (option)Sector erase time (typ.)30 ms (4 KB), 150 ms (64 KB)500 ms (64 KB)130 ms (64 KB), 520 ms(256 KB)Page programming time (typ.)700 µs (256B)1500 µs (256B)250 µs (256B), 340 µs (512B)OTP768B (3 x 256B)506B1024BAdvanced sector protectionNoNoYesAuto Boot modeNoNoYesErase suspend/resumeYesNoYesProgram suspend/resumeYesNoYesOperating temperature\\uf02d40°C to +85°C\\uf02d40°C to +85°C / +105°C\\uf02d40°C to +85°C /+105°C / +125°CNotes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Known differences from prior generationsError reportingPrior generation FL memories either do not have error status bits or do not set them if program or erase is attempted on a protected sector. The FL-S family does have error reporting status bits for program and erase operations. These can be set when there is an internal failure to program or erase or when there is an attempt to program or erase a protected sector. In either case, the program or erase operation did not complete as requested by the command.Secure silicon region (OTP)The size and format (address map) of the OTP area is different from prior generations. The method for protecting each portion of the OTP area is different. For additional details, see “Secure silicon region (OTP)” on page 63.Configuration Register Freeze bitThe Configuration Register Freeze bit CR1[0], locks the state of the block protection bits as in prior generations. In the FL-S family, it also locks the state of the Configuration Register TBPARM bit CR1[2], TBPROT bit CR1[5], and the secure silicon region (OTP) area.Sector Erase commandsThe command for erasing an 8-KB area (two 4-KB sectors) is not supported.The command for erasing a 4-KB sector is supported only in the 128-Mb and 256-Mb density FL-S devices and only for use on the thirty two 4-KB parameter sectors at the top or bottom of the device address space.The erase command for 64-KB sectors are supported for the 128-Mb and 256-Mb density FL-S devices when the ordering option for 4-KB parameter sectors with 64-KB uniform sectors are used. The 64-KB erase command may be applied to erase a group of sixteen 4-KB sectors.The erase command for a 256-KB sector replaces the 64-KB erase command when the ordering option for 256-KB uniform sectors is used for the 128-Mb and 256-Mb density FL-S devices.Deep power downThe deep power down (DPD) function is not supported in FL-S family devices.The legacy DPD (B9h) command code is instead used to enable legacy SPI memory controllers, that can issue the former DPD command, to access a new bank address register. The bank address register allows SPI memory controllers that do not support more than 24 bits of address, the ability to provide higher order address bits for commands, as needed to access the larger address space of the 256-Mb density FL-S device. For additional infor- mation, see “Extended address” on page 47.New featuresThe FL-S family introduces several new features to SPI category memories:Extended address for access to higher memory density.AutoBoot for simpler access to boot code following power up.Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.DDR read commands for SIO, DIO, and QIO.Automatic ECC for enhanced data integrity.Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.Serial peripheral interface with multiple input / output (SPI-MIO)Serial peripheral interface with multiple input / output (SPI-MIO)Many memory devices connect to their host system with separate parallel control, address, and data signals that require a large number of signal connections and larger package size. The large number of connections increase power consumption due to so many signals switching and the larger package increases cost.The S25FL128S and S25FL256S devices reduce the number of signals for connection to the host system by serially transferring all control, address, and data information over 4 to 6 signals. This reduces the cost of the memory package, reduces signal switching power, and either reduces the host connection count or frees host connectors for use in providing other features.The S25FL128S and S25FL256S devices use the industry standard single bit Serial Peripheral Interface (SPI) and also supports optional extension commands for two bit (Dual) and four bit (Quad) wide serial transfers. This multiple width interface is called SPI Multi-I/O or SPI-MIO.Pinouts and signal descriptionsSOIC 16 pinout diagramHOLD#/IO3116SCKVCC215SI/IO0RESET#/RFU314VIO/RFUDNU413NCDNU512DNURFU611DNUCS#710VSSSO/IO189WP#/IO2Figure 1    16-lead SOIC package, top viewWSON pinout diagram1   82   7WSON3   64   5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Table of contents',\n",
       "  'Text': 'General descriptionThe Infineon S25FL128S and S25FL256S devices are flash non-volatile memory products using:MIRRORBIT™ technology - that stores two data bits in each memory array transistorEclipse architecture - that dramatically improves program and erase performance65-nm process lithographyThis family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface is called SPI Multi-I/O or MIO. In addition, the FL-S family adds support for DDR read commands for SIO, DIO, and QIO that transfer address and read data on both edges of the clock.The Eclipse architecture features a Page Programming Buffer that allows up to 128 words (256 bytes) or256 words (512 bytes) to be programmed in one operation, resulting in faster effective programming and erase than prior generation SPI program or erase algorithms.Executing code directly from flash memory is often called eXecute-in-Place or XIP. By using FL-S devices at the higher clock rates supported, with QIO or DDR-QIO commands, the instruction read transfer rate can match or exceed traditional parallel interface, asynchronous, NOR flash memories while reducing signal count dramati- cally.The S25FL128S and S25FL256S products offer high densities coupled with the flexibility and fast performance required by a variety of embedded applications. They are ideal for code shadowing, XIP, and data storage.Migration notesFeatures comparisonThe S25FL128S and S25FL256S devices are command set and footprint compatible with prior generation FL-K and FL-P families.Table 1    FL generations comparison[1, 2, 3, 4, 5]ParameterFL-KFL-PFL-STechnology node90 nm90 nm65 nmArchitectureFloating gateMIRRORBIT™MIRRORBIT™ EclipseRelease dateIn ProductionIn Production2H2011Density4 Mb - 128 Mb32 Mb - 256 Mb128 Mb - 256 MbBus widthx1, x2, x4x1, x2, x4x1, x2, x4Supply voltage2.7V - 3.6V2.7V - 3.6V2.7V - 3.6V / 1.65V - 3.6V VIONormal read speed (SDR)6 MBps (50 MHz)5 MBps (40 MHz)6 MBps (50 MHz)Fast read speed (SDR)13 MBps (104 MHz)13 MBps (104 MHz)17 MBps (133 MHz)Dual read speed (SDR)26 MBps (104 MHz)20 MBps (80 MHz)26 MBps (104 MHz)Quad read speed (SDR)52 MBps (104 MHz)40 MBps (80 MHz)52 MBps (104 MHz)Fast read speed (DDR)––20 MBps (80 MHz)Dual read speed (DDR)––40 MBps (80 MHz)Notes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Table 1    FL generations comparison[1, 2, 3, 4, 5] (continued)ParameterFL-KFL-PFL-SQuad read speed (DDR)––80 MBps (80 MHz)Program buffer size256B256B256B / 512BErase sector size4 KB / 32 KB / 64 KB64 KB / 256 KB64 KB / 256 KBParameter sector size4 KB4 KB4 KB (option)Sector erase time (typ.)30 ms (4 KB), 150 ms (64 KB)500 ms (64 KB)130 ms (64 KB), 520 ms(256 KB)Page programming time (typ.)700 µs (256B)1500 µs (256B)250 µs (256B), 340 µs (512B)OTP768B (3 x 256B)506B1024BAdvanced sector protectionNoNoYesAuto Boot modeNoNoYesErase suspend/resumeYesNoYesProgram suspend/resumeYesNoYesOperating temperature\\uf02d40°C to +85°C\\uf02d40°C to +85°C / +105°C\\uf02d40°C to +85°C /+105°C / +125°CNotes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Known differences from prior generationsError reportingPrior generation FL memories either do not have error status bits or do not set them if program or erase is attempted on a protected sector. The FL-S family does have error reporting status bits for program and erase operations. These can be set when there is an internal failure to program or erase or when there is an attempt to program or erase a protected sector. In either case, the program or erase operation did not complete as requested by the command.Secure silicon region (OTP)The size and format (address map) of the OTP area is different from prior generations. The method for protecting each portion of the OTP area is different. For additional details, see “Secure silicon region (OTP)” on page 63.Configuration Register Freeze bitThe Configuration Register Freeze bit CR1[0], locks the state of the block protection bits as in prior generations. In the FL-S family, it also locks the state of the Configuration Register TBPARM bit CR1[2], TBPROT bit CR1[5], and the secure silicon region (OTP) area.Sector Erase commandsThe command for erasing an 8-KB area (two 4-KB sectors) is not supported.The command for erasing a 4-KB sector is supported only in the 128-Mb and 256-Mb density FL-S devices and only for use on the thirty two 4-KB parameter sectors at the top or bottom of the device address space.The erase command for 64-KB sectors are supported for the 128-Mb and 256-Mb density FL-S devices when the ordering option for 4-KB parameter sectors with 64-KB uniform sectors are used. The 64-KB erase command may be applied to erase a group of sixteen 4-KB sectors.The erase command for a 256-KB sector replaces the 64-KB erase command when the ordering option for 256-KB uniform sectors is used for the 128-Mb and 256-Mb density FL-S devices.Deep power downThe deep power down (DPD) function is not supported in FL-S family devices.The legacy DPD (B9h) command code is instead used to enable legacy SPI memory controllers, that can issue the former DPD command, to access a new bank address register. The bank address register allows SPI memory controllers that do not support more than 24 bits of address, the ability to provide higher order address bits for commands, as needed to access the larger address space of the 256-Mb density FL-S device. For additional infor- mation, see “Extended address” on page 47.New featuresThe FL-S family introduces several new features to SPI category memories:Extended address for access to higher memory density.AutoBoot for simpler access to boot code following power up.Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.DDR read commands for SIO, DIO, and QIO.Automatic ECC for enhanced data integrity.Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.Serial peripheral interface with multiple input / output (SPI-MIO)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'General description',\n",
       "  'Text': 'The Infineon S25FL128S and S25FL256S devices are flash non-volatile memory products using:'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'General description',\n",
       "  'Text': 'MIRRORBIT™ technology - that stores two data bits in each memory array transistorEclipse architecture - that dramatically improves program and erase performance65-nm process lithography'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'General description',\n",
       "  'Text': 'MIRRORBIT™ technology - that stores two data bits in each memory array transistor'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'General description',\n",
       "  'Text': 'Eclipse architecture - that dramatically improves program and erase performance'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'General description',\n",
       "  'Text': '65-nm process lithography'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'General description',\n",
       "  'Text': 'This family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface is called SPI Multi-I/O or MIO. In addition, the FL-S family adds support for DDR read commands for SIO, DIO, and QIO that transfer address and read data on both edges of the clock.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'General description',\n",
       "  'Text': 'The Eclipse architecture features a Page Programming Buffer that allows up to 128 words (256 bytes) or'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'General description',\n",
       "  'Text': '256 words (512 bytes) to be programmed in one operation, resulting in faster effective programming and erase than prior generation SPI program or erase algorithms.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'General description',\n",
       "  'Text': 'Executing code directly from flash memory is often called eXecute-in-Place or XIP. By using FL-S devices at the higher clock rates supported, with QIO or DDR-QIO commands, the instruction read transfer rate can match or exceed traditional parallel interface, asynchronous, NOR flash memories while reducing signal count dramati- cally.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'General description',\n",
       "  'Text': 'The S25FL128S and S25FL256S products offer high densities coupled with the flexibility and fast performance required by a variety of embedded applications. They are ideal for code shadowing, XIP, and data storage.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Migration notes',\n",
       "  'Text': 'Features comparisonThe S25FL128S and S25FL256S devices are command set and footprint compatible with prior generation FL-K and FL-P families.Table 1    FL generations comparison[1, 2, 3, 4, 5]ParameterFL-KFL-PFL-STechnology node90 nm90 nm65 nmArchitectureFloating gateMIRRORBIT™MIRRORBIT™ EclipseRelease dateIn ProductionIn Production2H2011Density4 Mb - 128 Mb32 Mb - 256 Mb128 Mb - 256 MbBus widthx1, x2, x4x1, x2, x4x1, x2, x4Supply voltage2.7V - 3.6V2.7V - 3.6V2.7V - 3.6V / 1.65V - 3.6V VIONormal read speed (SDR)6 MBps (50 MHz)5 MBps (40 MHz)6 MBps (50 MHz)Fast read speed (SDR)13 MBps (104 MHz)13 MBps (104 MHz)17 MBps (133 MHz)Dual read speed (SDR)26 MBps (104 MHz)20 MBps (80 MHz)26 MBps (104 MHz)Quad read speed (SDR)52 MBps (104 MHz)40 MBps (80 MHz)52 MBps (104 MHz)Fast read speed (DDR)––20 MBps (80 MHz)Dual read speed (DDR)––40 MBps (80 MHz)Notes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Table 1    FL generations comparison[1, 2, 3, 4, 5] (continued)ParameterFL-KFL-PFL-SQuad read speed (DDR)––80 MBps (80 MHz)Program buffer size256B256B256B / 512BErase sector size4 KB / 32 KB / 64 KB64 KB / 256 KB64 KB / 256 KBParameter sector size4 KB4 KB4 KB (option)Sector erase time (typ.)30 ms (4 KB), 150 ms (64 KB)500 ms (64 KB)130 ms (64 KB), 520 ms(256 KB)Page programming time (typ.)700 µs (256B)1500 µs (256B)250 µs (256B), 340 µs (512B)OTP768B (3 x 256B)506B1024BAdvanced sector protectionNoNoYesAuto Boot modeNoNoYesErase suspend/resumeYesNoYesProgram suspend/resumeYesNoYesOperating temperature\\uf02d40°C to +85°C\\uf02d40°C to +85°C / +105°C\\uf02d40°C to +85°C /+105°C / +125°CNotes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Known differences from prior generationsError reportingPrior generation FL memories either do not have error status bits or do not set them if program or erase is attempted on a protected sector. The FL-S family does have error reporting status bits for program and erase operations. These can be set when there is an internal failure to program or erase or when there is an attempt to program or erase a protected sector. In either case, the program or erase operation did not complete as requested by the command.Secure silicon region (OTP)The size and format (address map) of the OTP area is different from prior generations. The method for protecting each portion of the OTP area is different. For additional details, see “Secure silicon region (OTP)” on page 63.Configuration Register Freeze bitThe Configuration Register Freeze bit CR1[0], locks the state of the block protection bits as in prior generations. In the FL-S family, it also locks the state of the Configuration Register TBPARM bit CR1[2], TBPROT bit CR1[5], and the secure silicon region (OTP) area.Sector Erase commandsThe command for erasing an 8-KB area (two 4-KB sectors) is not supported.The command for erasing a 4-KB sector is supported only in the 128-Mb and 256-Mb density FL-S devices and only for use on the thirty two 4-KB parameter sectors at the top or bottom of the device address space.The erase command for 64-KB sectors are supported for the 128-Mb and 256-Mb density FL-S devices when the ordering option for 4-KB parameter sectors with 64-KB uniform sectors are used. The 64-KB erase command may be applied to erase a group of sixteen 4-KB sectors.The erase command for a 256-KB sector replaces the 64-KB erase command when the ordering option for 256-KB uniform sectors is used for the 128-Mb and 256-Mb density FL-S devices.Deep power downThe deep power down (DPD) function is not supported in FL-S family devices.The legacy DPD (B9h) command code is instead used to enable legacy SPI memory controllers, that can issue the former DPD command, to access a new bank address register. The bank address register allows SPI memory controllers that do not support more than 24 bits of address, the ability to provide higher order address bits for commands, as needed to access the larger address space of the 256-Mb density FL-S device. For additional infor- mation, see “Extended address” on page 47.New featuresThe FL-S family introduces several new features to SPI category memories:Extended address for access to higher memory density.AutoBoot for simpler access to boot code following power up.Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.DDR read commands for SIO, DIO, and QIO.Automatic ECC for enhanced data integrity.Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.Serial peripheral interface with multiple input / output (SPI-MIO)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'The S25FL128S and S25FL256S devices are command set and footprint compatible with prior generation FL-K and FL-P families.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Table 1    FL generations comparison[1, 2, 3, 4, 5]'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Parameter'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'FL-K'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'FL-P'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'FL-S'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Technology node'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '90 nm'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '90 nm'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '65 nm'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Architecture'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Floating gate'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'MIRRORBIT™'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'MIRRORBIT™ Eclipse'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Release date'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'In Production'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'In Production'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '2H2011'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Density'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '4 Mb - 128 Mb'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '32 Mb - 256 Mb'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '128 Mb - 256 Mb'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Bus width'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'x1, x2, x4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'x1, x2, x4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'x1, x2, x4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Supply voltage'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '2.7V - 3.6V'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '2.7V - 3.6V'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '2.7V - 3.6V / 1.65V - 3.6V VIO'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Normal read speed (SDR)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '6 MBps (50 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '5 MBps (40 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '6 MBps (50 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Fast read speed (SDR)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '13 MBps (104 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '13 MBps (104 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '17 MBps (133 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Dual read speed (SDR)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '26 MBps (104 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '20 MBps (80 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '26 MBps (104 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Quad read speed (SDR)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '52 MBps (104 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '40 MBps (80 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '52 MBps (104 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Fast read speed (DDR)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '–'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '–'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '20 MBps (80 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Dual read speed (DDR)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '–'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '–'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '40 MBps (80 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Notes'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '256B program page option only for 128-Mb and 256-Mb density FL-S devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'FL-P column indicates FL129P MIO SPI device (for 128-Mb density).'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'See the individual datasheets for further details.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Table 1    FL generations comparison[1, 2, 3, 4, 5] (continued)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Parameter'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'FL-K'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'FL-P'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'FL-S'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Quad read speed (DDR)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '–'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '–'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '80 MBps (80 MHz)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Program buffer size'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '256B'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '256B'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '256B / 512B'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Erase sector size'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '4 KB / 32 KB / 64 KB'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '64 KB / 256 KB'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '64 KB / 256 KB'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Parameter sector size'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '4 KB'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '4 KB'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '4 KB (option)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Sector erase time (typ.)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '30 ms (4 KB), 150 ms (64 KB)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '500 ms (64 KB)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '130 ms (64 KB), 520 ms'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '(256 KB)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Page programming time (typ.)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '700 µs (256B)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '1500 µs (256B)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '250 µs (256B), 340 µs (512B)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'OTP'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '768B (3 x 256B)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '506B'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '1024B'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Advanced sector protection'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'No'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'No'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Yes'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Auto Boot mode'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'No'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'No'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Yes'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Erase suspend/resume'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Yes'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'No'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Yes'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Program suspend/resume'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Yes'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'No'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Yes'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Operating temperature'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '\\uf02d40°C to +85°C'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '\\uf02d40°C to +85°C / +105°C'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '\\uf02d40°C to +85°C /'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '+105°C / +125°C'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'Notes'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '256B program page option only for 128-Mb and 256-Mb density FL-S devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'FL-P column indicates FL129P MIO SPI device (for 128-Mb density).'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': '64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Features comparison',\n",
       "  'Text': 'See the individual datasheets for further details.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Known differences from prior generations',\n",
       "  'Text': 'Error reportingPrior generation FL memories either do not have error status bits or do not set them if program or erase is attempted on a protected sector. The FL-S family does have error reporting status bits for program and erase operations. These can be set when there is an internal failure to program or erase or when there is an attempt to program or erase a protected sector. In either case, the program or erase operation did not complete as requested by the command.Secure silicon region (OTP)The size and format (address map) of the OTP area is different from prior generations. The method for protecting each portion of the OTP area is different. For additional details, see “Secure silicon region (OTP)” on page 63.Configuration Register Freeze bitThe Configuration Register Freeze bit CR1[0], locks the state of the block protection bits as in prior generations. In the FL-S family, it also locks the state of the Configuration Register TBPARM bit CR1[2], TBPROT bit CR1[5], and the secure silicon region (OTP) area.Sector Erase commandsThe command for erasing an 8-KB area (two 4-KB sectors) is not supported.The command for erasing a 4-KB sector is supported only in the 128-Mb and 256-Mb density FL-S devices and only for use on the thirty two 4-KB parameter sectors at the top or bottom of the device address space.The erase command for 64-KB sectors are supported for the 128-Mb and 256-Mb density FL-S devices when the ordering option for 4-KB parameter sectors with 64-KB uniform sectors are used. The 64-KB erase command may be applied to erase a group of sixteen 4-KB sectors.The erase command for a 256-KB sector replaces the 64-KB erase command when the ordering option for 256-KB uniform sectors is used for the 128-Mb and 256-Mb density FL-S devices.Deep power downThe deep power down (DPD) function is not supported in FL-S family devices.The legacy DPD (B9h) command code is instead used to enable legacy SPI memory controllers, that can issue the former DPD command, to access a new bank address register. The bank address register allows SPI memory controllers that do not support more than 24 bits of address, the ability to provide higher order address bits for commands, as needed to access the larger address space of the 256-Mb density FL-S device. For additional infor- mation, see “Extended address” on page 47.New featuresThe FL-S family introduces several new features to SPI category memories:Extended address for access to higher memory density.AutoBoot for simpler access to boot code following power up.Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.DDR read commands for SIO, DIO, and QIO.Automatic ECC for enhanced data integrity.Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.Serial peripheral interface with multiple input / output (SPI-MIO)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Error reporting',\n",
       "  'Text': 'Prior generation FL memories either do not have error status bits or do not set them if program or erase is attempted on a protected sector. The FL-S family does have error reporting status bits for program and erase operations. These can be set when there is an internal failure to program or erase or when there is an attempt to program or erase a protected sector. In either case, the program or erase operation did not complete as requested by the command.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Secure silicon region (OTP)',\n",
       "  'Text': 'The size and format (address map) of the OTP area is different from prior generations. The method for protecting each portion of the OTP area is different. For additional details, see “Secure silicon region (OTP)” on page 63.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Configuration Register Freeze bit',\n",
       "  'Text': 'The Configuration Register Freeze bit CR1[0], locks the state of the block protection bits as in prior generations. In the FL-S family, it also locks the state of the Configuration Register TBPARM bit CR1[2], TBPROT bit CR1[5], and the secure silicon region (OTP) area.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Sector Erase commands',\n",
       "  'Text': 'The command for erasing an 8-KB area (two 4-KB sectors) is not supported.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Sector Erase commands',\n",
       "  'Text': 'The command for erasing a 4-KB sector is supported only in the 128-Mb and 256-Mb density FL-S devices and only for use on the thirty two 4-KB parameter sectors at the top or bottom of the device address space.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Sector Erase commands',\n",
       "  'Text': 'The erase command for 64-KB sectors are supported for the 128-Mb and 256-Mb density FL-S devices when the ordering option for 4-KB parameter sectors with 64-KB uniform sectors are used. The 64-KB erase command may be applied to erase a group of sixteen 4-KB sectors.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Sector Erase commands',\n",
       "  'Text': 'The erase command for a 256-KB sector replaces the 64-KB erase command when the ordering option for 256-KB uniform sectors is used for the 128-Mb and 256-Mb density FL-S devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Deep power down',\n",
       "  'Text': 'The deep power down (DPD) function is not supported in FL-S family devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'Deep power down',\n",
       "  'Text': 'The legacy DPD (B9h) command code is instead used to enable legacy SPI memory controllers, that can issue the former DPD command, to access a new bank address register. The bank address register allows SPI memory controllers that do not support more than 24 bits of address, the ability to provide higher order address bits for commands, as needed to access the larger address space of the 256-Mb density FL-S device. For additional infor- mation, see “Extended address” on page 47.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'The FL-S family introduces several new features to SPI category memories:'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'Extended address for access to higher memory density.AutoBoot for simpler access to boot code following power up.Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.DDR read commands for SIO, DIO, and QIO.Automatic ECC for enhanced data integrity.Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.Serial peripheral interface with multiple input / output (SPI-MIO)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'Extended address for access to higher memory density.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'AutoBoot for simpler access to boot code following power up.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'DDR read commands for SIO, DIO, and QIO.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'Automatic ECC for enhanced data integrity.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Overview',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'Serial peripheral interface with multiple input / output (SPI-MIO)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Serial peripheral interface with multiple input / output (SPI-MIO)',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'Many memory devices connect to their host system with separate parallel control, address, and data signals that require a large number of signal connections and larger package size. The large number of connections increase power consumption due to so many signals switching and the larger package increases cost.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Serial peripheral interface with multiple input / output (SPI-MIO)',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'The S25FL128S and S25FL256S devices reduce the number of signals for connection to the host system by serially transferring all control, address, and data information over 4 to 6 signals. This reduces the cost of the memory package, reduces signal switching power, and either reduces the host connection count or frees host connectors for use in providing other features.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Serial peripheral interface with multiple input / output (SPI-MIO)',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'The S25FL128S and S25FL256S devices use the industry standard single bit Serial Peripheral Interface (SPI) and also supports optional extension commands for two bit (Dual) and four bit (Quad) wide serial transfers. This multiple width interface is called SPI Multi-I/O or SPI-MIO.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'New features',\n",
       "  'Text': 'SOIC 16 pinout diagramHOLD#/IO3116SCKVCC215SI/IO0RESET#/RFU314VIO/RFUDNU413NCDNU512DNURFU611DNUCS#710VSSSO/IO189WP#/IO2Figure 1    16-lead SOIC package, top viewWSON pinout diagram1   82   7WSON3   64   5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'HOLD#/IO3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '16'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'VCC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '15'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'SI/IO0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'RESET#/RFU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '14'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'VIO/RFU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'DNU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '13'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'DNU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '12'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'DNU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'RFU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '11'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'DNU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'CS#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '10'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'VSS'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'SO/IO1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '8'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': '9'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'WP#/IO2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'SOIC 16 pinout diagram',\n",
       "  'Text': 'Figure 1    16-lead SOIC package, top view'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': '1   8'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': '2   7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': 'WSON'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': '3   6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': '4   5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': 'CS#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': 'VCC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': 'SO/IO1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': 'HOLD#/IO3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': 'WP#/IO2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': 'SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': 'VSS'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': 'SI/IO0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': 'Figure 2    Leadless package (WSON), top view[6]'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': \"FAB024 pinout diagramNC  NCRESET#/ RFUNCDNU  SCK  VSS  VCC   NCDNU  CS#  RFU WP#/IO2  NCDNU  SO/IO1 SI/IO0 HOLD#/IO3 NCNC   NC   NC  VIO/RFU  NC12345ABCDEFigure 3    24-ball BGA, 5 \\uf0b4 5 ball footprint (FAB024), top view[7]NotesRESET# and VIO are pulled to VCC internal to the memory device.Signal connections are in the same relative positions as FAC024 BGA, allowing a single PCB footprint to useFAC024 pinout diagramNCFEDCBA4321NCNCNC RESET#/ RFUDNU   SCK   VSS   VCCDNU   CS#   RFU  WP#/IO2DNU  SO/IO1 SI/IO0 HOLD#/IO3NCNCNC  VIO/RFUNCNCNCFigure 4    24-ball BGA, 4 \\uf0b4 6 ball footprint (FAC024), top view[9]Special handling instructions for FBGA packagesFlash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.NoteSignal connections are in the same relative positions as FAB024 BGA, allowing a single PCB footprint to useInput/output summaryTable 2    Signal descriptionsSignal nameTypeDescriptionRESET#InputHardware Reset: LOW = Device resets and returns to Standby state, ready to receive a command. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used.SCKInputSerial ClockCS#InputChip SelectSI / IO0I/OSerial Input for single bit data commands or IO0 for Dual or Quad commands.SO / IO1I/OSerial Output for single bit data commands. IO1 for Dual or Quad commands.WP# / IO2I/OWrite Protect when not in Quad mode. IO2 in Quad mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.HOLD# / IO3I/OHold (pause) serial transfer in single bit or Dual data commands. IO3 in Quad-I/O mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.VCCSupplyCore Power Supply.VIOSupplyVersatile I/O Power Supply.VSSSupplyGround.NCUnusedNot Connected. No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connectedto an NC must not have voltage levels higher than VIO.RFUReservedReserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use of the connector for a signal. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.DNUReservedDo Not Use. A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistorand may be left unconnected in the host system or may be tied to VSS. Do not usethese connections for PCB signal routing channels. Do not connect any host systemsignal to this connection.Address and data configurationTraditional SPI single bit wide commands (Single or SIO) send information from the host to the memory only on the SI signal. Data may be sent back to the host serially on the Serial Output (SO) signal.Dual or Quad Output commands send information from the host to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.Dual or Quad Input/Output (I/O) commands send information from the host to the memory as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.RESET#The RESET# input provides a hardware method of resetting the device to Standby state, ready for receiving a command. When RESET# is driven to logic LOW (VIL) for at least a period of tRP, the device:terminates any operation in progress,tristates all outputs,resets the volatile bits in the Configuration Register,resets the volatile bits in the Status Registers,resets the Bank Address Register to ‘0’,loads the Program Buffer with all ones,reloads all internal configuration information necessary to bring the device to standby mode,and resets the internal Control Unit to Standby state.RESET# causes the same initialization process as is performed when power comes up and requires tPU time. RESET# may be asserted LOW at any time. To ensure data integrity, any operation that was interrupted by a hardware reset should be reinitiated once the device is ready to accept a command sequence.When RESET# is first asserted LOW, the device draws ICC1 (50 MHz value) during tPU. If RESET# continues to be held at VSS, the device draws CMOS standby current (ISB).RESET# has an internal pull-up resistor and may be left unconnected in the host system if not used.The RESET# input is not available on all packages options. When not available, the RESET# input of the device is tied to the inactive state, inside the package.Serial Clock (SCK)This input signal provides the synchronization reference for the SPI interface. Instructions, addresses, or data input are latched on the rising edge of the SCK signal. Data output changes after the falling edge of SCK, in SDR commands, and after every edge in DDR commands.Chip Select (CS#)The chip select signal indicates when a command for the device is in process and the other signals are relevant for the memory device. When the CS# signal is at the logic HIGH state, the device is not selected and all input signals are ignored and all output signals are high impedance. Unless an internal Program, Erase, or Write Registers (WRR) embedded operation is in progress, the device will be in the Standby Power mode. Driving the CS# input to logic LOW state enables the device, placing it in the Active Power mode. After Power-up, a falling edge on CS# is required prior to the start of any command.CS# toggle with no CLK and Data is considered as non-valid. The flash should not be selected (CS# LOW with no CLK and Data) when it is not being addressed. This is considered as a spec violation and can eventually cause the device to remain in busy state (SR1 = 0x03) after an embedded operation (program/erase/etc).Serial Input (SI) / IO0This input signal is used to transfer data serially into the device. It receives instructions, addresses, and data to be programmed. Values are latched on the rising edge of serial SCK clock signal.SI becomes IO0 - an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).Serial Output (SO) / IO1This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial SCK clock signal.SO becomes IO1 - an input and output during Dual and Quad commands for receiving addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).Write Protect (WP#) / IO2When WP# is driven LOW (VIL), during a WRR command and while the Status Register Write Disable (SRWD) bit of the Status Register is set to a ‘1’, it is not possible to write to the Status and Configuration Registers. This prevents any alteration of the Block Protect (BP2, BP1, BP0) and TBPROT bits of the Status Register. As a consequence, all the data bytes in the memory area that are protected by the Block Protect and TBPROT bits, are also hardwareprotected against data modification if WP# is LOW during a WRR command.The WP# function is not available when the Quad mode is enabled (CR[1]=1). The WP# function is replaced by IO2 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).WP# has an internal pull-up resistor; when unconnected, WP# is at VIH and may be left unconnected in the host system if not used for Quad mode.Hold (HOLD#) / IO3The Hold (HOLD#) signal is used to pause any serial communications with the device without deselecting the device or stopping the serial clock.To enter the Hold condition, the device must be selected by driving the CS# input to the logic LOW state. It is recommended that the user keep the CS# input LOW state during the entire duration of the Hold condition. This is to ensure that the state of the interface logic remains unchanged from the moment of entering the Hold condition. If the CS# input is driven to the logic HIGH state while the device is in the Hold condition, the interface logic of the device will be reset. To restart communication with the device, it is necessary to drive HOLD# to the logic HIGH state while driving the CS# signal into the logic LOW state. This prevents the device from going back into the Hold condition.The Hold condition starts on the falling edge of the Hold (HOLD#) signal, provided that this coincides with SCK being at the logic LOW state. If the falling edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition starts whenever the SCK signal reaches the logic LOW state. Taking the HOLD# signal to the logic LOW state does not terminate any Write, Program or Erase operation that is currently in progress.During the Hold condition, SO is in high impedance and both the SI and SCK input are Don't Care.The Hold condition ends on the rising edge of the Hold (HOLD#) signal, provided that this coincides with the SCK signal being at the logic LOW state. If the rising edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition ends whenever the SCK signal reaches the logic LOW state.The HOLD# function is not available when the Quad mode is enabled (CR1[1] =1). The Hold function is replaced by IO3 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).The HOLD# signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad mode.BEEDDCCBCS#SCK    \\xa0\\xa0\\xa0\\xa0\\xa0\\xa0HOLD#Valid InputDon't CareValid InputDon't CareBValid InputA ASI_or_IO_(during_input) SO_or_IO_(internal)SO_or_IO_(external)Hold Condition Non-standard UseHold Condition Standard UseFigure 5    HOLD mode operationCore Voltage Supply (VCC)VCC is the voltage source for all device internal logic. It is the single voltage used for all device internal functions including read, program, and erase. The voltage may vary from 2.7 V to 3.6 V.Versatile I/O Power Supply (VIO)The Versatile I/O (VIO) supply is the voltage source for all device input receivers and output drivers and allows the host system to set the voltage levels that the device tolerates on all inputs and drives on outputs (address, control, and IO signals). The VIO range is 1.65 V to VCC. VIO cannot be greater than VCC.For example, a VIO of 1.65 V–3.6 V allows for I/O at the 1.8 V, 2.5 V, or 3 V levels, driving and receiving signals to and from other 1.8 V, 2.5 V or 3 V devices on the same data bus. VIO may be tied to VCC so that interface signals operate at the same voltage as the core of the device. VIO is not available in all package options, when not available the VIO supply is tied to VCC internal to the package.During the rise of power supplies, the VIO supply voltage must remain less than or equal to the VCC supply voltage. This supply is not available in all package options. For a backward compatible with the SO16 package, the VIO supply is tied to VCC inside the package; thus, the IO will function at VCC level.Supply and Signal Ground (VSS)VSS is the common voltage drain and ground reference for the device core, input signal receivers, and output drivers.Not Connected (NC)No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connected to an NC must not have voltage levels higher than VIO.Reserved for Future Use (RFU)No device internal signal is currently connected to the package connector but is there potential future use of the connector. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.Do Not Use (DNU)A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistor and may be left unconnected in the host system or may be tied to VSS. Do not use these connections for PCB signal routing channels. Do not connect any host system signal to these connections.Block diagramsHOLD# WP# SISOSCKHOLD# WP# SOSISCKCS2#CS1#CS2#CS1#SPIBus MasterFL-SFlashFL-SFlashFL-SFlash\"},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'WSON pinout diagram',\n",
       "  'Text': \"FAB024 pinout diagramNC  NCRESET#/ RFUNCDNU  SCK  VSS  VCC   NCDNU  CS#  RFU WP#/IO2  NCDNU  SO/IO1 SI/IO0 HOLD#/IO3 NCNC   NC   NC  VIO/RFU  NC12345ABCDEFigure 3    24-ball BGA, 5 \\uf0b4 5 ball footprint (FAB024), top view[7]NotesRESET# and VIO are pulled to VCC internal to the memory device.Signal connections are in the same relative positions as FAC024 BGA, allowing a single PCB footprint to useFAC024 pinout diagramNCFEDCBA4321NCNCNC RESET#/ RFUDNU   SCK   VSS   VCCDNU   CS#   RFU  WP#/IO2DNU  SO/IO1 SI/IO0 HOLD#/IO3NCNCNC  VIO/RFUNCNCNCFigure 4    24-ball BGA, 4 \\uf0b4 6 ball footprint (FAC024), top view[9]Special handling instructions for FBGA packagesFlash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.NoteSignal connections are in the same relative positions as FAB024 BGA, allowing a single PCB footprint to useInput/output summaryTable 2    Signal descriptionsSignal nameTypeDescriptionRESET#InputHardware Reset: LOW = Device resets and returns to Standby state, ready to receive a command. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used.SCKInputSerial ClockCS#InputChip SelectSI / IO0I/OSerial Input for single bit data commands or IO0 for Dual or Quad commands.SO / IO1I/OSerial Output for single bit data commands. IO1 for Dual or Quad commands.WP# / IO2I/OWrite Protect when not in Quad mode. IO2 in Quad mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.HOLD# / IO3I/OHold (pause) serial transfer in single bit or Dual data commands. IO3 in Quad-I/O mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.VCCSupplyCore Power Supply.VIOSupplyVersatile I/O Power Supply.VSSSupplyGround.NCUnusedNot Connected. No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connectedto an NC must not have voltage levels higher than VIO.RFUReservedReserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use of the connector for a signal. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.DNUReservedDo Not Use. A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistorand may be left unconnected in the host system or may be tied to VSS. Do not usethese connections for PCB signal routing channels. Do not connect any host systemsignal to this connection.Address and data configurationTraditional SPI single bit wide commands (Single or SIO) send information from the host to the memory only on the SI signal. Data may be sent back to the host serially on the Serial Output (SO) signal.Dual or Quad Output commands send information from the host to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.Dual or Quad Input/Output (I/O) commands send information from the host to the memory as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.RESET#The RESET# input provides a hardware method of resetting the device to Standby state, ready for receiving a command. When RESET# is driven to logic LOW (VIL) for at least a period of tRP, the device:terminates any operation in progress,tristates all outputs,resets the volatile bits in the Configuration Register,resets the volatile bits in the Status Registers,resets the Bank Address Register to ‘0’,loads the Program Buffer with all ones,reloads all internal configuration information necessary to bring the device to standby mode,and resets the internal Control Unit to Standby state.RESET# causes the same initialization process as is performed when power comes up and requires tPU time. RESET# may be asserted LOW at any time. To ensure data integrity, any operation that was interrupted by a hardware reset should be reinitiated once the device is ready to accept a command sequence.When RESET# is first asserted LOW, the device draws ICC1 (50 MHz value) during tPU. If RESET# continues to be held at VSS, the device draws CMOS standby current (ISB).RESET# has an internal pull-up resistor and may be left unconnected in the host system if not used.The RESET# input is not available on all packages options. When not available, the RESET# input of the device is tied to the inactive state, inside the package.Serial Clock (SCK)This input signal provides the synchronization reference for the SPI interface. Instructions, addresses, or data input are latched on the rising edge of the SCK signal. Data output changes after the falling edge of SCK, in SDR commands, and after every edge in DDR commands.Chip Select (CS#)The chip select signal indicates when a command for the device is in process and the other signals are relevant for the memory device. When the CS# signal is at the logic HIGH state, the device is not selected and all input signals are ignored and all output signals are high impedance. Unless an internal Program, Erase, or Write Registers (WRR) embedded operation is in progress, the device will be in the Standby Power mode. Driving the CS# input to logic LOW state enables the device, placing it in the Active Power mode. After Power-up, a falling edge on CS# is required prior to the start of any command.CS# toggle with no CLK and Data is considered as non-valid. The flash should not be selected (CS# LOW with no CLK and Data) when it is not being addressed. This is considered as a spec violation and can eventually cause the device to remain in busy state (SR1 = 0x03) after an embedded operation (program/erase/etc).Serial Input (SI) / IO0This input signal is used to transfer data serially into the device. It receives instructions, addresses, and data to be programmed. Values are latched on the rising edge of serial SCK clock signal.SI becomes IO0 - an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).Serial Output (SO) / IO1This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial SCK clock signal.SO becomes IO1 - an input and output during Dual and Quad commands for receiving addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).Write Protect (WP#) / IO2When WP# is driven LOW (VIL), during a WRR command and while the Status Register Write Disable (SRWD) bit of the Status Register is set to a ‘1’, it is not possible to write to the Status and Configuration Registers. This prevents any alteration of the Block Protect (BP2, BP1, BP0) and TBPROT bits of the Status Register. As a consequence, all the data bytes in the memory area that are protected by the Block Protect and TBPROT bits, are also hardwareprotected against data modification if WP# is LOW during a WRR command.The WP# function is not available when the Quad mode is enabled (CR[1]=1). The WP# function is replaced by IO2 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).WP# has an internal pull-up resistor; when unconnected, WP# is at VIH and may be left unconnected in the host system if not used for Quad mode.Hold (HOLD#) / IO3The Hold (HOLD#) signal is used to pause any serial communications with the device without deselecting the device or stopping the serial clock.To enter the Hold condition, the device must be selected by driving the CS# input to the logic LOW state. It is recommended that the user keep the CS# input LOW state during the entire duration of the Hold condition. This is to ensure that the state of the interface logic remains unchanged from the moment of entering the Hold condition. If the CS# input is driven to the logic HIGH state while the device is in the Hold condition, the interface logic of the device will be reset. To restart communication with the device, it is necessary to drive HOLD# to the logic HIGH state while driving the CS# signal into the logic LOW state. This prevents the device from going back into the Hold condition.The Hold condition starts on the falling edge of the Hold (HOLD#) signal, provided that this coincides with SCK being at the logic LOW state. If the falling edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition starts whenever the SCK signal reaches the logic LOW state. Taking the HOLD# signal to the logic LOW state does not terminate any Write, Program or Erase operation that is currently in progress.During the Hold condition, SO is in high impedance and both the SI and SCK input are Don't Care.The Hold condition ends on the rising edge of the Hold (HOLD#) signal, provided that this coincides with the SCK signal being at the logic LOW state. If the rising edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition ends whenever the SCK signal reaches the logic LOW state.The HOLD# function is not available when the Quad mode is enabled (CR1[1] =1). The Hold function is replaced by IO3 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).The HOLD# signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad mode.BEEDDCCBCS#SCK    \\xa0\\xa0\\xa0\\xa0\\xa0\\xa0HOLD#Valid InputDon't CareValid InputDon't CareBValid InputA ASI_or_IO_(during_input) SO_or_IO_(internal)SO_or_IO_(external)Hold Condition Non-standard UseHold Condition Standard UseFigure 5    HOLD mode operationCore Voltage Supply (VCC)VCC is the voltage source for all device internal logic. It is the single voltage used for all device internal functions including read, program, and erase. The voltage may vary from 2.7 V to 3.6 V.Versatile I/O Power Supply (VIO)The Versatile I/O (VIO) supply is the voltage source for all device input receivers and output drivers and allows the host system to set the voltage levels that the device tolerates on all inputs and drives on outputs (address, control, and IO signals). The VIO range is 1.65 V to VCC. VIO cannot be greater than VCC.For example, a VIO of 1.65 V–3.6 V allows for I/O at the 1.8 V, 2.5 V, or 3 V levels, driving and receiving signals to and from other 1.8 V, 2.5 V or 3 V devices on the same data bus. VIO may be tied to VCC so that interface signals operate at the same voltage as the core of the device. VIO is not available in all package options, when not available the VIO supply is tied to VCC internal to the package.During the rise of power supplies, the VIO supply voltage must remain less than or equal to the VCC supply voltage. This supply is not available in all package options. For a backward compatible with the SO16 package, the VIO supply is tied to VCC inside the package; thus, the IO will function at VCC level.Supply and Signal Ground (VSS)VSS is the common voltage drain and ground reference for the device core, input signal receivers, and output drivers.Not Connected (NC)No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connected to an NC must not have voltage levels higher than VIO.Reserved for Future Use (RFU)No device internal signal is currently connected to the package connector but is there potential future use of the connector. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.Do Not Use (DNU)A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistor and may be left unconnected in the host system or may be tied to VSS. Do not use these connections for PCB signal routing channels. Do not connect any host system signal to these connections.Block diagramsHOLD# WP# SISOSCKHOLD# WP# SOSISCKCS2#CS1#CS2#CS1#SPIBus MasterFL-SFlashFL-SFlashFL-SFlash\"},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'NC  NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'RESET#/ RFU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'DNU  SCK  VSS  VCC   NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'DNU  CS#  RFU WP#/IO2  NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'DNU  SO/IO1 SI/IO0 HOLD#/IO3 NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'NC   NC   NC  VIO/RFU  NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': '2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': '3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': '4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': '5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'A'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'B'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'C'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'D'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'E'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'Figure 3    24-ball BGA, 5 \\uf0b4 5 ball footprint (FAB024), top view[7]'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'Notes'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'RESET# and VIO are pulled to VCC internal to the memory device.Signal connections are in the same relative positions as FAC024 BGA, allowing a single PCB footprint to use'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'RESET# and VIO are pulled to VCC internal to the memory device.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAB024 pinout diagram',\n",
       "  'Text': 'Signal connections are in the same relative positions as FAC024 BGA, allowing a single PCB footprint to use'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'F'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'E'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'D'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'C'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'B'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'A'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': '4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': '3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': '2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'NC RESET#/ RFU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'DNU   SCK   VSS   VCC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'DNU   CS#   RFU  WP#/IO2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'DNU  SO/IO1 SI/IO0 HOLD#/IO3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'NC  VIO/RFU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'FAC024 pinout diagram',\n",
       "  'Text': 'Figure 4    24-ball BGA, 4 \\uf0b4 6 ball footprint (FAC024), top view[9]'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Special handling instructions for FBGA packages',\n",
       "  'Text': 'Flash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Special handling instructions for FBGA packages',\n",
       "  'Text': 'Note'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Special handling instructions for FBGA packages',\n",
       "  'Text': 'Signal connections are in the same relative positions as FAB024 BGA, allowing a single PCB footprint to use'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Special handling instructions for FBGA packages',\n",
       "  'Text': 'Signal connections are in the same relative positions as FAB024 BGA, allowing a single PCB footprint to use'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Table 2    Signal descriptions'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Signal name'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Type'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Description'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'RESET#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Input'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Hardware Reset: LOW = Device resets and returns to Standby state, ready to receive a command. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Input'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Serial Clock'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'CS#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Input'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Chip Select'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'SI / IO0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'I/O'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Serial Input for single bit data commands or IO0 for Dual or Quad commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'SO / IO1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'I/O'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Serial Output for single bit data commands. IO1 for Dual or Quad commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'WP# / IO2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'I/O'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Write Protect when not in Quad mode. IO2 in Quad mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'HOLD# / IO3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'I/O'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Hold (pause) serial transfer in single bit or Dual data commands. IO3 in Quad-I/O mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'VCC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Supply'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Core Power Supply.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'VIO'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Supply'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Versatile I/O Power Supply.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'VSS'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Supply'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Ground.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'NC'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Unused'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Not Connected. No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connected'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'to an NC must not have voltage levels higher than VIO.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'RFU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Reserved'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Reserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use of the connector for a signal. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'DNU'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Reserved'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'Do Not Use. A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistor'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'and may be left unconnected in the host system or may be tied to VSS. Do not use'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'these connections for PCB signal routing channels. Do not connect any host system'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Input/output summary',\n",
       "  'Text': 'signal to this connection.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Address and data configuration',\n",
       "  'Text': 'Traditional SPI single bit wide commands (Single or SIO) send information from the host to the memory only on the SI signal. Data may be sent back to the host serially on the Serial Output (SO) signal.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Address and data configuration',\n",
       "  'Text': 'Dual or Quad Output commands send information from the host to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Address and data configuration',\n",
       "  'Text': 'Dual or Quad Input/Output (I/O) commands send information from the host to the memory as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'The RESET# input provides a hardware method of resetting the device to Standby state, ready for receiving a command. When RESET# is driven to logic LOW (VIL) for at least a period of tRP, the device:'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'terminates any operation in progress,tristates all outputs,resets the volatile bits in the Configuration Register,resets the volatile bits in the Status Registers,resets the Bank Address Register to ‘0’,loads the Program Buffer with all ones,reloads all internal configuration information necessary to bring the device to standby mode,and resets the internal Control Unit to Standby state.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'terminates any operation in progress,'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'tristates all outputs,'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'resets the volatile bits in the Configuration Register,'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'resets the volatile bits in the Status Registers,'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'resets the Bank Address Register to ‘0’,'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'loads the Program Buffer with all ones,'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'reloads all internal configuration information necessary to bring the device to standby mode,'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'and resets the internal Control Unit to Standby state.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'RESET# causes the same initialization process as is performed when power comes up and requires tPU time. RESET# may be asserted LOW at any time. To ensure data integrity, any operation that was interrupted by a hardware reset should be reinitiated once the device is ready to accept a command sequence.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'When RESET# is first asserted LOW, the device draws ICC1 (50 MHz value) during tPU. If RESET# continues to be held at VSS, the device draws CMOS standby current (ISB).'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'RESET# has an internal pull-up resistor and may be left unconnected in the host system if not used.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'RESET#',\n",
       "  'Text': 'The RESET# input is not available on all packages options. When not available, the RESET# input of the device is tied to the inactive state, inside the package.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Serial Clock (SCK)',\n",
       "  'Text': 'This input signal provides the synchronization reference for the SPI interface. Instructions, addresses, or data input are latched on the rising edge of the SCK signal. Data output changes after the falling edge of SCK, in SDR commands, and after every edge in DDR commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Chip Select (CS#)',\n",
       "  'Text': 'The chip select signal indicates when a command for the device is in process and the other signals are relevant for the memory device. When the CS# signal is at the logic HIGH state, the device is not selected and all input signals are ignored and all output signals are high impedance. Unless an internal Program, Erase, or Write Registers (WRR) embedded operation is in progress, the device will be in the Standby Power mode. Driving the CS# input to logic LOW state enables the device, placing it in the Active Power mode. After Power-up, a falling edge on CS# is required prior to the start of any command.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Chip Select (CS#)',\n",
       "  'Text': 'CS# toggle with no CLK and Data is considered as non-valid. The flash should not be selected (CS# LOW with no CLK and Data) when it is not being addressed. This is considered as a spec violation and can eventually cause the device to remain in busy state (SR1 = 0x03) after an embedded operation (program/erase/etc).'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Serial Input (SI) / IO0',\n",
       "  'Text': 'This input signal is used to transfer data serially into the device. It receives instructions, addresses, and data to be programmed. Values are latched on the rising edge of serial SCK clock signal.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Serial Input (SI) / IO0',\n",
       "  'Text': 'SI becomes IO0 - an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Serial Output (SO) / IO1',\n",
       "  'Text': 'This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial SCK clock signal.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Serial Output (SO) / IO1',\n",
       "  'Text': 'SO becomes IO1 - an input and output during Dual and Quad commands for receiving addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Write Protect (WP#) / IO2',\n",
       "  'Text': 'When WP# is driven LOW (VIL), during a WRR command and while the Status Register Write Disable (SRWD) bit of the Status Register is set to a ‘1’, it is not possible to write to the Status and Configuration Registers. This prevents any alteration of the Block Protect (BP2, BP1, BP0) and TBPROT bits of the Status Register. As a consequence, all the data bytes in the memory area that are protected by the Block Protect and TBPROT bits, are also hardware'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Write Protect (WP#) / IO2',\n",
       "  'Text': 'protected against data modification if WP# is LOW during a WRR command.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Write Protect (WP#) / IO2',\n",
       "  'Text': 'The WP# function is not available when the Quad mode is enabled (CR[1]=1). The WP# function is replaced by IO2 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Write Protect (WP#) / IO2',\n",
       "  'Text': 'WP# has an internal pull-up resistor; when unconnected, WP# is at VIH and may be left unconnected in the host system if not used for Quad mode.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'The Hold (HOLD#) signal is used to pause any serial communications with the device without deselecting the device or stopping the serial clock.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'To enter the Hold condition, the device must be selected by driving the CS# input to the logic LOW state. It is recommended that the user keep the CS# input LOW state during the entire duration of the Hold condition. This is to ensure that the state of the interface logic remains unchanged from the moment of entering the Hold condition. If the CS# input is driven to the logic HIGH state while the device is in the Hold condition, the interface logic of the device will be reset. To restart communication with the device, it is necessary to drive HOLD# to the logic HIGH state while driving the CS# signal into the logic LOW state. This prevents the device from going back into the Hold condition.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'The Hold condition starts on the falling edge of the Hold (HOLD#) signal, provided that this coincides with SCK being at the logic LOW state. If the falling edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition starts whenever the SCK signal reaches the logic LOW state. Taking the HOLD# signal to the logic LOW state does not terminate any Write, Program or Erase operation that is currently in progress.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': \"During the Hold condition, SO is in high impedance and both the SI and SCK input are Don't Care.\"},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'The Hold condition ends on the rising edge of the Hold (HOLD#) signal, provided that this coincides with the SCK signal being at the logic LOW state. If the rising edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition ends whenever the SCK signal reaches the logic LOW state.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'The HOLD# function is not available when the Quad mode is enabled (CR1[1] =1). The Hold function is replaced by IO3 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'The HOLD# signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad mode.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'B'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'E'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'E'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'D'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'D'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'C'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'C'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'B'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'CS#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'SCK    \\xa0\\xa0\\xa0\\xa0\\xa0\\xa0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'HOLD#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'Valid Input'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': \"Don't Care\"},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'Valid Input'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': \"Don't Care\"},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'B'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'Valid Input'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'A A'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'SI_or_IO_(during_input) SO_or_IO_(internal)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'SO_or_IO_(external)'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'Hold Condition Non-standard Use'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'Hold Condition Standard Use'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Hold (HOLD#) / IO3',\n",
       "  'Text': 'Figure 5    HOLD mode operation'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Core Voltage Supply (VCC)',\n",
       "  'Text': 'VCC is the voltage source for all device internal logic. It is the single voltage used for all device internal functions including read, program, and erase. The voltage may vary from 2.7 V to 3.6 V.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Versatile I/O Power Supply (VIO)',\n",
       "  'Text': 'The Versatile I/O (VIO) supply is the voltage source for all device input receivers and output drivers and allows the host system to set the voltage levels that the device tolerates on all inputs and drives on outputs (address, control, and IO signals). The VIO range is 1.65 V to VCC. VIO cannot be greater than VCC.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Versatile I/O Power Supply (VIO)',\n",
       "  'Text': 'For example, a VIO of 1.65 V–3.6 V allows for I/O at the 1.8 V, 2.5 V, or 3 V levels, driving and receiving signals to and from other 1.8 V, 2.5 V or 3 V devices on the same data bus. VIO may be tied to VCC so that interface signals operate at the same voltage as the core of the device. VIO is not available in all package options, when not available the VIO supply is tied to VCC internal to the package.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Versatile I/O Power Supply (VIO)',\n",
       "  'Text': 'During the rise of power supplies, the VIO supply voltage must remain less than or equal to the VCC supply voltage. This supply is not available in all package options. For a backward compatible with the SO16 package, the VIO supply is tied to VCC inside the package; thus, the IO will function at VCC level.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Supply and Signal Ground (VSS)',\n",
       "  'Text': 'VSS is the common voltage drain and ground reference for the device core, input signal receivers, and output drivers.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Not Connected (NC)',\n",
       "  'Text': 'No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connected to an NC must not have voltage levels higher than VIO.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Reserved for Future Use (RFU)',\n",
       "  'Text': 'No device internal signal is currently connected to the package connector but is there potential future use of the connector. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Do Not Use (DNU)',\n",
       "  'Text': 'A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistor and may be left unconnected in the host system or may be tied to VSS. Do not use these connections for PCB signal routing channels. Do not connect any host system signal to these connections.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'HOLD# WP# SI'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SO'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'HOLD# WP# SO'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SI'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS2#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS1#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS2#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS1#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SPI'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Bus Master'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'FL-S'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Flash'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'FL-S'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Flash'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'FL-S'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Flash'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'FL-S'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Flash'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Figure 6    Bus master and memory devices on the SPI Bus - Single bit data path'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'HOLD#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'WP# IO1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'IO0 SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'HOLD# WP#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'IO1 IO0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS2#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS1#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS2#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS1#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SPI'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Bus Master'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'FL-S'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Flash'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'FL-S'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Flash'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Figure 7    Bus master and memory devices on the SPI Bus - Dual bit data path'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'IO3 IO2 IO1 IO0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'IO3 IO2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'IO1 IO0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS2#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS1#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS2#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'CS1#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SPI'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Bus Master'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Figure 8    Bus master and memory devices on the SPI Bus - Quad bit data path'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Pinouts and signal descriptions',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'Signal protocolsSPI clock modesSDRThe S25FL128S and S25FL256S devices can be driven by an embedded microcontroller (bus master) in either of the two following clocking modes.Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0Mode 3 with CPOL = 1 and, CPHA = 1For these two modes, input data into the device is always latched in on the rising edge of the SCK signal and the output data is always available from the falling edge of the SCK clock signal.The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.SCK will stay at logic LOW state with CPOL = 0, CPHA = 0SCK will stay at logic HIGH state with CPOL = 1, CPHA = 1CPOL=0_CPHA=0_SCK \\xa0 CPOL=1_CPHA=1_SCKCS#SI  MSbSOMSbFigure 9    SPI SDR modes supportedTiming diagrams throughout the remainder of the document are generally shown as both mode ‘0’ and ‘3’ by showing SCK as both HIGH and LOW at the fall of CS#. In some cases, a timing diagram may show only mode ‘0’ with SCK LOW at the fall of CS#. In such a case, mode 3 timing simply means clock is HIGH at the fall of CS# so no SCK rising edge set up or hold time to the falling edge of CS# is needed for mode ‘3’.SCK cycles are measured (counted) from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.DDRMode ‘0’ and mode ‘3’ are also supported for DDR commands. In DDR commands, the instruction bits are always latched on the rising edge of clock, the same as in SDR commands. However, the address and input data that follow the instruction are latched on both the rising and falling edges of SCK. The first address bit is latched on the first rising edge of SCK following the falling edge at the end of the last instruction bit. The first bit of output data is driven on the falling edge at the end of the last access latency (dummy) cycle.InstructionAddressModeDummy / DLPRead DataInst. 7Inst. 0  A31 A30A0  M7  M6M0DLP7DLP0 D0  D1SCK cycles are measured (counted) in the same way as in SDR commands, from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.CPOL=0_CPHA=0_SCK CPOL=1_CPHA=1_SCKCS#Transfer_PhaseSI SOFigure 10   SPI DDR modes supportedCommand protocolAll communication between the host system and S25FL128S and S25FL256S memory devices is in the form of units called commands.All commands begin with an instruction that selects the type of information transfer or device operation to be performed. Commands may also have an address, instruction modifier, latency period, data transfer to the memory, or data transfer from the memory. All instruction, address, and data information is transferred serially between the host system and memory device.All instructions are transferred from host to memory as a single bit serial sequence on the SI signal.Single bit wide commands may provide an address or data sent only on the SI signal. Data may be sent back to the host serially on the SO signal.Dual or Quad Output commands provide an address sent to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.Dual or Quad Input/Output (I/O) commands provide an address sent from the host as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3.Commands are structured as follows:Each command begins with CS# going LOW and ends with CS# returning HIGH. The memory device is selected by the host driving the Chip Select (CS#) signal low throughout a command.The serial clock (SCK) marks the transfer of each bit or group of bits between the host and memory.Each command begins with an eight bit (byte) instruction. The instruction is always presented only as a single bit serial sequence on the Serial Input (SI) signal with one bit transferred to the memory device on each SCK rising edge. The instruction selects the type of information transfer or device operation to be performed.The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The instruction determines the address space used. The address may be either a 24-bit or a 32-bit byte boundary, address. The address transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The width of all transfers following the instruction are determined by the instruction sent. Following transfers may continue to be single bit serial on only the SI or Serial Output (SO) signals, they may be done in two bit groups per (dual) transfer on the IO0 and IO1 signals, or they may be done in 4 bit groups per (quad) transfer on the IO0-IO3 signals. Within the dual or quad groups the least significant bit is on IO0. More significant bits are placed in significance order on each higher numbered IO signal. Single bits or parallel bit groups are transferred in most to least significant bit order.Some instructions send an instruction modifier called mode bits, following the address, to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands. The mode bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host.Write data bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.SCK continues to toggle during any read access latency period. The latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles). At the end of the read latency cycles, the first read data bits are driven from the outputs on SCK falling edge at the end of the last read latency cycle. The first read data bits are considered transferred to the host on the following SCK rising edge. Each following transfer occurs on the next SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.If the command returns read data to the host, the device continues sending data transfers until the host takes the CS# signal HIGH. The CS# signal can be driven HIGH after any transfer in the read data sequence. This will terminate the command.At the end of a command that does not return data, the host drives the CS# input HIGH. The CS# signal must go HIGH after the eighth bit, of a stand alone instruction or, of the last write data byte that is transferred. That is, the CS# signal must be driven HIGH when the number of clock cycles after CS# signal was driven LOW is an exact multiple of eight cycles. If the CS# signal does not go HIGH exactly at the eight SCK cycle boundary of the instruction or write data, the command is rejected and not executed.All instruction, address, and mode bits are shifted into the device with the Most Significant Bits (MSb) first. The data bits are shifted in and out of the device MSb first. All data is transferred in byte units with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e. the byte address increments.All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions.Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful.CS# SCKSI SOPhaseCommand sequence examples76543210InstructionCS# SCKSI SOPhaseFigure 11   Standalone Instruction command7654321076543210InstructionInput DataCS# SCKSI SOPhaseFigure 12   Single Bit Wide Input command765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionData 1Data 2Figure 13   Single Bit Wide Output command765432103110InstructionAddressData 1Data 26'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Block diagrams',\n",
       "  'Text': 'SPI clock modesSDRThe S25FL128S and S25FL256S devices can be driven by an embedded microcontroller (bus master) in either of the two following clocking modes.Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0Mode 3 with CPOL = 1 and, CPHA = 1For these two modes, input data into the device is always latched in on the rising edge of the SCK signal and the output data is always available from the falling edge of the SCK clock signal.The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.SCK will stay at logic LOW state with CPOL = 0, CPHA = 0SCK will stay at logic HIGH state with CPOL = 1, CPHA = 1CPOL=0_CPHA=0_SCK \\xa0 CPOL=1_CPHA=1_SCKCS#SI  MSbSOMSbFigure 9    SPI SDR modes supportedTiming diagrams throughout the remainder of the document are generally shown as both mode ‘0’ and ‘3’ by showing SCK as both HIGH and LOW at the fall of CS#. In some cases, a timing diagram may show only mode ‘0’ with SCK LOW at the fall of CS#. In such a case, mode 3 timing simply means clock is HIGH at the fall of CS# so no SCK rising edge set up or hold time to the falling edge of CS# is needed for mode ‘3’.SCK cycles are measured (counted) from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.DDRMode ‘0’ and mode ‘3’ are also supported for DDR commands. In DDR commands, the instruction bits are always latched on the rising edge of clock, the same as in SDR commands. However, the address and input data that follow the instruction are latched on both the rising and falling edges of SCK. The first address bit is latched on the first rising edge of SCK following the falling edge at the end of the last instruction bit. The first bit of output data is driven on the falling edge at the end of the last access latency (dummy) cycle.InstructionAddressModeDummy / DLPRead DataInst. 7Inst. 0  A31 A30A0  M7  M6M0DLP7DLP0 D0  D1SCK cycles are measured (counted) in the same way as in SDR commands, from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.CPOL=0_CPHA=0_SCK CPOL=1_CPHA=1_SCKCS#Transfer_PhaseSI SOFigure 10   SPI DDR modes supportedCommand protocolAll communication between the host system and S25FL128S and S25FL256S memory devices is in the form of units called commands.All commands begin with an instruction that selects the type of information transfer or device operation to be performed. Commands may also have an address, instruction modifier, latency period, data transfer to the memory, or data transfer from the memory. All instruction, address, and data information is transferred serially between the host system and memory device.All instructions are transferred from host to memory as a single bit serial sequence on the SI signal.Single bit wide commands may provide an address or data sent only on the SI signal. Data may be sent back to the host serially on the SO signal.Dual or Quad Output commands provide an address sent to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.Dual or Quad Input/Output (I/O) commands provide an address sent from the host as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3.Commands are structured as follows:Each command begins with CS# going LOW and ends with CS# returning HIGH. The memory device is selected by the host driving the Chip Select (CS#) signal low throughout a command.The serial clock (SCK) marks the transfer of each bit or group of bits between the host and memory.Each command begins with an eight bit (byte) instruction. The instruction is always presented only as a single bit serial sequence on the Serial Input (SI) signal with one bit transferred to the memory device on each SCK rising edge. The instruction selects the type of information transfer or device operation to be performed.The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The instruction determines the address space used. The address may be either a 24-bit or a 32-bit byte boundary, address. The address transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The width of all transfers following the instruction are determined by the instruction sent. Following transfers may continue to be single bit serial on only the SI or Serial Output (SO) signals, they may be done in two bit groups per (dual) transfer on the IO0 and IO1 signals, or they may be done in 4 bit groups per (quad) transfer on the IO0-IO3 signals. Within the dual or quad groups the least significant bit is on IO0. More significant bits are placed in significance order on each higher numbered IO signal. Single bits or parallel bit groups are transferred in most to least significant bit order.Some instructions send an instruction modifier called mode bits, following the address, to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands. The mode bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host.Write data bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.SCK continues to toggle during any read access latency period. The latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles). At the end of the read latency cycles, the first read data bits are driven from the outputs on SCK falling edge at the end of the last read latency cycle. The first read data bits are considered transferred to the host on the following SCK rising edge. Each following transfer occurs on the next SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.If the command returns read data to the host, the device continues sending data transfers until the host takes the CS# signal HIGH. The CS# signal can be driven HIGH after any transfer in the read data sequence. This will terminate the command.At the end of a command that does not return data, the host drives the CS# input HIGH. The CS# signal must go HIGH after the eighth bit, of a stand alone instruction or, of the last write data byte that is transferred. That is, the CS# signal must be driven HIGH when the number of clock cycles after CS# signal was driven LOW is an exact multiple of eight cycles. If the CS# signal does not go HIGH exactly at the eight SCK cycle boundary of the instruction or write data, the command is rejected and not executed.All instruction, address, and mode bits are shifted into the device with the Most Significant Bits (MSb) first. The data bits are shifted in and out of the device MSb first. All data is transferred in byte units with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e. the byte address increments.All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions.Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful.CS# SCKSI SOPhaseCommand sequence examples76543210InstructionCS# SCKSI SOPhaseFigure 11   Standalone Instruction command7654321076543210InstructionInput DataCS# SCKSI SOPhaseFigure 12   Single Bit Wide Input command765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionData 1Data 2Figure 13   Single Bit Wide Output command765432103110InstructionAddressData 1Data 26'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SPI clock modes',\n",
       "  'Text': 'SDRThe S25FL128S and S25FL256S devices can be driven by an embedded microcontroller (bus master) in either of the two following clocking modes.Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0Mode 3 with CPOL = 1 and, CPHA = 1For these two modes, input data into the device is always latched in on the rising edge of the SCK signal and the output data is always available from the falling edge of the SCK clock signal.The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.SCK will stay at logic LOW state with CPOL = 0, CPHA = 0SCK will stay at logic HIGH state with CPOL = 1, CPHA = 1CPOL=0_CPHA=0_SCK \\xa0 CPOL=1_CPHA=1_SCKCS#SI  MSbSOMSbFigure 9    SPI SDR modes supportedTiming diagrams throughout the remainder of the document are generally shown as both mode ‘0’ and ‘3’ by showing SCK as both HIGH and LOW at the fall of CS#. In some cases, a timing diagram may show only mode ‘0’ with SCK LOW at the fall of CS#. In such a case, mode 3 timing simply means clock is HIGH at the fall of CS# so no SCK rising edge set up or hold time to the falling edge of CS# is needed for mode ‘3’.SCK cycles are measured (counted) from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.DDRMode ‘0’ and mode ‘3’ are also supported for DDR commands. In DDR commands, the instruction bits are always latched on the rising edge of clock, the same as in SDR commands. However, the address and input data that follow the instruction are latched on both the rising and falling edges of SCK. The first address bit is latched on the first rising edge of SCK following the falling edge at the end of the last instruction bit. The first bit of output data is driven on the falling edge at the end of the last access latency (dummy) cycle.InstructionAddressModeDummy / DLPRead DataInst. 7Inst. 0  A31 A30A0  M7  M6M0DLP7DLP0 D0  D1SCK cycles are measured (counted) in the same way as in SDR commands, from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.CPOL=0_CPHA=0_SCK CPOL=1_CPHA=1_SCKCS#Transfer_PhaseSI SOFigure 10   SPI DDR modes supported'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'The S25FL128S and S25FL256S devices can be driven by an embedded microcontroller (bus master) in either of the two following clocking modes.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0Mode 3 with CPOL = 1 and, CPHA = 1For these two modes, input data into the device is always latched in on the rising edge of the SCK signal and the output data is always available from the falling edge of the SCK clock signal.The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.SCK will stay at logic LOW state with CPOL = 0, CPHA = 0SCK will stay at logic HIGH state with CPOL = 1, CPHA = 1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'Mode 3 with CPOL = 1 and, CPHA = 1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'For these two modes, input data into the device is always latched in on the rising edge of the SCK signal and the output data is always available from the falling edge of the SCK clock signal.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'SCK will stay at logic LOW state with CPOL = 0, CPHA = 0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'SCK will stay at logic HIGH state with CPOL = 1, CPHA = 1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'CPOL=0_CPHA=0_SCK \\xa0 CPOL=1_CPHA=1_SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'CS#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'SI  MSb'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'SO'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'MSb'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'Figure 9    SPI SDR modes supported'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'Timing diagrams throughout the remainder of the document are generally shown as both mode ‘0’ and ‘3’ by showing SCK as both HIGH and LOW at the fall of CS#. In some cases, a timing diagram may show only mode ‘0’ with SCK LOW at the fall of CS#. In such a case, mode 3 timing simply means clock is HIGH at the fall of CS# so no SCK rising edge set up or hold time to the falling edge of CS# is needed for mode ‘3’.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'SDR',\n",
       "  'Text': 'SCK cycles are measured (counted) from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'Mode ‘0’ and mode ‘3’ are also supported for DDR commands. In DDR commands, the instruction bits are always latched on the rising edge of clock, the same as in SDR commands. However, the address and input data that follow the instruction are latched on both the rising and falling edges of SCK. The first address bit is latched on the first rising edge of SCK following the falling edge at the end of the last instruction bit. The first bit of output data is driven on the falling edge at the end of the last access latency (dummy) cycle.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'Instruction'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'Address'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'Mode'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'Dummy / DLP'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'Read Data'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'Inst. 7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'Inst. 0  A31 A30'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'A0  M7  M6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'M0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'DLP7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'DLP0 D0  D1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'SCK cycles are measured (counted) in the same way as in SDR commands, from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'CPOL=0_CPHA=0_SCK CPOL=1_CPHA=1_SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'CS#'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'Transfer_Phase'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'SI SO'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'DDR',\n",
       "  'Text': 'Figure 10   SPI DDR modes supported'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'All communication between the host system and S25FL128S and S25FL256S memory devices is in the form of units called commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'All commands begin with an instruction that selects the type of information transfer or device operation to be performed. Commands may also have an address, instruction modifier, latency period, data transfer to the memory, or data transfer from the memory. All instruction, address, and data information is transferred serially between the host system and memory device.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'All instructions are transferred from host to memory as a single bit serial sequence on the SI signal.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Single bit wide commands may provide an address or data sent only on the SI signal. Data may be sent back to the host serially on the SO signal.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Dual or Quad Output commands provide an address sent to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Dual or Quad Input/Output (I/O) commands provide an address sent from the host as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Commands are structured as follows:'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Each command begins with CS# going LOW and ends with CS# returning HIGH. The memory device is selected by the host driving the Chip Select (CS#) signal low throughout a command.The serial clock (SCK) marks the transfer of each bit or group of bits between the host and memory.Each command begins with an eight bit (byte) instruction. The instruction is always presented only as a single bit serial sequence on the Serial Input (SI) signal with one bit transferred to the memory device on each SCK rising edge. The instruction selects the type of information transfer or device operation to be performed.The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The instruction determines the address space used. The address may be either a 24-bit or a 32-bit byte boundary, address. The address transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The width of all transfers following the instruction are determined by the instruction sent. Following transfers may continue to be single bit serial on only the SI or Serial Output (SO) signals, they may be done in two bit groups per (dual) transfer on the IO0 and IO1 signals, or they may be done in 4 bit groups per (quad) transfer on the IO0-IO3 signals. Within the dual or quad groups the least significant bit is on IO0. More significant bits are placed in significance order on each higher numbered IO signal. Single bits or parallel bit groups are transferred in most to least significant bit order.Some instructions send an instruction modifier called mode bits, following the address, to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands. The mode bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host.Write data bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.SCK continues to toggle during any read access latency period. The latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles). At the end of the read latency cycles, the first read data bits are driven from the outputs on SCK falling edge at the end of the last read latency cycle. The first read data bits are considered transferred to the host on the following SCK rising edge. Each following transfer occurs on the next SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.If the command returns read data to the host, the device continues sending data transfers until the host takes the CS# signal HIGH. The CS# signal can be driven HIGH after any transfer in the read data sequence. This will terminate the command.At the end of a command that does not return data, the host drives the CS# input HIGH. The CS# signal must go HIGH after the eighth bit, of a stand alone instruction or, of the last write data byte that is transferred. That is, the CS# signal must be driven HIGH when the number of clock cycles after CS# signal was driven LOW is an exact multiple of eight cycles. If the CS# signal does not go HIGH exactly at the eight SCK cycle boundary of the instruction or write data, the command is rejected and not executed.All instruction, address, and mode bits are shifted into the device with the Most Significant Bits (MSb) first. The data bits are shifted in and out of the device MSb first. All data is transferred in byte units with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e. the byte address increments.All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions.Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Each command begins with CS# going LOW and ends with CS# returning HIGH. The memory device is selected by the host driving the Chip Select (CS#) signal low throughout a command.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'The serial clock (SCK) marks the transfer of each bit or group of bits between the host and memory.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Each command begins with an eight bit (byte) instruction. The instruction is always presented only as a single bit serial sequence on the Serial Input (SI) signal with one bit transferred to the memory device on each SCK rising edge. The instruction selects the type of information transfer or device operation to be performed.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The instruction determines the address space used. The address may be either a 24-bit or a 32-bit byte boundary, address. The address transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'The width of all transfers following the instruction are determined by the instruction sent. Following transfers may continue to be single bit serial on only the SI or Serial Output (SO) signals, they may be done in two bit groups per (dual) transfer on the IO0 and IO1 signals, or they may be done in 4 bit groups per (quad) transfer on the IO0-IO3 signals. Within the dual or quad groups the least significant bit is on IO0. More significant bits are placed in significance order on each higher numbered IO signal. Single bits or parallel bit groups are transferred in most to least significant bit order.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Some instructions send an instruction modifier called mode bits, following the address, to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands. The mode bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Write data bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'SCK continues to toggle during any read access latency period. The latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles). At the end of the read latency cycles, the first read data bits are driven from the outputs on SCK falling edge at the end of the last read latency cycle. The first read data bits are considered transferred to the host on the following SCK rising edge. Each following transfer occurs on the next SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'If the command returns read data to the host, the device continues sending data transfers until the host takes the CS# signal HIGH. The CS# signal can be driven HIGH after any transfer in the read data sequence. This will terminate the command.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'At the end of a command that does not return data, the host drives the CS# input HIGH. The CS# signal must go HIGH after the eighth bit, of a stand alone instruction or, of the last write data byte that is transferred. That is, the CS# signal must be driven HIGH when the number of clock cycles after CS# signal was driven LOW is an exact multiple of eight cycles. If the CS# signal does not go HIGH exactly at the eight SCK cycle boundary of the instruction or write data, the command is rejected and not executed.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'All instruction, address, and mode bits are shifted into the device with the Most Significant Bits (MSb) first. The data bits are shifted in and out of the device MSb first. All data is transferred in byte units with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e. the byte address increments.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful.'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'CS# SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'SI SO'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Phase'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command protocol',\n",
       "  'Text': 'Command sequence examples76543210InstructionCS# SCKSI SOPhaseFigure 11   Standalone Instruction command7654321076543210InstructionInput DataCS# SCKSI SOPhaseFigure 12   Single Bit Wide Input command765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionData 1Data 2Figure 13   Single Bit Wide Output command765432103110InstructionAddressData 1Data 26'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Instruction'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'CS# SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'SI SO'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Phase'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Figure 11   Standalone Instruction command'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Instruction'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Input Data'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'CS# SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'SI SO'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Phase'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Figure 12   Single Bit Wide Input command'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Instruction'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Data 1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Data 2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Figure 13   Single Bit Wide Output command'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '31'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Instruction'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Address'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Data 1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Data 2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '7'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '0'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '1'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '2'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '3'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '4'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '5'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': '6'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'CS# SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'SI SO'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'Phase'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'CS# SCK'},\n",
       " {'Title': '128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ',\n",
       "  'Subtitle': 'S25FL128S, S25FL256S',\n",
       "  'Section': 'Signal protocols',\n",
       "  'Subsection': 'Command sequence examples',\n",
       "  'Text': 'SI SO'},\n",
       " ...]"
      ]
     },
     "execution_count": 66,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "text_snippets\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 67,
   "id": "6fa33486",
   "metadata": {},
   "outputs": [],
   "source": [
    "save_to_json(text_snippets, output_file='data/text_content_new.json')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "id": "75278e9e",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash '"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "soup.findAll(\"h1\")[0].get_text()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "ee948ec1-cbe1-453b-b4e2-9bdbc149795b",
   "metadata": {},
   "outputs": [
    {
     "ename": "InvalidSchema",
     "evalue": "No connection adapters were found for 'data:image/jpg;base64,/9j/4AAQSkZJRgABAQEAYABgAAD/2wBDAAMCAgMCAgMDAwMEAwMEBQgFBQQEBQoHBwYIDAoMDAsKCwsNDhIQDQ4RDgsLEBYQERMUFRUVDA8XGBYUGBIUFRT/2wBDAQMEBAUEBQkFBQkUDQsNFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBT/wAARCAA8AIkDASIAAhEBAxEB/8QAHwAAAQUBAQEBAQEAAAAAAAAAAAECAwQFBgcICQoL/8QAtRAAAgEDAwIEAwUFBAQAAAF9AQIDAAQRBRIhMUEGE1FhByJxFDKBkaEII0KxwRVS0fAkM2JyggkKFhcYGRolJicoKSo0NTY3ODk6Q0RFRkdISUpTVFVWV1hZWmNkZWZnaGlqc3R1dnd4eXqDhIWGh4iJipKTlJWWl5iZmqKjpKWmp6ipqrKztLW2t7i5usLDxMXGx8jJytLT1NXW19jZ2uHi4+Tl5ufo6erx8vP09fb3+Pn6/8QAHwEAAwEBAQEBAQEBAQAAAAAAAAECAwQFBgcICQoL/8QAtREAAgECBAQDBAcFBAQAAQJ3AAECAxEEBSExBhJBUQdhcRMiMoEIFEKRobHBCSMzUvAVYnLRChYkNOEl8RcYGRomJygpKjU2Nzg5OkNERUZHSElKU1RVVldYWVpjZGVmZ2hpanN0dXZ3eHl6goOEhYaHiImKkpOUlZaXmJmaoqOkpaanqKmqsrO0tba3uLm6wsPExcbHyMnK0tPU1dbX2Nna4uPk5ebn6Onq8vP09fb3+Pn6/9oADAMBAAIRAxEAPwD9Uu1FITgZPSvjL9on/goLpvhWW50D4brb65qi7o5tbl+ezgbp+6A/1x6ndnYMKRvBIETnGCvI9/JsizDP8R9Wy+nzPq9oxXeT2X5vomfQvxQ/aM+Hnwb1S007xb4ij02/uo/Ojtkt5bhxHnG9hEjbQSDjOM4OM4Nea/Gb9urwd8Kms7ex0zUPE93f2EWo2U1sUis54XJAPnEluqsDhDggg4IOPmrx/wDs0fEr9oyDw98TNNsmk1DXrC1j1S01Zls5o7iKJYWuFQhV8mQRrKu3n94cLjFfZ3wH+AemfCv4eeEdM1e003WPEuiW8qLq4tgzwtLNJM6Quw3BQ0rLngsBkgZwPbxeGwccDRrYatepLddtNdOlnprueJlVeWAzzEYXPMI6lGlzRXLPl5pJ2XvK94uzbtZ28zwrTPjj+0v8aGc+DvAFh4P0W4KGHU9WiYPEjDIcPMQJVxzlIW+nNdppn7Ovxi8WLazePPjnqlsVJ82y8JQrZZ9MToI8/jFX03XL/E/4h6X8KPAes+K9YL/2fpkPmMsS5eRiwREX3Z2VQTwN2SQOa8SnQlUkoK8m9EfX4rir2MW8BhKOHguqgpytbdzqc727JHntp+yV4NmtPI8R6n4r8atnIl1/xFdSEe22N0U/itdPp37Ovwu0u3jhh+H3ht1j4D3GmQzyfi7qWP4mvIvgV+134p+MHiKEXfwwvNE8JTQ3FyfEf2iR7aGOJW3fMYVWU7wEwpBGTxwa7z4CftT+FP2hb/WbLQbPVLC50xElZNSijXzY2JAZdjt0I5Bx94Yzzj062VYjDc/PT+G12mna+17N/dufJx4sxOO5UsXP3m7K8oXtvZLkX3Kx6NpngDwxoihdO8OaTp6joLWxiiH/AI6ordRFjQKoCqOAB0FKaK88ipVqVXzVJNvzbf5thRR9aKDMDRQaKACiij8KACkpaSgD4L/b6/afvoNQufhf4YuzawrEBr13CSHk3rkWqt2XaQXx97cEyAHDaH7D37I9imk6b8SvGVot5d3IFxoumXCZjgj/AIbmQH7zt1QdFBD8sV2fDGu67ceLvFeoazqkmbrU72S7upFGPnkcs5A+rHiv3Gs7aGytYbe3iSG3iQRxxRqFVFAwFAHQAY4rgpfvZucuh/RnF7nwXkGFyXLvclWv7Sa3k0o82u+rlbygkla7v8Zf8FLPE2seH/D3gm30vVr7TYLya8W5itLl4lnCrDtDhSAwGTjPqa9p/aU/aNT9nHwvo2pN4dm8QPqMzW6Il0LeOMqob5n2sckZwAp+6eRXgn/BUP8A5A3w9/6+L7/0GCuh/wCClo/4s14V4/5jaf8ApPNX6JhcPSxFLL6VWN1KU79L691qfx9icRVw9XH1aUrOMYW6207PQp63/wAFMfDlh4t+y6f4P1DUvDQm8s6wboQyuoOGeO3KHI7gNIpORnaeK6T/AIKAfEO3tf2e4bC0tzqFp4nlg8q+hk+SJEeOdXIwdwYKAOR1B9q439uLTLPTv2SPhvHa2sNtHFf2CRrFGFCKbGckADoCQD+Fdf8AtAf8o9bb/sBaF/6NtK0pUMHCphMTQpuN6ji05N35WrP1vrpp0Iq1sXKni8NWqKVqakmkla6d16dLvXqZH/BP/wCNzeI/C2n/AA3Hhu4t4tE064u21ppsxTFrrIQJs4P74/xH7hrpv2Kvid4N+I1148HhD4d2fgOK0mtZbh7a4ErXhl8/bkCNfLVPLbCAlRvOAOc9d+xMP+MXvA//AFzuv/SuavAf+CXf+t+J/wBdM/8AbuscVCjWjj6sYuPK4rd6vmabfR37O9uhrhZ1aUsBTlJS5lJ7LRcqaS66d1a/U7HW/wDgoronh/VPFulXng7UE1bSb37BY2S3Ss15IrSLKZCExCqsijgyE7xgcHHoX7Mf7W+lftGXGr6f/Y0nh3W9PQXH2NroXKTQEhS6vsQ5ViAwKjG5cE5OPEf2RrG3uP2zPjLNLBHJNb3GpNDI6AtGTf4JU9sgkcdjUP7Jahf25vjIoGADrAAHb/iZxVtisBgVSrwp02pQhCd+Zve2lu2plhcfjnVoTqVE4znOFuVLbm1v30PX/jN+2TH4A+Ih8C+EPBmo/EHxJbpvvbfT3dRAdobYoSKRpGCnLYAC5AyTuC9n+zj+0jo37RHh6/urOxm0bWNMkWPUNLnfzDFuzsZZABvU7WHIUgqwIAwT8K/Aj42a74G+N3xC8W6X8PdQ8d6rqs1wJodOeRTarLcmVidkMnBZVHIH3a9Y/Y7svFr/ALTHxC8W6x4P1vwvp2t2F/fCC/tZkiWWS7hlWPzHRQzAFwOAcZ461WMyehh8NNcqUoRi1LmV5SduZct9Frpp0Jweb16+Jg+ZuM5STjyu0Ur8r5ravTXXr0PSPi3+3Za+CfH+p+E/Cngy98b3ekCT+0ri3uTFHCY8eYFCxSEhOQzHaFKnr1r1f9n79oPQf2hPCEmr6TE9jf2brFf6XNIGktnIyCCPvI2G2vgZ2twCCB8w/wDBMaMahffEzVLr/SNQc2Km5l+aQ7zcs/zHn5iFJ9So9Ki/Yx/4p/8AbB+Lnh3TsWuixrqOyzj4jHk6gkcWB/srI4HsxrHGZdhIQxFCnG06MYvmu/eva91st9LGuDzHFznh69SV4VpSXLZe7a9rPd7a3OgH/BTXQn0vUpU8Eag2pRzBLGyF4u2ePks8j7P3RAH3QH+uOR7Z+zJ+03pv7SGi6tNBpE2h6npUka3dk83noFk3+WySbV3Z8t8jaCCO4wT85/8ABMbT7WXW/ibePbQveQiwhiuGjBkjR2uS6q3UKxjQkDg7Fz0FaP8AwTkgjtfG/wAX4YkEcUdxaoiKMAASXQArTMcBgaUMTCjTcZUuR35m781tLdv1M8ux2Oq1MNOtUTjV51blSty31ufclJS0lfDH3J+Of7TnwjuPg18Ytd0b7P5OlXEzXulsv3GtZGJRQTz8nMZz3QnoRX6G/sb/ALQFp8ZvhlZWN5dZ8WaJAlrqMUrZkmVRtS4BJJYOANx7Pu4AKk9n8fPgF4e/aA8HHR9YX7Lf2+6TTtViQGWylI6gcbkbADISAwA5DKrL+ZXi34f/ABN/ZG+IFpfv5+kXsLk2WtWOZLS6XuoYjDAgfNG4zjGVwQTwNOhPmWzP6Uw+LwXiPktPLcRUVPHUV7t/tNKza7qSS5kvejL3rNH07/wVEIGjfD3Jx/pF9/6DBXQ/8FLT/wAWa8K8/wDMcT/0nmrZ+A/7fXhD4hQW+meM3g8HeIcBTNM+NPuDjkrIT+66H5ZDgcAOxNfVEUsdxCksTrJE4DK6nIIPQg+lfV4XN401huWF/YuT335vlpb5n8zZ7wjj8rr4nD4+LpyqpJXV17vWMtpJ+T06pHxb+3eR/wAMmfDw5/5iWn/+kFxXS/tAEf8ADvS1OeP7B0L/ANG2lfWFGKIZnyQow5P4c3Pfe7Tttp6nkTyznnWnz/xIKG21k1ffz2PDP2JiP+GXvA5z/wAsrr/0rmrwH/gl0QZvifg99M/9u6+8aOKh5jeGJhyfxmnvtaTfbXfyLjl1p4afP/BTW290l8vxPhr9kEg/tjfG3n/lvqP/AKcBVP8AZNI/4bo+MvPfWf8A05xV940V01M39p7b3P4kIw325ba7dbbHPTyj2aorn/hzlPbfmvpv0vufngfEt7+xF+1L4s1LXNEvLzwZ4nM8trLYKoDRvKJl8vcQrNESY2Qspw27oV3fS37O/wC0rdftDeIPErWfhK+0nwnZJEtjql1g+fLlvMRyDgNtMZCJu2gMWb5lFe53VpBfQtDcQxzxN96OVQyn6g1JHEkMapGqoijAVRgAe1Y4rMKOLp3qUf3tlHmu7adeXvbTc1wuX1sJUtTrfurt8tlfXpftfXY/Nz4TfEVv2D/ir8QPC/i3Q9SvtPv1jaxubZED3CRPJ9nlXcwUxusjbiCSrLtxkMB6h+wD4C1rWPEnjX4u6/aPaS+IHkisyUKLOJZvPuJFUj7m9YwpBOcOO1fZt9ptpqKIt3aw3SowdRNGHCn1GR1qcAAYHArpxOcrEUqijTtUqKKnK+6j2XS/U5sNkzoVYOVS9Om5OMbbOXd9bX0PhL/gmHze/FP/AH9N/neVc/4J1kHx98Y8H/l6tv8A0bdV9xd6xvFHjDRPBOm/b9e1S10m0LbFkupQnmOQSEQdXc4OFUEnsDWeKzf6w8RJwt7VR67ctvLW9vI3weSzg8NTpycnTcrJLWXNfor7fM2abuFclp+sax4zaOS1srjw/om8N9ov4zHe3aYzhITzApyoLSASYDr5aHbIOk/syD0k/wC/r/4187e59NUo+yfLN69lrb1s7X8ru3XXQt+lUNd0DTPFGlT6ZrGn2uq6bOAJbS8hWWKQAgjcrAg4IB+oq9mlpmMZShJSg7NbNaNfNHxt8Wf+CbvhjXzPfeBNWl8MXZBZdOvd1zZscDCqxPmR5PJJMnXhRXh9t8NP2mf2Y53Xw8mrXWkq7Kq6KRqdlJnDM4tiGKZxje0an3r9OM0vWueVCLd46M/S8D4g5tQo/VceoYql/LVjzP8A8C3+9N+Z+ffhH/gpj4g0qQ2njHwVaXsqOEebTJ3tHjA+9mKQPub/AIEor2zwv/wUM+EWveYL+71fw4Vxj+0tPZw/08gy/rive/E3gXw341hji8Q+H9L12OM5RNSs47gIfYODj8K8o1/9iX4M69NNO/g2Oynl6vYXlxAq/wC7Gsmwf980uWrHaV/U2nmfBmYa4nAVcPLvSmpL/wABkdNon7Tvwn8QWiXNr8QfD8UbdFvb5LR/xSUqw/EV2Gi+P/DHiNA+k+I9J1RD0azvoph+asa+XNf/AOCcnwytLea5g1fxRF1IjF5blR7cwE/rXxh8YfhZpXw+1qWz064vJokbaDdOjN/46oqZVZ01eSR6uWcJcOcQVHSyvHVVLtOlG338yufsckqSDKOrD1BzSlgvJIA96/CGVAjYH61NaWyTuAxI57Vl9b/un078H0lf6/p/17/+3P3JvvEOl6XGZLzUrS0jXq086IB+JNcpdfHv4aWTOs/xC8LRunDIdZt9w/Dfmvgz4AfsleEPirY+dq2pa3btxxZTwqP/AB6Jq+kvDf8AwTy+EWiuXvbfWfEAbomo6gUC/TyFiP51uqlSSukvvPz/AB+RcNZTVnh8Zjqspx6Qox/OU7HUa1+298F9FeeJ/GSXc0Wf3dlZXEwc+iusew/Xdj3rlLD9tuTx75afDf4V+LfGEjTeS808aWlqhPTdOvmqv/A9v1r1Xwp+zb8LvBMcK6T4F0WOSFt8dxdWoup0PqJZdzj869JACjAGBjpV2qPd29DxKmM4cw/+64SpVferUUV/4DSin8nP5ngem6V+0B8RSkmt6xoHws0xn3G00e3Go6kUzgxvJITCpI5Dpkg447V3ngT4HeGPAt+mrBLzX/EojEbeIfEF019qBX5hhZH/ANWMMQVjCAjqDXoJNIDVqCWr1PHxOcYitF0qUY0oPeNOPKmuzes5f9vTa8haOaTNJmrPDP/Z'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mInvalidSchema\u001b[0m                             Traceback (most recent call last)",
      "\u001b[0;32m/var/folders/dq/sr1_00nx1gv_stnkn36g4b040000gn/T/ipykernel_7615/3550028764.py\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m     10\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     11\u001b[0m     \u001b[0mtext_content_list\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mextend\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mparse_html_content\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mhtml_content\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 12\u001b[0;31m     \u001b[0mimage_content_list\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mextend\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mparse_html_images\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mhtml_content\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[0;32m~/Documents/AI_projects/multimodal/functions.py\u001b[0m in \u001b[0;36mparse_html_images\u001b[0;34m(html_content)\u001b[0m\n\u001b[1;32m    142\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0mimage_url\u001b[0m\u001b[0;34m:\u001b[0m  \u001b[0;31m# Only proceed if there's an actual image URL\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    143\u001b[0m                 \u001b[0;31m# Download the image\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 144\u001b[0;31m                 \u001b[0mresponse\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mrequests\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mimage_url\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    145\u001b[0m                 \u001b[0;32mif\u001b[0m \u001b[0mresponse\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstatus_code\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;36m200\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    146\u001b[0m                     \u001b[0;31m# Create images directory if it doesn't exist\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/Library/Frameworks/Python.framework/Versions/3.10/lib/python3.10/site-packages/requests/api.py\u001b[0m in \u001b[0;36mget\u001b[0;34m(url, params, **kwargs)\u001b[0m\n\u001b[1;32m     71\u001b[0m     \"\"\"\n\u001b[1;32m     72\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 73\u001b[0;31m     \u001b[0;32mreturn\u001b[0m \u001b[0mrequest\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"get\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0murl\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mparams\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mparams\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     74\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     75\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/Library/Frameworks/Python.framework/Versions/3.10/lib/python3.10/site-packages/requests/api.py\u001b[0m in \u001b[0;36mrequest\u001b[0;34m(method, url, **kwargs)\u001b[0m\n\u001b[1;32m     57\u001b[0m     \u001b[0;31m# cases, and look like a memory leak in others.\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     58\u001b[0m     \u001b[0;32mwith\u001b[0m \u001b[0msessions\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mSession\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0msession\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 59\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0msession\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrequest\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmethod\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mmethod\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0murl\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0murl\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     60\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     61\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/Library/Frameworks/Python.framework/Versions/3.10/lib/python3.10/site-packages/requests/sessions.py\u001b[0m in \u001b[0;36mrequest\u001b[0;34m(self, method, url, params, data, headers, cookies, files, auth, timeout, allow_redirects, proxies, hooks, stream, verify, cert, json)\u001b[0m\n\u001b[1;32m    587\u001b[0m         }\n\u001b[1;32m    588\u001b[0m         \u001b[0msend_kwargs\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mupdate\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0msettings\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 589\u001b[0;31m         \u001b[0mresp\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msend\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mprep\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0msend_kwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    590\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    591\u001b[0m         \u001b[0;32mreturn\u001b[0m \u001b[0mresp\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/Library/Frameworks/Python.framework/Versions/3.10/lib/python3.10/site-packages/requests/sessions.py\u001b[0m in \u001b[0;36msend\u001b[0;34m(self, request, **kwargs)\u001b[0m\n\u001b[1;32m    695\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    696\u001b[0m         \u001b[0;31m# Get the appropriate adapter to use\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 697\u001b[0;31m         \u001b[0madapter\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget_adapter\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0murl\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mrequest\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0murl\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    698\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    699\u001b[0m         \u001b[0;31m# Start time (approximately) of the request\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/Library/Frameworks/Python.framework/Versions/3.10/lib/python3.10/site-packages/requests/sessions.py\u001b[0m in \u001b[0;36mget_adapter\u001b[0;34m(self, url)\u001b[0m\n\u001b[1;32m    790\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    791\u001b[0m         \u001b[0;31m# Nothing matches :-/\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 792\u001b[0;31m         \u001b[0;32mraise\u001b[0m \u001b[0mInvalidSchema\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34mf\"No connection adapters were found for {url!r}\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    793\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    794\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mclose\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mInvalidSchema\u001b[0m: No connection adapters were found for 'data:image/jpg;base64,/9j/4AAQSkZJRgABAQEAYABgAAD/2wBDAAMCAgMCAgMDAwMEAwMEBQgFBQQEBQoHBwYIDAoMDAsKCwsNDhIQDQ4RDgsLEBYQERMUFRUVDA8XGBYUGBIUFRT/2wBDAQMEBAUEBQkFBQkUDQsNFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBT/wAARCAA8AIkDASIAAhEBAxEB/8QAHwAAAQUBAQEBAQEAAAAAAAAAAAECAwQFBgcICQoL/8QAtRAAAgEDAwIEAwUFBAQAAAF9AQIDAAQRBRIhMUEGE1FhByJxFDKBkaEII0KxwRVS0fAkM2JyggkKFhcYGRolJicoKSo0NTY3ODk6Q0RFRkdISUpTVFVWV1hZWmNkZWZnaGlqc3R1dnd4eXqDhIWGh4iJipKTlJWWl5iZmqKjpKWmp6ipqrKztLW2t7i5usLDxMXGx8jJytLT1NXW19jZ2uHi4+Tl5ufo6erx8vP09fb3+Pn6/8QAHwEAAwEBAQEBAQEBAQAAAAAAAAECAwQFBgcICQoL/8QAtREAAgECBAQDBAcFBAQAAQJ3AAECAxEEBSExBhJBUQdhcRMiMoEIFEKRobHBCSMzUvAVYnLRChYkNOEl8RcYGRomJygpKjU2Nzg5OkNERUZHSElKU1RVVldYWVpjZGVmZ2hpanN0dXZ3eHl6goOEhYaHiImKkpOUlZaXmJmaoqOkpaanqKmqsrO0tba3uLm6wsPExcbHyMnK0tPU1dbX2Nna4uPk5ebn6Onq8vP09fb3+Pn6/9oADAMBAAIRAxEAPwD9Uu1FITgZPSvjL9on/goLpvhWW50D4brb65qi7o5tbl+ezgbp+6A/1x6ndnYMKRvBIETnGCvI9/JsizDP8R9Wy+nzPq9oxXeT2X5vomfQvxQ/aM+Hnwb1S007xb4ij02/uo/Ojtkt5bhxHnG9hEjbQSDjOM4OM4Nea/Gb9urwd8Kms7ex0zUPE93f2EWo2U1sUis54XJAPnEluqsDhDggg4IOPmrx/wDs0fEr9oyDw98TNNsmk1DXrC1j1S01Zls5o7iKJYWuFQhV8mQRrKu3n94cLjFfZ3wH+AemfCv4eeEdM1e003WPEuiW8qLq4tgzwtLNJM6Quw3BQ0rLngsBkgZwPbxeGwccDRrYatepLddtNdOlnprueJlVeWAzzEYXPMI6lGlzRXLPl5pJ2XvK94uzbtZ28zwrTPjj+0v8aGc+DvAFh4P0W4KGHU9WiYPEjDIcPMQJVxzlIW+nNdppn7Ovxi8WLazePPjnqlsVJ82y8JQrZZ9MToI8/jFX03XL/E/4h6X8KPAes+K9YL/2fpkPmMsS5eRiwREX3Z2VQTwN2SQOa8SnQlUkoK8m9EfX4rir2MW8BhKOHguqgpytbdzqc727JHntp+yV4NmtPI8R6n4r8atnIl1/xFdSEe22N0U/itdPp37Ovwu0u3jhh+H3ht1j4D3GmQzyfi7qWP4mvIvgV+134p+MHiKEXfwwvNE8JTQ3FyfEf2iR7aGOJW3fMYVWU7wEwpBGTxwa7z4CftT+FP2hb/WbLQbPVLC50xElZNSijXzY2JAZdjt0I5Bx94Yzzj062VYjDc/PT+G12mna+17N/dufJx4sxOO5UsXP3m7K8oXtvZLkX3Kx6NpngDwxoihdO8OaTp6joLWxiiH/AI6ordRFjQKoCqOAB0FKaK88ipVqVXzVJNvzbf5thRR9aKDMDRQaKACiij8KACkpaSgD4L/b6/afvoNQufhf4YuzawrEBr13CSHk3rkWqt2XaQXx97cEyAHDaH7D37I9imk6b8SvGVot5d3IFxoumXCZjgj/AIbmQH7zt1QdFBD8sV2fDGu67ceLvFeoazqkmbrU72S7upFGPnkcs5A+rHiv3Gs7aGytYbe3iSG3iQRxxRqFVFAwFAHQAY4rgpfvZucuh/RnF7nwXkGFyXLvclWv7Sa3k0o82u+rlbygkla7v8Zf8FLPE2seH/D3gm30vVr7TYLya8W5itLl4lnCrDtDhSAwGTjPqa9p/aU/aNT9nHwvo2pN4dm8QPqMzW6Il0LeOMqob5n2sckZwAp+6eRXgn/BUP8A5A3w9/6+L7/0GCuh/wCClo/4s14V4/5jaf8ApPNX6JhcPSxFLL6VWN1KU79L691qfx9icRVw9XH1aUrOMYW6207PQp63/wAFMfDlh4t+y6f4P1DUvDQm8s6wboQyuoOGeO3KHI7gNIpORnaeK6T/AIKAfEO3tf2e4bC0tzqFp4nlg8q+hk+SJEeOdXIwdwYKAOR1B9q439uLTLPTv2SPhvHa2sNtHFf2CRrFGFCKbGckADoCQD+Fdf8AtAf8o9bb/sBaF/6NtK0pUMHCphMTQpuN6ji05N35WrP1vrpp0Iq1sXKni8NWqKVqakmkla6d16dLvXqZH/BP/wCNzeI/C2n/AA3Hhu4t4tE064u21ppsxTFrrIQJs4P74/xH7hrpv2Kvid4N+I1148HhD4d2fgOK0mtZbh7a4ErXhl8/bkCNfLVPLbCAlRvOAOc9d+xMP+MXvA//AFzuv/SuavAf+CXf+t+J/wBdM/8AbuscVCjWjj6sYuPK4rd6vmabfR37O9uhrhZ1aUsBTlJS5lJ7LRcqaS66d1a/U7HW/wDgoronh/VPFulXng7UE1bSb37BY2S3Ss15IrSLKZCExCqsijgyE7xgcHHoX7Mf7W+lftGXGr6f/Y0nh3W9PQXH2NroXKTQEhS6vsQ5ViAwKjG5cE5OPEf2RrG3uP2zPjLNLBHJNb3GpNDI6AtGTf4JU9sgkcdjUP7Jahf25vjIoGADrAAHb/iZxVtisBgVSrwp02pQhCd+Zve2lu2plhcfjnVoTqVE4znOFuVLbm1v30PX/jN+2TH4A+Ih8C+EPBmo/EHxJbpvvbfT3dRAdobYoSKRpGCnLYAC5AyTuC9n+zj+0jo37RHh6/urOxm0bWNMkWPUNLnfzDFuzsZZABvU7WHIUgqwIAwT8K/Aj42a74G+N3xC8W6X8PdQ8d6rqs1wJodOeRTarLcmVidkMnBZVHIH3a9Y/Y7svFr/ALTHxC8W6x4P1vwvp2t2F/fCC/tZkiWWS7hlWPzHRQzAFwOAcZ461WMyehh8NNcqUoRi1LmV5SduZct9Frpp0Jweb16+Jg+ZuM5STjyu0Ur8r5ravTXXr0PSPi3+3Za+CfH+p+E/Cngy98b3ekCT+0ri3uTFHCY8eYFCxSEhOQzHaFKnr1r1f9n79oPQf2hPCEmr6TE9jf2brFf6XNIGktnIyCCPvI2G2vgZ2twCCB8w/wDBMaMahffEzVLr/SNQc2Km5l+aQ7zcs/zHn5iFJ9So9Ki/Yx/4p/8AbB+Lnh3TsWuixrqOyzj4jHk6gkcWB/srI4HsxrHGZdhIQxFCnG06MYvmu/eva91st9LGuDzHFznh69SV4VpSXLZe7a9rPd7a3OgH/BTXQn0vUpU8Eag2pRzBLGyF4u2ePks8j7P3RAH3QH+uOR7Z+zJ+03pv7SGi6tNBpE2h6npUka3dk83noFk3+WySbV3Z8t8jaCCO4wT85/8ABMbT7WXW/ibePbQveQiwhiuGjBkjR2uS6q3UKxjQkDg7Fz0FaP8AwTkgjtfG/wAX4YkEcUdxaoiKMAASXQArTMcBgaUMTCjTcZUuR35m781tLdv1M8ux2Oq1MNOtUTjV51blSty31ufclJS0lfDH3J+Of7TnwjuPg18Ytd0b7P5OlXEzXulsv3GtZGJRQTz8nMZz3QnoRX6G/sb/ALQFp8ZvhlZWN5dZ8WaJAlrqMUrZkmVRtS4BJJYOANx7Pu4AKk9n8fPgF4e/aA8HHR9YX7Lf2+6TTtViQGWylI6gcbkbADISAwA5DKrL+ZXi34f/ABN/ZG+IFpfv5+kXsLk2WtWOZLS6XuoYjDAgfNG4zjGVwQTwNOhPmWzP6Uw+LwXiPktPLcRUVPHUV7t/tNKza7qSS5kvejL3rNH07/wVEIGjfD3Jx/pF9/6DBXQ/8FLT/wAWa8K8/wDMcT/0nmrZ+A/7fXhD4hQW+meM3g8HeIcBTNM+NPuDjkrIT+66H5ZDgcAOxNfVEUsdxCksTrJE4DK6nIIPQg+lfV4XN401huWF/YuT335vlpb5n8zZ7wjj8rr4nD4+LpyqpJXV17vWMtpJ+T06pHxb+3eR/wAMmfDw5/5iWn/+kFxXS/tAEf8ADvS1OeP7B0L/ANG2lfWFGKIZnyQow5P4c3Pfe7Tttp6nkTyznnWnz/xIKG21k1ffz2PDP2JiP+GXvA5z/wAsrr/0rmrwH/gl0QZvifg99M/9u6+8aOKh5jeGJhyfxmnvtaTfbXfyLjl1p4afP/BTW290l8vxPhr9kEg/tjfG3n/lvqP/AKcBVP8AZNI/4bo+MvPfWf8A05xV940V01M39p7b3P4kIw325ba7dbbHPTyj2aorn/hzlPbfmvpv0vufngfEt7+xF+1L4s1LXNEvLzwZ4nM8trLYKoDRvKJl8vcQrNESY2Qspw27oV3fS37O/wC0rdftDeIPErWfhK+0nwnZJEtjql1g+fLlvMRyDgNtMZCJu2gMWb5lFe53VpBfQtDcQxzxN96OVQyn6g1JHEkMapGqoijAVRgAe1Y4rMKOLp3qUf3tlHmu7adeXvbTc1wuX1sJUtTrfurt8tlfXpftfXY/Nz4TfEVv2D/ir8QPC/i3Q9SvtPv1jaxubZED3CRPJ9nlXcwUxusjbiCSrLtxkMB6h+wD4C1rWPEnjX4u6/aPaS+IHkisyUKLOJZvPuJFUj7m9YwpBOcOO1fZt9ptpqKIt3aw3SowdRNGHCn1GR1qcAAYHArpxOcrEUqijTtUqKKnK+6j2XS/U5sNkzoVYOVS9Om5OMbbOXd9bX0PhL/gmHze/FP/AH9N/neVc/4J1kHx98Y8H/l6tv8A0bdV9xd6xvFHjDRPBOm/b9e1S10m0LbFkupQnmOQSEQdXc4OFUEnsDWeKzf6w8RJwt7VR67ctvLW9vI3weSzg8NTpycnTcrJLWXNfor7fM2abuFclp+sax4zaOS1srjw/om8N9ov4zHe3aYzhITzApyoLSASYDr5aHbIOk/syD0k/wC/r/4187e59NUo+yfLN69lrb1s7X8ru3XXQt+lUNd0DTPFGlT6ZrGn2uq6bOAJbS8hWWKQAgjcrAg4IB+oq9mlpmMZShJSg7NbNaNfNHxt8Wf+CbvhjXzPfeBNWl8MXZBZdOvd1zZscDCqxPmR5PJJMnXhRXh9t8NP2mf2Y53Xw8mrXWkq7Kq6KRqdlJnDM4tiGKZxje0an3r9OM0vWueVCLd46M/S8D4g5tQo/VceoYql/LVjzP8A8C3+9N+Z+ffhH/gpj4g0qQ2njHwVaXsqOEebTJ3tHjA+9mKQPub/AIEor2zwv/wUM+EWveYL+71fw4Vxj+0tPZw/08gy/rive/E3gXw341hji8Q+H9L12OM5RNSs47gIfYODj8K8o1/9iX4M69NNO/g2Oynl6vYXlxAq/wC7Gsmwf980uWrHaV/U2nmfBmYa4nAVcPLvSmpL/wABkdNon7Tvwn8QWiXNr8QfD8UbdFvb5LR/xSUqw/EV2Gi+P/DHiNA+k+I9J1RD0azvoph+asa+XNf/AOCcnwytLea5g1fxRF1IjF5blR7cwE/rXxh8YfhZpXw+1qWz064vJokbaDdOjN/46oqZVZ01eSR6uWcJcOcQVHSyvHVVLtOlG338yufsckqSDKOrD1BzSlgvJIA96/CGVAjYH61NaWyTuAxI57Vl9b/un078H0lf6/p/17/+3P3JvvEOl6XGZLzUrS0jXq086IB+JNcpdfHv4aWTOs/xC8LRunDIdZt9w/Dfmvgz4AfsleEPirY+dq2pa3btxxZTwqP/AB6Jq+kvDf8AwTy+EWiuXvbfWfEAbomo6gUC/TyFiP51uqlSSukvvPz/AB+RcNZTVnh8Zjqspx6Qox/OU7HUa1+298F9FeeJ/GSXc0Wf3dlZXEwc+iusew/Xdj3rlLD9tuTx75afDf4V+LfGEjTeS808aWlqhPTdOvmqv/A9v1r1Xwp+zb8LvBMcK6T4F0WOSFt8dxdWoup0PqJZdzj869JACjAGBjpV2qPd29DxKmM4cw/+64SpVferUUV/4DSin8nP5ngem6V+0B8RSkmt6xoHws0xn3G00e3Go6kUzgxvJITCpI5Dpkg447V3ngT4HeGPAt+mrBLzX/EojEbeIfEF019qBX5hhZH/ANWMMQVjCAjqDXoJNIDVqCWr1PHxOcYitF0qUY0oPeNOPKmuzes5f9vTa8haOaTNJmrPDP/Z'"
     ]
    }
   ],
   "source": [
    "# Get all HTML files from raw directory\n",
    "filename_list = [\"raw/\"+f for f in os.listdir('raw')]\n",
    "\n",
    "text_content_list = []\n",
    "image_content_list = []\n",
    "for filename in filename_list:\n",
    "\n",
    "    with open(filename, 'r', encoding='utf-8') as file:\n",
    "        html_content = file.read()\n",
    "\n",
    "    text_content_list.extend(parse_html_content(html_content))\n",
    "    image_content_list.extend(parse_html_images(html_content))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "ccaf6195-7026-4348-b05a-102be2ebbb8f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "86\n",
      "17\n"
     ]
    }
   ],
   "source": [
    "print(len(text_content_list))\n",
    "print(len(image_content_list))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "d3b6eff4-fa47-4a35-822e-bc125c197f5e",
   "metadata": {},
   "outputs": [],
   "source": [
    "text_list = []\n",
    "for content in text_content_list:\n",
    "    # concatenate title and section header\n",
    "    section = content['section'] + \": \"\n",
    "    # append text from paragraph to fill CLIP's 256 sequence limit\n",
    "    text = section + content['text'][:256-len(section)]\n",
    "    \n",
    "    text_list.append(text)\n",
    "\n",
    "image_list = []\n",
    "for content in image_content_list:\n",
    "    image_list.append(Image.open(content['image_path']))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "48ecd598-3fb0-4fc2-a0a7-be334bb3f89e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "86\n",
      "17\n"
     ]
    }
   ],
   "source": [
    "print(len(text_list))\n",
    "print(len(image_list))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e5f8710b-63a9-464a-b13e-f19be08669ea",
   "metadata": {},
   "source": [
    "### Compute embeddings using CLIP"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "edcc16c0-0ef1-4e21-bff3-39b6af546fe4",
   "metadata": {},
   "outputs": [],
   "source": [
    "# import model\n",
    "model = CLIPModel.from_pretrained(\"openai/clip-vit-base-patch16\")\n",
    "\n",
    "# import processor (handles text tokenization and image preprocessing)\n",
    "processor = CLIPProcessor.from_pretrained(\"openai/clip-vit-base-patch16\") "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "d5ff2d5f-9d01-42a6-b1a1-ebe9c6a594d3",
   "metadata": {},
   "outputs": [],
   "source": [
    "# pre-process text and images\n",
    "inputs = processor(text=text_list, images=image_list, return_tensors=\"pt\", padding=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "17e25fb1-83d3-4a45-9d0f-0cde281228cb",
   "metadata": {},
   "outputs": [],
   "source": [
    "# compute embeddings with CLIP\n",
    "outputs = model(**inputs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "147b2dff-8180-449e-abfe-22fe492c7636",
   "metadata": {},
   "outputs": [],
   "source": [
    "# store embeddings in single torch tensor\n",
    "text_embeddings = outputs.text_embeds\n",
    "image_embeddings = outputs.image_embeds"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "ee24d96b-c0a8-46c4-837a-bbab69a96a2b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "torch.Size([86, 512])\n",
      "torch.Size([17, 512])\n"
     ]
    }
   ],
   "source": [
    "print(text_embeddings.shape)\n",
    "print(image_embeddings.shape)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "66db9d6e-4c39-4180-89c7-d8108bee7c9a",
   "metadata": {},
   "source": [
    "### Save Data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "39af8e14-1909-490e-ba6b-d32170d12711",
   "metadata": {},
   "outputs": [],
   "source": [
    "# save content list as JSON\n",
    "save_to_json(text_content_list, output_file='data/text_content.json')\n",
    "save_to_json(image_content_list, output_file='data/image_content.json')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "db55fd6e-921c-49a0-9c9c-83d0ac80b88e",
   "metadata": {},
   "outputs": [],
   "source": [
    "# save embeddings to file\n",
    "save(text_embeddings, 'data/text_embeddings.pt')\n",
    "save(image_embeddings, 'data/image_embeddings.pt')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b7019f13-bd77-45a7-9aea-3a7c5468ab98",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
