

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Aug 18 12:41:58 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     6.121|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  531|  531|  531|  531|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  152|  152|        19|          -|          -|     8|    no    |
        | + Loop 1.1  |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 2     |  224|  224|        28|          -|          -|     8|    no    |
        | + Loop 2.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + Loop 2.2  |   12|   12|         3|          -|          -|     4|    no    |
        |- Loop 3     |  152|  152|        19|          -|          -|     8|    no    |
        | + Loop 3.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    569|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        6|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    392|    -|
|Register         |        -|      -|     253|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|     12|     289|   1001|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |A_0_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |A_1_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |x_0_V_U  |kernel_x_0_V  |        1|  0|   0|    0|     4|   32|     1|          128|
    |x_1_V_U  |kernel_x_0_V  |        1|  0|   0|    0|     4|   32|     1|          128|
    |y_0_V_U  |kernel_x_0_V  |        1|  0|   0|    0|     4|   32|     1|          128|
    |y_1_V_U  |kernel_x_0_V  |        1|  0|   0|    0|     4|   32|     1|          128|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |              |        6|  0|   0|    0|    80|  192|     6|         2560|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_1_fu_679_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_614_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_674_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_608_p2    |     *    |      3|  0|  20|          32|          32|
    |add_ln209_1_fu_690_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln209_fu_684_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln215_1_fu_652_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln215_fu_591_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln321_1_fu_817_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln321_2_fu_498_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_3_fu_526_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln321_fu_794_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln36_fu_602_p2     |     +    |      0|  0|  12|           4|           2|
    |add_ln44_fu_663_p2     |     +    |      0|  0|  12|           4|           2|
    |add_ln700_1_fu_626_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_620_p2    |     +    |      0|  0|  32|          32|          32|
    |i0_fu_425_p2           |     +    |      0|  0|  12|           4|           1|
    |i1_fu_702_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_542_p2            |     +    |      0|  0|  12|           4|           1|
    |j0_fu_488_p2           |     +    |      0|  0|  12|           4|           1|
    |j1_fu_784_p2           |     +    |      0|  0|  12|           4|           1|
    |icmp_ln19_fu_419_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln24_fu_482_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_536_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln36_fu_565_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln44_fu_632_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln53_fu_696_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln58_fu_778_p2    |   icmp   |      0|  0|  11|           4|           5|
    |A_int_V_d0             |  select  |      0|  0|  32|           1|          32|
    |x_int_V_d0             |  select  |      0|  0|  32|           1|          32|
    |y_int_V_d0             |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     12|  0| 569|         359|         440|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |A_0_V_address0      |  27|          5|    5|         25|
    |A_1_V_address0      |  27|          5|    5|         25|
    |A_int_V_address0    |  15|          3|    6|         18|
    |ap_NS_fsm           |  89|         18|    1|         18|
    |i0_0_reg_341        |   9|          2|    4|          8|
    |i1_0_reg_396        |   9|          2|    4|          8|
    |i_0_reg_363         |   9|          2|    4|          8|
    |j0_0_reg_352        |   9|          2|    4|          8|
    |j1_0_reg_408        |   9|          2|    4|          8|
    |j6_0_0_reg_385      |   9|          2|    4|          8|
    |j_0_0_reg_374       |   9|          2|    4|          8|
    |tmp_int_V_address0  |  15|          3|    3|          9|
    |tmp_int_V_d0        |  15|          3|   32|         96|
    |x_0_V_address0      |  21|          4|    2|          8|
    |x_1_V_address0      |  21|          4|    2|          8|
    |x_int_V_address0    |  15|          3|    3|          9|
    |y_0_V_address0      |  27|          5|    2|         10|
    |y_0_V_d0            |  15|          3|   32|         96|
    |y_1_V_address0      |  27|          5|    2|         10|
    |y_1_V_d0            |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 392|         78|  155|        484|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln321_3_reg_894       |   7|   0|    7|          0|
    |add_ln321_reg_1046        |   8|   0|    8|          0|
    |add_ln36_reg_941          |   4|   0|    4|          0|
    |add_ln44_reg_975          |   4|   0|    4|          0|
    |add_ln700_1_reg_946       |  32|   0|   32|          0|
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |i0_0_reg_341              |   4|   0|    4|          0|
    |i0_reg_843                |   4|   0|    4|          0|
    |i1_0_reg_396              |   4|   0|    4|          0|
    |i1_reg_1003               |   4|   0|    4|          0|
    |i_0_reg_363               |   4|   0|    4|          0|
    |i_reg_902                 |   4|   0|    4|          0|
    |j0_0_reg_352              |   4|   0|    4|          0|
    |j0_reg_880                |   4|   0|    4|          0|
    |j1_0_reg_408              |   4|   0|    4|          0|
    |j1_reg_1041               |   4|   0|    4|          0|
    |j6_0_0_reg_385            |   4|   0|    4|          0|
    |j_0_0_reg_374             |   4|   0|    4|          0|
    |lshr_ln2_reg_960          |   3|   0|    3|          0|
    |mul_ln209_1_reg_995       |  32|   0|   32|          0|
    |mul_ln209_3_reg_985       |  32|   0|   32|          0|
    |tmp_int_V_addr_reg_913    |   3|   0|    3|          0|
    |tmp_int_V_load_1_reg_951  |  32|   0|   32|          0|
    |trunc_ln321_2_reg_1051    |   1|   0|    1|          0|
    |trunc_ln321_3_reg_890     |   1|   0|    1|          0|
    |trunc_ln321_reg_858       |   1|   0|    1|          0|
    |x_0_V_addr_reg_867        |   2|   0|    2|          0|
    |x_1_V_addr_reg_872        |   2|   0|    2|          0|
    |y_0_V_addr_2_reg_980      |   2|   0|    2|          0|
    |y_1_V_addr_2_reg_990      |   2|   0|    2|          0|
    |zext_ln321_2_reg_848      |   4|   0|    8|          4|
    |zext_ln321_3_reg_853      |   4|   0|    7|          3|
    |zext_ln321_4_reg_907      |   4|   0|    7|          3|
    |zext_ln321_5_reg_1028     |   4|   0|    8|          4|
    |zext_ln321_6_reg_1033     |   4|   0|    7|          3|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 253|   0|  270|         17|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|x_int_V_address0       | out |    3|  ap_memory |    x_int_V   |     array    |
|x_int_V_ce0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_we0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_d0             | out |   32|  ap_memory |    x_int_V   |     array    |
|x_int_V_q0             |  in |   32|  ap_memory |    x_int_V   |     array    |
|y_int_V_address0       | out |    3|  ap_memory |    y_int_V   |     array    |
|y_int_V_ce0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_we0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_d0             | out |   32|  ap_memory |    y_int_V   |     array    |
|tmp_int_V_address0     | out |    3|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_ce0          | out |    1|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_we0          | out |    1|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_d0           | out |   32|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_q0           |  in |   32|  ap_memory |   tmp_int_V  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

