Version 3.2 HI-TECH Software Intermediate Code
"1963 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1708.h
[v _LATA `Vuc ~T0 @X0 0 e@268 ]
"1043
[v _TRISA `Vuc ~T0 @X0 0 e@140 ]
"2773
[v _ANSELA `Vuc ~T0 @X0 0 e@396 ]
"3924
[v _WPUA `Vuc ~T0 @X0 0 e@524 ]
"2007
[v _LATB `Vuc ~T0 @X0 0 e@269 ]
"1087
[v _TRISB `Vuc ~T0 @X0 0 e@141 ]
"2817
[v _ANSELB `Vuc ~T0 @X0 0 e@397 ]
"3973
[v _WPUB `Vuc ~T0 @X0 0 e@525 ]
"2045
[v _LATC `Vuc ~T0 @X0 0 e@270 ]
"1125
[v _TRISC `Vuc ~T0 @X0 0 e@142 ]
"2855
[v _ANSELC `Vuc ~T0 @X0 0 e@398 ]
"4011
[v _WPUC `Vuc ~T0 @X0 0 e@526 ]
"1362
[s S75 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S75 . PS PSA TMR0SE TMR0CS INTEDG nWPUEN ]
"1370
[s S76 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S76 . PS0 PS1 PS2 . T0SE T0CS ]
"1361
[u S74 `S75 1 `S76 1 ]
[n S74 . . . ]
"1379
[v _OPTION_REGbits `VS74 ~T0 @X0 0 e@149 ]
"12859
[v _IOCAN0 `Vb ~T0 @X0 0 e@7312 ]
"12861
[v _IOCAN1 `Vb ~T0 @X0 0 e@7313 ]
"343
[s S27 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S27 . IOCIF INTF TMR0IF IOCIE INTE TMR0IE PEIE GIE ]
"353
[s S28 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S28 . . T0IF . T0IE ]
"342
[u S26 `S27 1 `S28 1 ]
[n S26 . . . ]
"360
[v _INTCONbits `VS26 ~T0 @X0 0 e@11 ]
"12793
[v _GIE `Vb ~T0 @X0 0 e@95 ]
"8331
[v _PPSLOCK `Vuc ~T0 @X0 0 e@3599 ]
"8337
[s S408 :1 `uc 1 ]
[n S408 . PPSLOCKED ]
"8336
[u S407 `S408 1 ]
[n S407 . . ]
"8341
[v _PPSLOCKbits `VS407 ~T0 @X0 0 e@3599 ]
"8546
[s S430 :5 `uc 1 ]
[n S430 . RXPPS ]
"8545
[u S429 `S430 1 ]
[n S429 . . ]
"8550
[v _RXPPSbits `VS429 ~T0 @X0 0 e@3620 ]
"12847
[v _IOCAF0 `Vb ~T0 @X0 0 e@7320 ]
"12849
[v _IOCAF1 `Vb ~T0 @X0 0 e@7321 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1708.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1708.h
[; ;pic16f1708.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1708.h: 54: typedef union {
[; ;pic16f1708.h: 55: struct {
[; ;pic16f1708.h: 56: unsigned INDF0 :8;
[; ;pic16f1708.h: 57: };
[; ;pic16f1708.h: 58: } INDF0bits_t;
[; ;pic16f1708.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1708.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16f1708.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1708.h: 73: typedef union {
[; ;pic16f1708.h: 74: struct {
[; ;pic16f1708.h: 75: unsigned INDF1 :8;
[; ;pic16f1708.h: 76: };
[; ;pic16f1708.h: 77: } INDF1bits_t;
[; ;pic16f1708.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1708.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16f1708.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1708.h: 92: typedef union {
[; ;pic16f1708.h: 93: struct {
[; ;pic16f1708.h: 94: unsigned PCL :8;
[; ;pic16f1708.h: 95: };
[; ;pic16f1708.h: 96: } PCLbits_t;
[; ;pic16f1708.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1708.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16f1708.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1708.h: 111: typedef union {
[; ;pic16f1708.h: 112: struct {
[; ;pic16f1708.h: 113: unsigned C :1;
[; ;pic16f1708.h: 114: unsigned DC :1;
[; ;pic16f1708.h: 115: unsigned Z :1;
[; ;pic16f1708.h: 116: unsigned nPD :1;
[; ;pic16f1708.h: 117: unsigned nTO :1;
[; ;pic16f1708.h: 118: };
[; ;pic16f1708.h: 119: struct {
[; ;pic16f1708.h: 120: unsigned CARRY :1;
[; ;pic16f1708.h: 121: };
[; ;pic16f1708.h: 122: struct {
[; ;pic16f1708.h: 123: unsigned :2;
[; ;pic16f1708.h: 124: unsigned ZERO :1;
[; ;pic16f1708.h: 125: };
[; ;pic16f1708.h: 126: } STATUSbits_t;
[; ;pic16f1708.h: 127: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1708.h: 166: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1708.h: 169: extern volatile unsigned char FSR0L @ 0x004;
"171
[; ;pic16f1708.h: 171: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1708.h: 174: typedef union {
[; ;pic16f1708.h: 175: struct {
[; ;pic16f1708.h: 176: unsigned FSR0L :8;
[; ;pic16f1708.h: 177: };
[; ;pic16f1708.h: 178: } FSR0Lbits_t;
[; ;pic16f1708.h: 179: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1708.h: 188: extern volatile unsigned char FSR0H @ 0x005;
"190
[; ;pic16f1708.h: 190: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1708.h: 193: typedef union {
[; ;pic16f1708.h: 194: struct {
[; ;pic16f1708.h: 195: unsigned FSR0H :8;
[; ;pic16f1708.h: 196: };
[; ;pic16f1708.h: 197: } FSR0Hbits_t;
[; ;pic16f1708.h: 198: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1708.h: 207: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1708.h: 210: extern volatile unsigned char FSR1L @ 0x006;
"212
[; ;pic16f1708.h: 212: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1708.h: 215: typedef union {
[; ;pic16f1708.h: 216: struct {
[; ;pic16f1708.h: 217: unsigned FSR1L :8;
[; ;pic16f1708.h: 218: };
[; ;pic16f1708.h: 219: } FSR1Lbits_t;
[; ;pic16f1708.h: 220: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1708.h: 229: extern volatile unsigned char FSR1H @ 0x007;
"231
[; ;pic16f1708.h: 231: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1708.h: 234: typedef union {
[; ;pic16f1708.h: 235: struct {
[; ;pic16f1708.h: 236: unsigned FSR1H :8;
[; ;pic16f1708.h: 237: };
[; ;pic16f1708.h: 238: } FSR1Hbits_t;
[; ;pic16f1708.h: 239: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1708.h: 248: extern volatile unsigned char BSR @ 0x008;
"250
[; ;pic16f1708.h: 250: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1708.h: 253: typedef union {
[; ;pic16f1708.h: 254: struct {
[; ;pic16f1708.h: 255: unsigned BSR :5;
[; ;pic16f1708.h: 256: };
[; ;pic16f1708.h: 257: struct {
[; ;pic16f1708.h: 258: unsigned BSR0 :1;
[; ;pic16f1708.h: 259: unsigned BSR1 :1;
[; ;pic16f1708.h: 260: unsigned BSR2 :1;
[; ;pic16f1708.h: 261: unsigned BSR3 :1;
[; ;pic16f1708.h: 262: unsigned BSR4 :1;
[; ;pic16f1708.h: 263: };
[; ;pic16f1708.h: 264: } BSRbits_t;
[; ;pic16f1708.h: 265: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1708.h: 299: extern volatile unsigned char WREG @ 0x009;
"301
[; ;pic16f1708.h: 301: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1708.h: 304: typedef union {
[; ;pic16f1708.h: 305: struct {
[; ;pic16f1708.h: 306: unsigned WREG0 :8;
[; ;pic16f1708.h: 307: };
[; ;pic16f1708.h: 308: } WREGbits_t;
[; ;pic16f1708.h: 309: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1708.h: 318: extern volatile unsigned char PCLATH @ 0x00A;
"320
[; ;pic16f1708.h: 320: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1708.h: 323: typedef union {
[; ;pic16f1708.h: 324: struct {
[; ;pic16f1708.h: 325: unsigned PCLATH :7;
[; ;pic16f1708.h: 326: };
[; ;pic16f1708.h: 327: } PCLATHbits_t;
[; ;pic16f1708.h: 328: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1708.h: 337: extern volatile unsigned char INTCON @ 0x00B;
"339
[; ;pic16f1708.h: 339: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1708.h: 342: typedef union {
[; ;pic16f1708.h: 343: struct {
[; ;pic16f1708.h: 344: unsigned IOCIF :1;
[; ;pic16f1708.h: 345: unsigned INTF :1;
[; ;pic16f1708.h: 346: unsigned TMR0IF :1;
[; ;pic16f1708.h: 347: unsigned IOCIE :1;
[; ;pic16f1708.h: 348: unsigned INTE :1;
[; ;pic16f1708.h: 349: unsigned TMR0IE :1;
[; ;pic16f1708.h: 350: unsigned PEIE :1;
[; ;pic16f1708.h: 351: unsigned GIE :1;
[; ;pic16f1708.h: 352: };
[; ;pic16f1708.h: 353: struct {
[; ;pic16f1708.h: 354: unsigned :2;
[; ;pic16f1708.h: 355: unsigned T0IF :1;
[; ;pic16f1708.h: 356: unsigned :2;
[; ;pic16f1708.h: 357: unsigned T0IE :1;
[; ;pic16f1708.h: 358: };
[; ;pic16f1708.h: 359: } INTCONbits_t;
[; ;pic16f1708.h: 360: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1708.h: 414: extern volatile unsigned char PORTA @ 0x00C;
"416
[; ;pic16f1708.h: 416: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1708.h: 419: typedef union {
[; ;pic16f1708.h: 420: struct {
[; ;pic16f1708.h: 421: unsigned RA0 :1;
[; ;pic16f1708.h: 422: unsigned RA1 :1;
[; ;pic16f1708.h: 423: unsigned RA2 :1;
[; ;pic16f1708.h: 424: unsigned RA3 :1;
[; ;pic16f1708.h: 425: unsigned RA4 :1;
[; ;pic16f1708.h: 426: unsigned RA5 :1;
[; ;pic16f1708.h: 427: };
[; ;pic16f1708.h: 428: } PORTAbits_t;
[; ;pic16f1708.h: 429: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1708.h: 463: extern volatile unsigned char PORTB @ 0x00D;
"465
[; ;pic16f1708.h: 465: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1708.h: 468: typedef union {
[; ;pic16f1708.h: 469: struct {
[; ;pic16f1708.h: 470: unsigned :4;
[; ;pic16f1708.h: 471: unsigned RB4 :1;
[; ;pic16f1708.h: 472: unsigned RB5 :1;
[; ;pic16f1708.h: 473: unsigned RB6 :1;
[; ;pic16f1708.h: 474: unsigned RB7 :1;
[; ;pic16f1708.h: 475: };
[; ;pic16f1708.h: 476: } PORTBbits_t;
[; ;pic16f1708.h: 477: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1708.h: 501: extern volatile unsigned char PORTC @ 0x00E;
"503
[; ;pic16f1708.h: 503: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1708.h: 506: typedef union {
[; ;pic16f1708.h: 507: struct {
[; ;pic16f1708.h: 508: unsigned RC0 :1;
[; ;pic16f1708.h: 509: unsigned RC1 :1;
[; ;pic16f1708.h: 510: unsigned RC2 :1;
[; ;pic16f1708.h: 511: unsigned RC3 :1;
[; ;pic16f1708.h: 512: unsigned RC4 :1;
[; ;pic16f1708.h: 513: unsigned RC5 :1;
[; ;pic16f1708.h: 514: unsigned RC6 :1;
[; ;pic16f1708.h: 515: unsigned RC7 :1;
[; ;pic16f1708.h: 516: };
[; ;pic16f1708.h: 517: } PORTCbits_t;
[; ;pic16f1708.h: 518: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1708.h: 562: extern volatile unsigned char PIR1 @ 0x011;
"564
[; ;pic16f1708.h: 564: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1708.h: 567: typedef union {
[; ;pic16f1708.h: 568: struct {
[; ;pic16f1708.h: 569: unsigned TMR1IF :1;
[; ;pic16f1708.h: 570: unsigned TMR2IF :1;
[; ;pic16f1708.h: 571: unsigned CCP1IF :1;
[; ;pic16f1708.h: 572: unsigned SSP1IF :1;
[; ;pic16f1708.h: 573: unsigned TXIF :1;
[; ;pic16f1708.h: 574: unsigned RCIF :1;
[; ;pic16f1708.h: 575: unsigned ADIF :1;
[; ;pic16f1708.h: 576: unsigned TMR1GIF :1;
[; ;pic16f1708.h: 577: };
[; ;pic16f1708.h: 578: struct {
[; ;pic16f1708.h: 579: unsigned :2;
[; ;pic16f1708.h: 580: unsigned CCPIF :1;
[; ;pic16f1708.h: 581: };
[; ;pic16f1708.h: 582: } PIR1bits_t;
[; ;pic16f1708.h: 583: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1708.h: 632: extern volatile unsigned char PIR2 @ 0x012;
"634
[; ;pic16f1708.h: 634: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1708.h: 637: typedef union {
[; ;pic16f1708.h: 638: struct {
[; ;pic16f1708.h: 639: unsigned CCP2IF :1;
[; ;pic16f1708.h: 640: unsigned TMR4IF :1;
[; ;pic16f1708.h: 641: unsigned TMR6IF :1;
[; ;pic16f1708.h: 642: unsigned BCL1IF :1;
[; ;pic16f1708.h: 643: unsigned :1;
[; ;pic16f1708.h: 644: unsigned C1IF :1;
[; ;pic16f1708.h: 645: unsigned C2IF :1;
[; ;pic16f1708.h: 646: unsigned OSFIF :1;
[; ;pic16f1708.h: 647: };
[; ;pic16f1708.h: 648: } PIR2bits_t;
[; ;pic16f1708.h: 649: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1708.h: 688: extern volatile unsigned char PIR3 @ 0x013;
"690
[; ;pic16f1708.h: 690: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1708.h: 693: typedef union {
[; ;pic16f1708.h: 694: struct {
[; ;pic16f1708.h: 695: unsigned CLC1IF :1;
[; ;pic16f1708.h: 696: unsigned CLC2IF :1;
[; ;pic16f1708.h: 697: unsigned CLC3IF :1;
[; ;pic16f1708.h: 698: unsigned :1;
[; ;pic16f1708.h: 699: unsigned ZCDIF :1;
[; ;pic16f1708.h: 700: unsigned COGIF :1;
[; ;pic16f1708.h: 701: };
[; ;pic16f1708.h: 702: } PIR3bits_t;
[; ;pic16f1708.h: 703: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1708.h: 732: extern volatile unsigned char TMR0 @ 0x015;
"734
[; ;pic16f1708.h: 734: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1708.h: 737: typedef union {
[; ;pic16f1708.h: 738: struct {
[; ;pic16f1708.h: 739: unsigned TMR0 :8;
[; ;pic16f1708.h: 740: };
[; ;pic16f1708.h: 741: } TMR0bits_t;
[; ;pic16f1708.h: 742: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1708.h: 751: extern volatile unsigned short TMR1 @ 0x016;
"753
[; ;pic16f1708.h: 753: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1708.h: 757: extern volatile unsigned char TMR1L @ 0x016;
"759
[; ;pic16f1708.h: 759: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1708.h: 762: typedef union {
[; ;pic16f1708.h: 763: struct {
[; ;pic16f1708.h: 764: unsigned TMR1L :8;
[; ;pic16f1708.h: 765: };
[; ;pic16f1708.h: 766: } TMR1Lbits_t;
[; ;pic16f1708.h: 767: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1708.h: 776: extern volatile unsigned char TMR1H @ 0x017;
"778
[; ;pic16f1708.h: 778: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1708.h: 781: typedef union {
[; ;pic16f1708.h: 782: struct {
[; ;pic16f1708.h: 783: unsigned TMR1H :8;
[; ;pic16f1708.h: 784: };
[; ;pic16f1708.h: 785: } TMR1Hbits_t;
[; ;pic16f1708.h: 786: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1708.h: 795: extern volatile unsigned char T1CON @ 0x018;
"797
[; ;pic16f1708.h: 797: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1708.h: 800: typedef union {
[; ;pic16f1708.h: 801: struct {
[; ;pic16f1708.h: 802: unsigned TMR1ON :1;
[; ;pic16f1708.h: 803: unsigned :1;
[; ;pic16f1708.h: 804: unsigned nT1SYNC :1;
[; ;pic16f1708.h: 805: unsigned T1OSCEN :1;
[; ;pic16f1708.h: 806: unsigned T1CKPS :2;
[; ;pic16f1708.h: 807: unsigned TMR1CS :2;
[; ;pic16f1708.h: 808: };
[; ;pic16f1708.h: 809: struct {
[; ;pic16f1708.h: 810: unsigned :4;
[; ;pic16f1708.h: 811: unsigned T1CKPS0 :1;
[; ;pic16f1708.h: 812: unsigned T1CKPS1 :1;
[; ;pic16f1708.h: 813: unsigned TMR1CS0 :1;
[; ;pic16f1708.h: 814: unsigned TMR1CS1 :1;
[; ;pic16f1708.h: 815: };
[; ;pic16f1708.h: 816: } T1CONbits_t;
[; ;pic16f1708.h: 817: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1708.h: 866: extern volatile unsigned char T1GCON @ 0x019;
"868
[; ;pic16f1708.h: 868: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1708.h: 871: typedef union {
[; ;pic16f1708.h: 872: struct {
[; ;pic16f1708.h: 873: unsigned T1GSS :2;
[; ;pic16f1708.h: 874: unsigned T1GVAL :1;
[; ;pic16f1708.h: 875: unsigned T1GGO_nDONE :1;
[; ;pic16f1708.h: 876: unsigned T1GSPM :1;
[; ;pic16f1708.h: 877: unsigned T1GTM :1;
[; ;pic16f1708.h: 878: unsigned T1GPOL :1;
[; ;pic16f1708.h: 879: unsigned TMR1GE :1;
[; ;pic16f1708.h: 880: };
[; ;pic16f1708.h: 881: struct {
[; ;pic16f1708.h: 882: unsigned T1GSS0 :1;
[; ;pic16f1708.h: 883: unsigned T1GSS1 :1;
[; ;pic16f1708.h: 884: };
[; ;pic16f1708.h: 885: } T1GCONbits_t;
[; ;pic16f1708.h: 886: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1708.h: 935: extern volatile unsigned char TMR2 @ 0x01A;
"937
[; ;pic16f1708.h: 937: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1708.h: 940: typedef union {
[; ;pic16f1708.h: 941: struct {
[; ;pic16f1708.h: 942: unsigned TMR2 :8;
[; ;pic16f1708.h: 943: };
[; ;pic16f1708.h: 944: } TMR2bits_t;
[; ;pic16f1708.h: 945: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1708.h: 954: extern volatile unsigned char PR2 @ 0x01B;
"956
[; ;pic16f1708.h: 956: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1708.h: 959: typedef union {
[; ;pic16f1708.h: 960: struct {
[; ;pic16f1708.h: 961: unsigned PR2 :8;
[; ;pic16f1708.h: 962: };
[; ;pic16f1708.h: 963: } PR2bits_t;
[; ;pic16f1708.h: 964: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1708.h: 973: extern volatile unsigned char T2CON @ 0x01C;
"975
[; ;pic16f1708.h: 975: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1708.h: 978: typedef union {
[; ;pic16f1708.h: 979: struct {
[; ;pic16f1708.h: 980: unsigned T2CKPS :2;
[; ;pic16f1708.h: 981: unsigned TMR2ON :1;
[; ;pic16f1708.h: 982: unsigned T2OUTPS :4;
[; ;pic16f1708.h: 983: };
[; ;pic16f1708.h: 984: struct {
[; ;pic16f1708.h: 985: unsigned T2CKPS0 :1;
[; ;pic16f1708.h: 986: unsigned T2CKPS1 :1;
[; ;pic16f1708.h: 987: unsigned :1;
[; ;pic16f1708.h: 988: unsigned T2OUTPS0 :1;
[; ;pic16f1708.h: 989: unsigned T2OUTPS1 :1;
[; ;pic16f1708.h: 990: unsigned T2OUTPS2 :1;
[; ;pic16f1708.h: 991: unsigned T2OUTPS3 :1;
[; ;pic16f1708.h: 992: };
[; ;pic16f1708.h: 993: } T2CONbits_t;
[; ;pic16f1708.h: 994: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1708.h: 1043: extern volatile unsigned char TRISA @ 0x08C;
"1045
[; ;pic16f1708.h: 1045: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1708.h: 1048: typedef union {
[; ;pic16f1708.h: 1049: struct {
[; ;pic16f1708.h: 1050: unsigned TRISA0 :1;
[; ;pic16f1708.h: 1051: unsigned TRISA1 :1;
[; ;pic16f1708.h: 1052: unsigned TRISA2 :1;
[; ;pic16f1708.h: 1053: unsigned :1;
[; ;pic16f1708.h: 1054: unsigned TRISA4 :1;
[; ;pic16f1708.h: 1055: unsigned TRISA5 :1;
[; ;pic16f1708.h: 1056: };
[; ;pic16f1708.h: 1057: } TRISAbits_t;
[; ;pic16f1708.h: 1058: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1708.h: 1087: extern volatile unsigned char TRISB @ 0x08D;
"1089
[; ;pic16f1708.h: 1089: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1708.h: 1092: typedef union {
[; ;pic16f1708.h: 1093: struct {
[; ;pic16f1708.h: 1094: unsigned :4;
[; ;pic16f1708.h: 1095: unsigned TRISB4 :1;
[; ;pic16f1708.h: 1096: unsigned TRISB5 :1;
[; ;pic16f1708.h: 1097: unsigned TRISB6 :1;
[; ;pic16f1708.h: 1098: unsigned TRISB7 :1;
[; ;pic16f1708.h: 1099: };
[; ;pic16f1708.h: 1100: } TRISBbits_t;
[; ;pic16f1708.h: 1101: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1708.h: 1125: extern volatile unsigned char TRISC @ 0x08E;
"1127
[; ;pic16f1708.h: 1127: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1708.h: 1130: typedef union {
[; ;pic16f1708.h: 1131: struct {
[; ;pic16f1708.h: 1132: unsigned TRISC0 :1;
[; ;pic16f1708.h: 1133: unsigned TRISC1 :1;
[; ;pic16f1708.h: 1134: unsigned TRISC2 :1;
[; ;pic16f1708.h: 1135: unsigned TRISC3 :1;
[; ;pic16f1708.h: 1136: unsigned TRISC4 :1;
[; ;pic16f1708.h: 1137: unsigned TRISC5 :1;
[; ;pic16f1708.h: 1138: unsigned TRISC6 :1;
[; ;pic16f1708.h: 1139: unsigned TRISC7 :1;
[; ;pic16f1708.h: 1140: };
[; ;pic16f1708.h: 1141: } TRISCbits_t;
[; ;pic16f1708.h: 1142: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1708.h: 1186: extern volatile unsigned char PIE1 @ 0x091;
"1188
[; ;pic16f1708.h: 1188: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1708.h: 1191: typedef union {
[; ;pic16f1708.h: 1192: struct {
[; ;pic16f1708.h: 1193: unsigned TMR1IE :1;
[; ;pic16f1708.h: 1194: unsigned TMR2IE :1;
[; ;pic16f1708.h: 1195: unsigned CCP1IE :1;
[; ;pic16f1708.h: 1196: unsigned SSP1IE :1;
[; ;pic16f1708.h: 1197: unsigned TXIE :1;
[; ;pic16f1708.h: 1198: unsigned RCIE :1;
[; ;pic16f1708.h: 1199: unsigned ADIE :1;
[; ;pic16f1708.h: 1200: unsigned TMR1GIE :1;
[; ;pic16f1708.h: 1201: };
[; ;pic16f1708.h: 1202: struct {
[; ;pic16f1708.h: 1203: unsigned :2;
[; ;pic16f1708.h: 1204: unsigned CCPIE :1;
[; ;pic16f1708.h: 1205: };
[; ;pic16f1708.h: 1206: } PIE1bits_t;
[; ;pic16f1708.h: 1207: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1708.h: 1256: extern volatile unsigned char PIE2 @ 0x092;
"1258
[; ;pic16f1708.h: 1258: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1708.h: 1261: typedef union {
[; ;pic16f1708.h: 1262: struct {
[; ;pic16f1708.h: 1263: unsigned CCP2IE :1;
[; ;pic16f1708.h: 1264: unsigned TMR4IE :1;
[; ;pic16f1708.h: 1265: unsigned TMR6IE :1;
[; ;pic16f1708.h: 1266: unsigned BCL1IE :1;
[; ;pic16f1708.h: 1267: unsigned :1;
[; ;pic16f1708.h: 1268: unsigned C1IE :1;
[; ;pic16f1708.h: 1269: unsigned C2IE :1;
[; ;pic16f1708.h: 1270: unsigned OSFIE :1;
[; ;pic16f1708.h: 1271: };
[; ;pic16f1708.h: 1272: } PIE2bits_t;
[; ;pic16f1708.h: 1273: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1708.h: 1312: extern volatile unsigned char PIE3 @ 0x093;
"1314
[; ;pic16f1708.h: 1314: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1708.h: 1317: typedef union {
[; ;pic16f1708.h: 1318: struct {
[; ;pic16f1708.h: 1319: unsigned CLC1IE :1;
[; ;pic16f1708.h: 1320: unsigned CLC2IE :1;
[; ;pic16f1708.h: 1321: unsigned CLC3IE :1;
[; ;pic16f1708.h: 1322: unsigned :1;
[; ;pic16f1708.h: 1323: unsigned ZCDIE :1;
[; ;pic16f1708.h: 1324: unsigned COGIE :1;
[; ;pic16f1708.h: 1325: };
[; ;pic16f1708.h: 1326: } PIE3bits_t;
[; ;pic16f1708.h: 1327: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1708.h: 1356: extern volatile unsigned char OPTION_REG @ 0x095;
"1358
[; ;pic16f1708.h: 1358: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1708.h: 1361: typedef union {
[; ;pic16f1708.h: 1362: struct {
[; ;pic16f1708.h: 1363: unsigned PS :3;
[; ;pic16f1708.h: 1364: unsigned PSA :1;
[; ;pic16f1708.h: 1365: unsigned TMR0SE :1;
[; ;pic16f1708.h: 1366: unsigned TMR0CS :1;
[; ;pic16f1708.h: 1367: unsigned INTEDG :1;
[; ;pic16f1708.h: 1368: unsigned nWPUEN :1;
[; ;pic16f1708.h: 1369: };
[; ;pic16f1708.h: 1370: struct {
[; ;pic16f1708.h: 1371: unsigned PS0 :1;
[; ;pic16f1708.h: 1372: unsigned PS1 :1;
[; ;pic16f1708.h: 1373: unsigned PS2 :1;
[; ;pic16f1708.h: 1374: unsigned :1;
[; ;pic16f1708.h: 1375: unsigned T0SE :1;
[; ;pic16f1708.h: 1376: unsigned T0CS :1;
[; ;pic16f1708.h: 1377: };
[; ;pic16f1708.h: 1378: } OPTION_REGbits_t;
[; ;pic16f1708.h: 1379: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1708.h: 1438: extern volatile unsigned char PCON @ 0x096;
"1440
[; ;pic16f1708.h: 1440: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1708.h: 1443: typedef union {
[; ;pic16f1708.h: 1444: struct {
[; ;pic16f1708.h: 1445: unsigned nBOR :1;
[; ;pic16f1708.h: 1446: unsigned nPOR :1;
[; ;pic16f1708.h: 1447: unsigned nRI :1;
[; ;pic16f1708.h: 1448: unsigned nRMCLR :1;
[; ;pic16f1708.h: 1449: unsigned nRWDT :1;
[; ;pic16f1708.h: 1450: unsigned :1;
[; ;pic16f1708.h: 1451: unsigned STKUNF :1;
[; ;pic16f1708.h: 1452: unsigned STKOVF :1;
[; ;pic16f1708.h: 1453: };
[; ;pic16f1708.h: 1454: } PCONbits_t;
[; ;pic16f1708.h: 1455: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1708.h: 1494: extern volatile unsigned char WDTCON @ 0x097;
"1496
[; ;pic16f1708.h: 1496: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1708.h: 1499: typedef union {
[; ;pic16f1708.h: 1500: struct {
[; ;pic16f1708.h: 1501: unsigned SWDTEN :1;
[; ;pic16f1708.h: 1502: unsigned WDTPS :5;
[; ;pic16f1708.h: 1503: };
[; ;pic16f1708.h: 1504: struct {
[; ;pic16f1708.h: 1505: unsigned :1;
[; ;pic16f1708.h: 1506: unsigned WDTPS0 :1;
[; ;pic16f1708.h: 1507: unsigned WDTPS1 :1;
[; ;pic16f1708.h: 1508: unsigned WDTPS2 :1;
[; ;pic16f1708.h: 1509: unsigned WDTPS3 :1;
[; ;pic16f1708.h: 1510: unsigned WDTPS4 :1;
[; ;pic16f1708.h: 1511: };
[; ;pic16f1708.h: 1512: } WDTCONbits_t;
[; ;pic16f1708.h: 1513: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1708.h: 1552: extern volatile unsigned char OSCTUNE @ 0x098;
"1554
[; ;pic16f1708.h: 1554: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1708.h: 1557: typedef union {
[; ;pic16f1708.h: 1558: struct {
[; ;pic16f1708.h: 1559: unsigned TUN :6;
[; ;pic16f1708.h: 1560: };
[; ;pic16f1708.h: 1561: struct {
[; ;pic16f1708.h: 1562: unsigned TUN0 :1;
[; ;pic16f1708.h: 1563: unsigned TUN1 :1;
[; ;pic16f1708.h: 1564: unsigned TUN2 :1;
[; ;pic16f1708.h: 1565: unsigned TUN3 :1;
[; ;pic16f1708.h: 1566: unsigned TUN4 :1;
[; ;pic16f1708.h: 1567: unsigned TUN5 :1;
[; ;pic16f1708.h: 1568: };
[; ;pic16f1708.h: 1569: } OSCTUNEbits_t;
[; ;pic16f1708.h: 1570: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1708.h: 1609: extern volatile unsigned char OSCCON @ 0x099;
"1611
[; ;pic16f1708.h: 1611: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1708.h: 1614: typedef union {
[; ;pic16f1708.h: 1615: struct {
[; ;pic16f1708.h: 1616: unsigned SCS :2;
[; ;pic16f1708.h: 1617: unsigned :1;
[; ;pic16f1708.h: 1618: unsigned IRCF :4;
[; ;pic16f1708.h: 1619: unsigned SPLLEN :1;
[; ;pic16f1708.h: 1620: };
[; ;pic16f1708.h: 1621: struct {
[; ;pic16f1708.h: 1622: unsigned SCS0 :1;
[; ;pic16f1708.h: 1623: unsigned SCS1 :1;
[; ;pic16f1708.h: 1624: unsigned :1;
[; ;pic16f1708.h: 1625: unsigned IRCF0 :1;
[; ;pic16f1708.h: 1626: unsigned IRCF1 :1;
[; ;pic16f1708.h: 1627: unsigned IRCF2 :1;
[; ;pic16f1708.h: 1628: unsigned IRCF3 :1;
[; ;pic16f1708.h: 1629: };
[; ;pic16f1708.h: 1630: } OSCCONbits_t;
[; ;pic16f1708.h: 1631: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1708.h: 1680: extern volatile unsigned char OSCSTAT @ 0x09A;
"1682
[; ;pic16f1708.h: 1682: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1708.h: 1685: typedef union {
[; ;pic16f1708.h: 1686: struct {
[; ;pic16f1708.h: 1687: unsigned HFIOFS :1;
[; ;pic16f1708.h: 1688: unsigned LFIOFR :1;
[; ;pic16f1708.h: 1689: unsigned MFIOFR :1;
[; ;pic16f1708.h: 1690: unsigned HFIOFL :1;
[; ;pic16f1708.h: 1691: unsigned HFIOFR :1;
[; ;pic16f1708.h: 1692: unsigned OSTS :1;
[; ;pic16f1708.h: 1693: unsigned PLLR :1;
[; ;pic16f1708.h: 1694: unsigned SOSCR :1;
[; ;pic16f1708.h: 1695: };
[; ;pic16f1708.h: 1696: } OSCSTATbits_t;
[; ;pic16f1708.h: 1697: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1708.h: 1741: extern volatile unsigned short ADRES @ 0x09B;
"1743
[; ;pic16f1708.h: 1743: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1708.h: 1747: extern volatile unsigned char ADRESL @ 0x09B;
"1749
[; ;pic16f1708.h: 1749: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1708.h: 1752: typedef union {
[; ;pic16f1708.h: 1753: struct {
[; ;pic16f1708.h: 1754: unsigned ADRESL :8;
[; ;pic16f1708.h: 1755: };
[; ;pic16f1708.h: 1756: } ADRESLbits_t;
[; ;pic16f1708.h: 1757: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1708.h: 1766: extern volatile unsigned char ADRESH @ 0x09C;
"1768
[; ;pic16f1708.h: 1768: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1708.h: 1771: typedef union {
[; ;pic16f1708.h: 1772: struct {
[; ;pic16f1708.h: 1773: unsigned ADRESH :8;
[; ;pic16f1708.h: 1774: };
[; ;pic16f1708.h: 1775: } ADRESHbits_t;
[; ;pic16f1708.h: 1776: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1708.h: 1785: extern volatile unsigned char ADCON0 @ 0x09D;
"1787
[; ;pic16f1708.h: 1787: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1708.h: 1790: typedef union {
[; ;pic16f1708.h: 1791: struct {
[; ;pic16f1708.h: 1792: unsigned ADON :1;
[; ;pic16f1708.h: 1793: unsigned GO_nDONE :1;
[; ;pic16f1708.h: 1794: unsigned CHS :5;
[; ;pic16f1708.h: 1795: };
[; ;pic16f1708.h: 1796: struct {
[; ;pic16f1708.h: 1797: unsigned :1;
[; ;pic16f1708.h: 1798: unsigned ADGO :1;
[; ;pic16f1708.h: 1799: unsigned CHS0 :1;
[; ;pic16f1708.h: 1800: unsigned CHS1 :1;
[; ;pic16f1708.h: 1801: unsigned CHS2 :1;
[; ;pic16f1708.h: 1802: unsigned CHS3 :1;
[; ;pic16f1708.h: 1803: unsigned CHS4 :1;
[; ;pic16f1708.h: 1804: };
[; ;pic16f1708.h: 1805: struct {
[; ;pic16f1708.h: 1806: unsigned :1;
[; ;pic16f1708.h: 1807: unsigned GO :1;
[; ;pic16f1708.h: 1808: };
[; ;pic16f1708.h: 1809: } ADCON0bits_t;
[; ;pic16f1708.h: 1810: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1708.h: 1864: extern volatile unsigned char ADCON1 @ 0x09E;
"1866
[; ;pic16f1708.h: 1866: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1708.h: 1869: typedef union {
[; ;pic16f1708.h: 1870: struct {
[; ;pic16f1708.h: 1871: unsigned ADPREF :2;
[; ;pic16f1708.h: 1872: unsigned ADNREF :1;
[; ;pic16f1708.h: 1873: unsigned :1;
[; ;pic16f1708.h: 1874: unsigned ADCS :3;
[; ;pic16f1708.h: 1875: unsigned ADFM :1;
[; ;pic16f1708.h: 1876: };
[; ;pic16f1708.h: 1877: struct {
[; ;pic16f1708.h: 1878: unsigned ADPREF0 :1;
[; ;pic16f1708.h: 1879: unsigned ADPREF1 :1;
[; ;pic16f1708.h: 1880: };
[; ;pic16f1708.h: 1881: } ADCON1bits_t;
[; ;pic16f1708.h: 1882: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1708.h: 1916: extern volatile unsigned char ADCON2 @ 0x09F;
"1918
[; ;pic16f1708.h: 1918: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1708.h: 1921: typedef union {
[; ;pic16f1708.h: 1922: struct {
[; ;pic16f1708.h: 1923: unsigned :4;
[; ;pic16f1708.h: 1924: unsigned TRIGSEL :4;
[; ;pic16f1708.h: 1925: };
[; ;pic16f1708.h: 1926: struct {
[; ;pic16f1708.h: 1927: unsigned :4;
[; ;pic16f1708.h: 1928: unsigned TRIGSEL0 :1;
[; ;pic16f1708.h: 1929: unsigned TRIGSEL1 :1;
[; ;pic16f1708.h: 1930: unsigned TRIGSEL2 :1;
[; ;pic16f1708.h: 1931: unsigned TRIGSEL3 :1;
[; ;pic16f1708.h: 1932: };
[; ;pic16f1708.h: 1933: } ADCON2bits_t;
[; ;pic16f1708.h: 1934: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1708.h: 1963: extern volatile unsigned char LATA @ 0x10C;
"1965
[; ;pic16f1708.h: 1965: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1708.h: 1968: typedef union {
[; ;pic16f1708.h: 1969: struct {
[; ;pic16f1708.h: 1970: unsigned LATA0 :1;
[; ;pic16f1708.h: 1971: unsigned LATA1 :1;
[; ;pic16f1708.h: 1972: unsigned LATA2 :1;
[; ;pic16f1708.h: 1973: unsigned :1;
[; ;pic16f1708.h: 1974: unsigned LATA4 :1;
[; ;pic16f1708.h: 1975: unsigned LATA5 :1;
[; ;pic16f1708.h: 1976: };
[; ;pic16f1708.h: 1977: } LATAbits_t;
[; ;pic16f1708.h: 1978: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1708.h: 2007: extern volatile unsigned char LATB @ 0x10D;
"2009
[; ;pic16f1708.h: 2009: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1708.h: 2012: typedef union {
[; ;pic16f1708.h: 2013: struct {
[; ;pic16f1708.h: 2014: unsigned :4;
[; ;pic16f1708.h: 2015: unsigned LATB4 :1;
[; ;pic16f1708.h: 2016: unsigned LATB5 :1;
[; ;pic16f1708.h: 2017: unsigned LATB6 :1;
[; ;pic16f1708.h: 2018: unsigned LATB7 :1;
[; ;pic16f1708.h: 2019: };
[; ;pic16f1708.h: 2020: } LATBbits_t;
[; ;pic16f1708.h: 2021: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1708.h: 2045: extern volatile unsigned char LATC @ 0x10E;
"2047
[; ;pic16f1708.h: 2047: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1708.h: 2050: typedef union {
[; ;pic16f1708.h: 2051: struct {
[; ;pic16f1708.h: 2052: unsigned LATC0 :1;
[; ;pic16f1708.h: 2053: unsigned LATC1 :1;
[; ;pic16f1708.h: 2054: unsigned LATC2 :1;
[; ;pic16f1708.h: 2055: unsigned LATC3 :1;
[; ;pic16f1708.h: 2056: unsigned LATC4 :1;
[; ;pic16f1708.h: 2057: unsigned LATC5 :1;
[; ;pic16f1708.h: 2058: unsigned LATC6 :1;
[; ;pic16f1708.h: 2059: unsigned LATC7 :1;
[; ;pic16f1708.h: 2060: };
[; ;pic16f1708.h: 2061: } LATCbits_t;
[; ;pic16f1708.h: 2062: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1708.h: 2106: extern volatile unsigned char CM1CON0 @ 0x111;
"2108
[; ;pic16f1708.h: 2108: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1708.h: 2111: typedef union {
[; ;pic16f1708.h: 2112: struct {
[; ;pic16f1708.h: 2113: unsigned C1SYNC :1;
[; ;pic16f1708.h: 2114: unsigned C1HYS :1;
[; ;pic16f1708.h: 2115: unsigned C1SP :1;
[; ;pic16f1708.h: 2116: unsigned C1ZLF :1;
[; ;pic16f1708.h: 2117: unsigned C1POL :1;
[; ;pic16f1708.h: 2118: unsigned :1;
[; ;pic16f1708.h: 2119: unsigned C1OUT :1;
[; ;pic16f1708.h: 2120: unsigned C1ON :1;
[; ;pic16f1708.h: 2121: };
[; ;pic16f1708.h: 2122: } CM1CON0bits_t;
[; ;pic16f1708.h: 2123: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1708.h: 2162: extern volatile unsigned char CM1CON1 @ 0x112;
"2164
[; ;pic16f1708.h: 2164: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1708.h: 2167: typedef union {
[; ;pic16f1708.h: 2168: struct {
[; ;pic16f1708.h: 2169: unsigned C1NCH :3;
[; ;pic16f1708.h: 2170: unsigned C1PCH :3;
[; ;pic16f1708.h: 2171: unsigned C1INTN :1;
[; ;pic16f1708.h: 2172: unsigned C1INTP :1;
[; ;pic16f1708.h: 2173: };
[; ;pic16f1708.h: 2174: struct {
[; ;pic16f1708.h: 2175: unsigned C1NCH0 :1;
[; ;pic16f1708.h: 2176: unsigned C1NCH1 :1;
[; ;pic16f1708.h: 2177: unsigned C1NCH2 :1;
[; ;pic16f1708.h: 2178: unsigned C1PCH0 :1;
[; ;pic16f1708.h: 2179: unsigned C1PCH1 :1;
[; ;pic16f1708.h: 2180: unsigned C1PCH2 :1;
[; ;pic16f1708.h: 2181: };
[; ;pic16f1708.h: 2182: } CM1CON1bits_t;
[; ;pic16f1708.h: 2183: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1708.h: 2237: extern volatile unsigned char CM2CON0 @ 0x113;
"2239
[; ;pic16f1708.h: 2239: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1708.h: 2242: typedef union {
[; ;pic16f1708.h: 2243: struct {
[; ;pic16f1708.h: 2244: unsigned C2SYNC :1;
[; ;pic16f1708.h: 2245: unsigned C2HYS :1;
[; ;pic16f1708.h: 2246: unsigned C2SP :1;
[; ;pic16f1708.h: 2247: unsigned C2ZLF :1;
[; ;pic16f1708.h: 2248: unsigned C2POL :1;
[; ;pic16f1708.h: 2249: unsigned :1;
[; ;pic16f1708.h: 2250: unsigned C2OUT :1;
[; ;pic16f1708.h: 2251: unsigned C2ON :1;
[; ;pic16f1708.h: 2252: };
[; ;pic16f1708.h: 2253: } CM2CON0bits_t;
[; ;pic16f1708.h: 2254: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1708.h: 2293: extern volatile unsigned char CM2CON1 @ 0x114;
"2295
[; ;pic16f1708.h: 2295: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1708.h: 2298: typedef union {
[; ;pic16f1708.h: 2299: struct {
[; ;pic16f1708.h: 2300: unsigned C2NCH :3;
[; ;pic16f1708.h: 2301: unsigned C2PCH :3;
[; ;pic16f1708.h: 2302: unsigned C2INTN :1;
[; ;pic16f1708.h: 2303: unsigned C2INTP :1;
[; ;pic16f1708.h: 2304: };
[; ;pic16f1708.h: 2305: struct {
[; ;pic16f1708.h: 2306: unsigned C2NCH0 :1;
[; ;pic16f1708.h: 2307: unsigned C2NCH1 :1;
[; ;pic16f1708.h: 2308: unsigned C2NCH2 :1;
[; ;pic16f1708.h: 2309: unsigned C2PCH0 :1;
[; ;pic16f1708.h: 2310: unsigned C2PCH1 :1;
[; ;pic16f1708.h: 2311: unsigned C2PCH2 :1;
[; ;pic16f1708.h: 2312: };
[; ;pic16f1708.h: 2313: } CM2CON1bits_t;
[; ;pic16f1708.h: 2314: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1708.h: 2368: extern volatile unsigned char CMOUT @ 0x115;
"2370
[; ;pic16f1708.h: 2370: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1708.h: 2373: typedef union {
[; ;pic16f1708.h: 2374: struct {
[; ;pic16f1708.h: 2375: unsigned MC1OUT :1;
[; ;pic16f1708.h: 2376: unsigned MC2OUT :1;
[; ;pic16f1708.h: 2377: };
[; ;pic16f1708.h: 2378: } CMOUTbits_t;
[; ;pic16f1708.h: 2379: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1708.h: 2393: extern volatile unsigned char BORCON @ 0x116;
"2395
[; ;pic16f1708.h: 2395: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1708.h: 2398: typedef union {
[; ;pic16f1708.h: 2399: struct {
[; ;pic16f1708.h: 2400: unsigned BORRDY :1;
[; ;pic16f1708.h: 2401: unsigned :5;
[; ;pic16f1708.h: 2402: unsigned BORFS :1;
[; ;pic16f1708.h: 2403: unsigned SBOREN :1;
[; ;pic16f1708.h: 2404: };
[; ;pic16f1708.h: 2405: } BORCONbits_t;
[; ;pic16f1708.h: 2406: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1708.h: 2425: extern volatile unsigned char FVRCON @ 0x117;
"2427
[; ;pic16f1708.h: 2427: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1708.h: 2430: typedef union {
[; ;pic16f1708.h: 2431: struct {
[; ;pic16f1708.h: 2432: unsigned ADFVR :2;
[; ;pic16f1708.h: 2433: unsigned CDAFVR :2;
[; ;pic16f1708.h: 2434: unsigned TSRNG :1;
[; ;pic16f1708.h: 2435: unsigned TSEN :1;
[; ;pic16f1708.h: 2436: unsigned FVRRDY :1;
[; ;pic16f1708.h: 2437: unsigned FVREN :1;
[; ;pic16f1708.h: 2438: };
[; ;pic16f1708.h: 2439: struct {
[; ;pic16f1708.h: 2440: unsigned ADFVR0 :1;
[; ;pic16f1708.h: 2441: unsigned ADFVR1 :1;
[; ;pic16f1708.h: 2442: unsigned CDAFVR0 :1;
[; ;pic16f1708.h: 2443: unsigned CDAFVR1 :1;
[; ;pic16f1708.h: 2444: };
[; ;pic16f1708.h: 2445: } FVRCONbits_t;
[; ;pic16f1708.h: 2446: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1708.h: 2500: extern volatile unsigned char DAC1CON0 @ 0x118;
"2502
[; ;pic16f1708.h: 2502: asm("DAC1CON0 equ 0118h");
[; <" DAC1CON0 equ 0118h ;# ">
[; ;pic16f1708.h: 2505: typedef union {
[; ;pic16f1708.h: 2506: struct {
[; ;pic16f1708.h: 2507: unsigned DAC1NSS :1;
[; ;pic16f1708.h: 2508: unsigned :1;
[; ;pic16f1708.h: 2509: unsigned DAC1PSS :2;
[; ;pic16f1708.h: 2510: unsigned DAC1OE2 :1;
[; ;pic16f1708.h: 2511: unsigned DAC1OE1 :1;
[; ;pic16f1708.h: 2512: unsigned :1;
[; ;pic16f1708.h: 2513: unsigned DAC1EN :1;
[; ;pic16f1708.h: 2514: };
[; ;pic16f1708.h: 2515: struct {
[; ;pic16f1708.h: 2516: unsigned :2;
[; ;pic16f1708.h: 2517: unsigned DAC1PSS0 :1;
[; ;pic16f1708.h: 2518: unsigned DAC1PSS1 :1;
[; ;pic16f1708.h: 2519: };
[; ;pic16f1708.h: 2520: struct {
[; ;pic16f1708.h: 2521: unsigned DACNSS :1;
[; ;pic16f1708.h: 2522: unsigned :1;
[; ;pic16f1708.h: 2523: unsigned DACPSS :2;
[; ;pic16f1708.h: 2524: unsigned DACOE0 :1;
[; ;pic16f1708.h: 2525: unsigned DACOE1 :1;
[; ;pic16f1708.h: 2526: unsigned :1;
[; ;pic16f1708.h: 2527: unsigned DACEN :1;
[; ;pic16f1708.h: 2528: };
[; ;pic16f1708.h: 2529: struct {
[; ;pic16f1708.h: 2530: unsigned :2;
[; ;pic16f1708.h: 2531: unsigned DACPSS0 :1;
[; ;pic16f1708.h: 2532: unsigned DACPSS1 :1;
[; ;pic16f1708.h: 2533: };
[; ;pic16f1708.h: 2534: } DAC1CON0bits_t;
[; ;pic16f1708.h: 2535: extern volatile DAC1CON0bits_t DAC1CON0bits @ 0x118;
[; ;pic16f1708.h: 2609: extern volatile unsigned char DAC1CON1 @ 0x119;
"2611
[; ;pic16f1708.h: 2611: asm("DAC1CON1 equ 0119h");
[; <" DAC1CON1 equ 0119h ;# ">
[; ;pic16f1708.h: 2614: typedef union {
[; ;pic16f1708.h: 2615: struct {
[; ;pic16f1708.h: 2616: unsigned DAC1R :8;
[; ;pic16f1708.h: 2617: };
[; ;pic16f1708.h: 2618: struct {
[; ;pic16f1708.h: 2619: unsigned DAC1R0 :1;
[; ;pic16f1708.h: 2620: unsigned DAC1R1 :1;
[; ;pic16f1708.h: 2621: unsigned DAC1R2 :1;
[; ;pic16f1708.h: 2622: unsigned DAC1R3 :1;
[; ;pic16f1708.h: 2623: unsigned DAC1R4 :1;
[; ;pic16f1708.h: 2624: unsigned DAC1R5 :1;
[; ;pic16f1708.h: 2625: unsigned DAC1R6 :1;
[; ;pic16f1708.h: 2626: unsigned DAC1R7 :1;
[; ;pic16f1708.h: 2627: };
[; ;pic16f1708.h: 2628: struct {
[; ;pic16f1708.h: 2629: unsigned DACR0 :1;
[; ;pic16f1708.h: 2630: unsigned DACR1 :1;
[; ;pic16f1708.h: 2631: unsigned DACR2 :1;
[; ;pic16f1708.h: 2632: unsigned DACR3 :1;
[; ;pic16f1708.h: 2633: unsigned DACR4 :1;
[; ;pic16f1708.h: 2634: unsigned DACR5 :1;
[; ;pic16f1708.h: 2635: unsigned DACR6 :1;
[; ;pic16f1708.h: 2636: unsigned DACR7 :1;
[; ;pic16f1708.h: 2637: };
[; ;pic16f1708.h: 2638: } DAC1CON1bits_t;
[; ;pic16f1708.h: 2639: extern volatile DAC1CON1bits_t DAC1CON1bits @ 0x119;
[; ;pic16f1708.h: 2728: extern volatile unsigned char ZCD1CON @ 0x11C;
"2730
[; ;pic16f1708.h: 2730: asm("ZCD1CON equ 011Ch");
[; <" ZCD1CON equ 011Ch ;# ">
[; ;pic16f1708.h: 2733: typedef union {
[; ;pic16f1708.h: 2734: struct {
[; ;pic16f1708.h: 2735: unsigned ZCD1INTN :1;
[; ;pic16f1708.h: 2736: unsigned ZCD1INTP :1;
[; ;pic16f1708.h: 2737: unsigned :2;
[; ;pic16f1708.h: 2738: unsigned ZCD1POL :1;
[; ;pic16f1708.h: 2739: unsigned ZCD1OUT :1;
[; ;pic16f1708.h: 2740: unsigned :1;
[; ;pic16f1708.h: 2741: unsigned ZCD1EN :1;
[; ;pic16f1708.h: 2742: };
[; ;pic16f1708.h: 2743: } ZCD1CONbits_t;
[; ;pic16f1708.h: 2744: extern volatile ZCD1CONbits_t ZCD1CONbits @ 0x11C;
[; ;pic16f1708.h: 2773: extern volatile unsigned char ANSELA @ 0x18C;
"2775
[; ;pic16f1708.h: 2775: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1708.h: 2778: typedef union {
[; ;pic16f1708.h: 2779: struct {
[; ;pic16f1708.h: 2780: unsigned ANSA0 :1;
[; ;pic16f1708.h: 2781: unsigned ANSA1 :1;
[; ;pic16f1708.h: 2782: unsigned ANSA2 :1;
[; ;pic16f1708.h: 2783: unsigned :1;
[; ;pic16f1708.h: 2784: unsigned ANSA4 :1;
[; ;pic16f1708.h: 2785: unsigned ANS5 :1;
[; ;pic16f1708.h: 2786: };
[; ;pic16f1708.h: 2787: } ANSELAbits_t;
[; ;pic16f1708.h: 2788: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1708.h: 2817: extern volatile unsigned char ANSELB @ 0x18D;
"2819
[; ;pic16f1708.h: 2819: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1708.h: 2822: typedef union {
[; ;pic16f1708.h: 2823: struct {
[; ;pic16f1708.h: 2824: unsigned :4;
[; ;pic16f1708.h: 2825: unsigned ANSB4 :1;
[; ;pic16f1708.h: 2826: unsigned ANSB5 :1;
[; ;pic16f1708.h: 2827: unsigned ANSB6 :1;
[; ;pic16f1708.h: 2828: unsigned ANSB7 :1;
[; ;pic16f1708.h: 2829: };
[; ;pic16f1708.h: 2830: } ANSELBbits_t;
[; ;pic16f1708.h: 2831: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1708.h: 2855: extern volatile unsigned char ANSELC @ 0x18E;
"2857
[; ;pic16f1708.h: 2857: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1708.h: 2860: typedef union {
[; ;pic16f1708.h: 2861: struct {
[; ;pic16f1708.h: 2862: unsigned ANSC0 :1;
[; ;pic16f1708.h: 2863: unsigned ANSC1 :1;
[; ;pic16f1708.h: 2864: unsigned ANSC2 :1;
[; ;pic16f1708.h: 2865: unsigned ANSC3 :1;
[; ;pic16f1708.h: 2866: unsigned :2;
[; ;pic16f1708.h: 2867: unsigned ANSC6 :1;
[; ;pic16f1708.h: 2868: unsigned ANSC7 :1;
[; ;pic16f1708.h: 2869: };
[; ;pic16f1708.h: 2870: } ANSELCbits_t;
[; ;pic16f1708.h: 2871: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1708.h: 2905: extern volatile unsigned short PMADR @ 0x191;
"2907
[; ;pic16f1708.h: 2907: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1708.h: 2911: extern volatile unsigned char PMADRL @ 0x191;
"2913
[; ;pic16f1708.h: 2913: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1708.h: 2916: typedef union {
[; ;pic16f1708.h: 2917: struct {
[; ;pic16f1708.h: 2918: unsigned PMADRL :8;
[; ;pic16f1708.h: 2919: };
[; ;pic16f1708.h: 2920: } PMADRLbits_t;
[; ;pic16f1708.h: 2921: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1708.h: 2930: extern volatile unsigned char PMADRH @ 0x192;
"2932
[; ;pic16f1708.h: 2932: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1708.h: 2935: typedef union {
[; ;pic16f1708.h: 2936: struct {
[; ;pic16f1708.h: 2937: unsigned PMADRH :7;
[; ;pic16f1708.h: 2938: };
[; ;pic16f1708.h: 2939: } PMADRHbits_t;
[; ;pic16f1708.h: 2940: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1708.h: 2949: extern volatile unsigned short PMDAT @ 0x193;
"2951
[; ;pic16f1708.h: 2951: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1708.h: 2955: extern volatile unsigned char PMDATL @ 0x193;
"2957
[; ;pic16f1708.h: 2957: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1708.h: 2960: typedef union {
[; ;pic16f1708.h: 2961: struct {
[; ;pic16f1708.h: 2962: unsigned PMDATL :8;
[; ;pic16f1708.h: 2963: };
[; ;pic16f1708.h: 2964: } PMDATLbits_t;
[; ;pic16f1708.h: 2965: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1708.h: 2974: extern volatile unsigned char PMDATH @ 0x194;
"2976
[; ;pic16f1708.h: 2976: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1708.h: 2979: typedef union {
[; ;pic16f1708.h: 2980: struct {
[; ;pic16f1708.h: 2981: unsigned PMDATH :6;
[; ;pic16f1708.h: 2982: };
[; ;pic16f1708.h: 2983: } PMDATHbits_t;
[; ;pic16f1708.h: 2984: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1708.h: 2993: extern volatile unsigned char PMCON1 @ 0x195;
"2995
[; ;pic16f1708.h: 2995: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1708.h: 2998: typedef union {
[; ;pic16f1708.h: 2999: struct {
[; ;pic16f1708.h: 3000: unsigned RD :1;
[; ;pic16f1708.h: 3001: unsigned WR :1;
[; ;pic16f1708.h: 3002: unsigned WREN :1;
[; ;pic16f1708.h: 3003: unsigned WRERR :1;
[; ;pic16f1708.h: 3004: unsigned FREE :1;
[; ;pic16f1708.h: 3005: unsigned LWLO :1;
[; ;pic16f1708.h: 3006: unsigned CFGS :1;
[; ;pic16f1708.h: 3007: };
[; ;pic16f1708.h: 3008: } PMCON1bits_t;
[; ;pic16f1708.h: 3009: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1708.h: 3048: extern volatile unsigned char PMCON2 @ 0x196;
"3050
[; ;pic16f1708.h: 3050: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1708.h: 3053: typedef union {
[; ;pic16f1708.h: 3054: struct {
[; ;pic16f1708.h: 3055: unsigned PMCON2 :8;
[; ;pic16f1708.h: 3056: };
[; ;pic16f1708.h: 3057: } PMCON2bits_t;
[; ;pic16f1708.h: 3058: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1708.h: 3067: extern volatile unsigned char VREGCON @ 0x197;
"3069
[; ;pic16f1708.h: 3069: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1708.h: 3072: typedef union {
[; ;pic16f1708.h: 3073: struct {
[; ;pic16f1708.h: 3074: unsigned :1;
[; ;pic16f1708.h: 3075: unsigned VREGPM :1;
[; ;pic16f1708.h: 3076: };
[; ;pic16f1708.h: 3077: } VREGCONbits_t;
[; ;pic16f1708.h: 3078: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1708.h: 3087: extern volatile unsigned char RC1REG @ 0x199;
"3089
[; ;pic16f1708.h: 3089: asm("RC1REG equ 0199h");
[; <" RC1REG equ 0199h ;# ">
[; ;pic16f1708.h: 3092: extern volatile unsigned char RCREG @ 0x199;
"3094
[; ;pic16f1708.h: 3094: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1708.h: 3096: extern volatile unsigned char RCREG1 @ 0x199;
"3098
[; ;pic16f1708.h: 3098: asm("RCREG1 equ 0199h");
[; <" RCREG1 equ 0199h ;# ">
[; ;pic16f1708.h: 3101: typedef union {
[; ;pic16f1708.h: 3102: struct {
[; ;pic16f1708.h: 3103: unsigned RC1REG :8;
[; ;pic16f1708.h: 3104: };
[; ;pic16f1708.h: 3105: } RC1REGbits_t;
[; ;pic16f1708.h: 3106: extern volatile RC1REGbits_t RC1REGbits @ 0x199;
[; ;pic16f1708.h: 3114: typedef union {
[; ;pic16f1708.h: 3115: struct {
[; ;pic16f1708.h: 3116: unsigned RC1REG :8;
[; ;pic16f1708.h: 3117: };
[; ;pic16f1708.h: 3118: } RCREGbits_t;
[; ;pic16f1708.h: 3119: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1708.h: 3126: typedef union {
[; ;pic16f1708.h: 3127: struct {
[; ;pic16f1708.h: 3128: unsigned RC1REG :8;
[; ;pic16f1708.h: 3129: };
[; ;pic16f1708.h: 3130: } RCREG1bits_t;
[; ;pic16f1708.h: 3131: extern volatile RCREG1bits_t RCREG1bits @ 0x199;
[; ;pic16f1708.h: 3140: extern volatile unsigned char TX1REG @ 0x19A;
"3142
[; ;pic16f1708.h: 3142: asm("TX1REG equ 019Ah");
[; <" TX1REG equ 019Ah ;# ">
[; ;pic16f1708.h: 3145: extern volatile unsigned char TXREG1 @ 0x19A;
"3147
[; ;pic16f1708.h: 3147: asm("TXREG1 equ 019Ah");
[; <" TXREG1 equ 019Ah ;# ">
[; ;pic16f1708.h: 3149: extern volatile unsigned char TXREG @ 0x19A;
"3151
[; ;pic16f1708.h: 3151: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1708.h: 3154: typedef union {
[; ;pic16f1708.h: 3155: struct {
[; ;pic16f1708.h: 3156: unsigned TX1REG :8;
[; ;pic16f1708.h: 3157: };
[; ;pic16f1708.h: 3158: } TX1REGbits_t;
[; ;pic16f1708.h: 3159: extern volatile TX1REGbits_t TX1REGbits @ 0x19A;
[; ;pic16f1708.h: 3167: typedef union {
[; ;pic16f1708.h: 3168: struct {
[; ;pic16f1708.h: 3169: unsigned TX1REG :8;
[; ;pic16f1708.h: 3170: };
[; ;pic16f1708.h: 3171: } TXREG1bits_t;
[; ;pic16f1708.h: 3172: extern volatile TXREG1bits_t TXREG1bits @ 0x19A;
[; ;pic16f1708.h: 3179: typedef union {
[; ;pic16f1708.h: 3180: struct {
[; ;pic16f1708.h: 3181: unsigned TX1REG :8;
[; ;pic16f1708.h: 3182: };
[; ;pic16f1708.h: 3183: } TXREGbits_t;
[; ;pic16f1708.h: 3184: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1708.h: 3193: extern volatile unsigned short SP1BRG @ 0x19B;
"3195
[; ;pic16f1708.h: 3195: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1708.h: 3199: extern volatile unsigned char SP1BRGL @ 0x19B;
"3201
[; ;pic16f1708.h: 3201: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1708.h: 3204: extern volatile unsigned char SPBRG @ 0x19B;
"3206
[; ;pic16f1708.h: 3206: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1708.h: 3208: extern volatile unsigned char SPBRG1 @ 0x19B;
"3210
[; ;pic16f1708.h: 3210: asm("SPBRG1 equ 019Bh");
[; <" SPBRG1 equ 019Bh ;# ">
[; ;pic16f1708.h: 3212: extern volatile unsigned char SPBRGL @ 0x19B;
"3214
[; ;pic16f1708.h: 3214: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1708.h: 3217: typedef union {
[; ;pic16f1708.h: 3218: struct {
[; ;pic16f1708.h: 3219: unsigned SP1BRGL :8;
[; ;pic16f1708.h: 3220: };
[; ;pic16f1708.h: 3221: } SP1BRGLbits_t;
[; ;pic16f1708.h: 3222: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1708.h: 3230: typedef union {
[; ;pic16f1708.h: 3231: struct {
[; ;pic16f1708.h: 3232: unsigned SP1BRGL :8;
[; ;pic16f1708.h: 3233: };
[; ;pic16f1708.h: 3234: } SPBRGbits_t;
[; ;pic16f1708.h: 3235: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1708.h: 3242: typedef union {
[; ;pic16f1708.h: 3243: struct {
[; ;pic16f1708.h: 3244: unsigned SP1BRGL :8;
[; ;pic16f1708.h: 3245: };
[; ;pic16f1708.h: 3246: } SPBRG1bits_t;
[; ;pic16f1708.h: 3247: extern volatile SPBRG1bits_t SPBRG1bits @ 0x19B;
[; ;pic16f1708.h: 3254: typedef union {
[; ;pic16f1708.h: 3255: struct {
[; ;pic16f1708.h: 3256: unsigned SP1BRGL :8;
[; ;pic16f1708.h: 3257: };
[; ;pic16f1708.h: 3258: } SPBRGLbits_t;
[; ;pic16f1708.h: 3259: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1708.h: 3268: extern volatile unsigned char SP1BRGH @ 0x19C;
"3270
[; ;pic16f1708.h: 3270: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1708.h: 3273: extern volatile unsigned char SPBRGH @ 0x19C;
"3275
[; ;pic16f1708.h: 3275: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1708.h: 3277: extern volatile unsigned char SPBRGH1 @ 0x19C;
"3279
[; ;pic16f1708.h: 3279: asm("SPBRGH1 equ 019Ch");
[; <" SPBRGH1 equ 019Ch ;# ">
[; ;pic16f1708.h: 3282: typedef union {
[; ;pic16f1708.h: 3283: struct {
[; ;pic16f1708.h: 3284: unsigned SP1BRGH :8;
[; ;pic16f1708.h: 3285: };
[; ;pic16f1708.h: 3286: } SP1BRGHbits_t;
[; ;pic16f1708.h: 3287: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1708.h: 3295: typedef union {
[; ;pic16f1708.h: 3296: struct {
[; ;pic16f1708.h: 3297: unsigned SP1BRGH :8;
[; ;pic16f1708.h: 3298: };
[; ;pic16f1708.h: 3299: } SPBRGHbits_t;
[; ;pic16f1708.h: 3300: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1708.h: 3307: typedef union {
[; ;pic16f1708.h: 3308: struct {
[; ;pic16f1708.h: 3309: unsigned SP1BRGH :8;
[; ;pic16f1708.h: 3310: };
[; ;pic16f1708.h: 3311: } SPBRGH1bits_t;
[; ;pic16f1708.h: 3312: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0x19C;
[; ;pic16f1708.h: 3321: extern volatile unsigned char RC1STA @ 0x19D;
"3323
[; ;pic16f1708.h: 3323: asm("RC1STA equ 019Dh");
[; <" RC1STA equ 019Dh ;# ">
[; ;pic16f1708.h: 3326: extern volatile unsigned char RCSTA1 @ 0x19D;
"3328
[; ;pic16f1708.h: 3328: asm("RCSTA1 equ 019Dh");
[; <" RCSTA1 equ 019Dh ;# ">
[; ;pic16f1708.h: 3330: extern volatile unsigned char RCSTA @ 0x19D;
"3332
[; ;pic16f1708.h: 3332: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1708.h: 3335: typedef union {
[; ;pic16f1708.h: 3336: struct {
[; ;pic16f1708.h: 3337: unsigned RX9D :1;
[; ;pic16f1708.h: 3338: unsigned OERR :1;
[; ;pic16f1708.h: 3339: unsigned FERR :1;
[; ;pic16f1708.h: 3340: unsigned ADDEN :1;
[; ;pic16f1708.h: 3341: unsigned CREN :1;
[; ;pic16f1708.h: 3342: unsigned SREN :1;
[; ;pic16f1708.h: 3343: unsigned RX9 :1;
[; ;pic16f1708.h: 3344: unsigned SPEN :1;
[; ;pic16f1708.h: 3345: };
[; ;pic16f1708.h: 3346: } RC1STAbits_t;
[; ;pic16f1708.h: 3347: extern volatile RC1STAbits_t RC1STAbits @ 0x19D;
[; ;pic16f1708.h: 3390: typedef union {
[; ;pic16f1708.h: 3391: struct {
[; ;pic16f1708.h: 3392: unsigned RX9D :1;
[; ;pic16f1708.h: 3393: unsigned OERR :1;
[; ;pic16f1708.h: 3394: unsigned FERR :1;
[; ;pic16f1708.h: 3395: unsigned ADDEN :1;
[; ;pic16f1708.h: 3396: unsigned CREN :1;
[; ;pic16f1708.h: 3397: unsigned SREN :1;
[; ;pic16f1708.h: 3398: unsigned RX9 :1;
[; ;pic16f1708.h: 3399: unsigned SPEN :1;
[; ;pic16f1708.h: 3400: };
[; ;pic16f1708.h: 3401: } RCSTA1bits_t;
[; ;pic16f1708.h: 3402: extern volatile RCSTA1bits_t RCSTA1bits @ 0x19D;
[; ;pic16f1708.h: 3444: typedef union {
[; ;pic16f1708.h: 3445: struct {
[; ;pic16f1708.h: 3446: unsigned RX9D :1;
[; ;pic16f1708.h: 3447: unsigned OERR :1;
[; ;pic16f1708.h: 3448: unsigned FERR :1;
[; ;pic16f1708.h: 3449: unsigned ADDEN :1;
[; ;pic16f1708.h: 3450: unsigned CREN :1;
[; ;pic16f1708.h: 3451: unsigned SREN :1;
[; ;pic16f1708.h: 3452: unsigned RX9 :1;
[; ;pic16f1708.h: 3453: unsigned SPEN :1;
[; ;pic16f1708.h: 3454: };
[; ;pic16f1708.h: 3455: } RCSTAbits_t;
[; ;pic16f1708.h: 3456: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1708.h: 3500: extern volatile unsigned char TX1STA @ 0x19E;
"3502
[; ;pic16f1708.h: 3502: asm("TX1STA equ 019Eh");
[; <" TX1STA equ 019Eh ;# ">
[; ;pic16f1708.h: 3505: extern volatile unsigned char TXSTA1 @ 0x19E;
"3507
[; ;pic16f1708.h: 3507: asm("TXSTA1 equ 019Eh");
[; <" TXSTA1 equ 019Eh ;# ">
[; ;pic16f1708.h: 3509: extern volatile unsigned char TXSTA @ 0x19E;
"3511
[; ;pic16f1708.h: 3511: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1708.h: 3514: typedef union {
[; ;pic16f1708.h: 3515: struct {
[; ;pic16f1708.h: 3516: unsigned TX9D :1;
[; ;pic16f1708.h: 3517: unsigned TRMT :1;
[; ;pic16f1708.h: 3518: unsigned BRGH :1;
[; ;pic16f1708.h: 3519: unsigned SENDB :1;
[; ;pic16f1708.h: 3520: unsigned SYNC :1;
[; ;pic16f1708.h: 3521: unsigned TXEN :1;
[; ;pic16f1708.h: 3522: unsigned TX9 :1;
[; ;pic16f1708.h: 3523: unsigned CSRC :1;
[; ;pic16f1708.h: 3524: };
[; ;pic16f1708.h: 3525: } TX1STAbits_t;
[; ;pic16f1708.h: 3526: extern volatile TX1STAbits_t TX1STAbits @ 0x19E;
[; ;pic16f1708.h: 3569: typedef union {
[; ;pic16f1708.h: 3570: struct {
[; ;pic16f1708.h: 3571: unsigned TX9D :1;
[; ;pic16f1708.h: 3572: unsigned TRMT :1;
[; ;pic16f1708.h: 3573: unsigned BRGH :1;
[; ;pic16f1708.h: 3574: unsigned SENDB :1;
[; ;pic16f1708.h: 3575: unsigned SYNC :1;
[; ;pic16f1708.h: 3576: unsigned TXEN :1;
[; ;pic16f1708.h: 3577: unsigned TX9 :1;
[; ;pic16f1708.h: 3578: unsigned CSRC :1;
[; ;pic16f1708.h: 3579: };
[; ;pic16f1708.h: 3580: } TXSTA1bits_t;
[; ;pic16f1708.h: 3581: extern volatile TXSTA1bits_t TXSTA1bits @ 0x19E;
[; ;pic16f1708.h: 3623: typedef union {
[; ;pic16f1708.h: 3624: struct {
[; ;pic16f1708.h: 3625: unsigned TX9D :1;
[; ;pic16f1708.h: 3626: unsigned TRMT :1;
[; ;pic16f1708.h: 3627: unsigned BRGH :1;
[; ;pic16f1708.h: 3628: unsigned SENDB :1;
[; ;pic16f1708.h: 3629: unsigned SYNC :1;
[; ;pic16f1708.h: 3630: unsigned TXEN :1;
[; ;pic16f1708.h: 3631: unsigned TX9 :1;
[; ;pic16f1708.h: 3632: unsigned CSRC :1;
[; ;pic16f1708.h: 3633: };
[; ;pic16f1708.h: 3634: } TXSTAbits_t;
[; ;pic16f1708.h: 3635: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1708.h: 3679: extern volatile unsigned char BAUD1CON @ 0x19F;
"3681
[; ;pic16f1708.h: 3681: asm("BAUD1CON equ 019Fh");
[; <" BAUD1CON equ 019Fh ;# ">
[; ;pic16f1708.h: 3684: extern volatile unsigned char BAUDCON1 @ 0x19F;
"3686
[; ;pic16f1708.h: 3686: asm("BAUDCON1 equ 019Fh");
[; <" BAUDCON1 equ 019Fh ;# ">
[; ;pic16f1708.h: 3688: extern volatile unsigned char BAUDCTL1 @ 0x19F;
"3690
[; ;pic16f1708.h: 3690: asm("BAUDCTL1 equ 019Fh");
[; <" BAUDCTL1 equ 019Fh ;# ">
[; ;pic16f1708.h: 3692: extern volatile unsigned char BAUDCON @ 0x19F;
"3694
[; ;pic16f1708.h: 3694: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1708.h: 3696: extern volatile unsigned char BAUDCTL @ 0x19F;
"3698
[; ;pic16f1708.h: 3698: asm("BAUDCTL equ 019Fh");
[; <" BAUDCTL equ 019Fh ;# ">
[; ;pic16f1708.h: 3701: typedef union {
[; ;pic16f1708.h: 3702: struct {
[; ;pic16f1708.h: 3703: unsigned ABDEN :1;
[; ;pic16f1708.h: 3704: unsigned WUE :1;
[; ;pic16f1708.h: 3705: unsigned :1;
[; ;pic16f1708.h: 3706: unsigned BRG16 :1;
[; ;pic16f1708.h: 3707: unsigned SCKP :1;
[; ;pic16f1708.h: 3708: unsigned :1;
[; ;pic16f1708.h: 3709: unsigned RCIDL :1;
[; ;pic16f1708.h: 3710: unsigned ABDOVF :1;
[; ;pic16f1708.h: 3711: };
[; ;pic16f1708.h: 3712: } BAUD1CONbits_t;
[; ;pic16f1708.h: 3713: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0x19F;
[; ;pic16f1708.h: 3746: typedef union {
[; ;pic16f1708.h: 3747: struct {
[; ;pic16f1708.h: 3748: unsigned ABDEN :1;
[; ;pic16f1708.h: 3749: unsigned WUE :1;
[; ;pic16f1708.h: 3750: unsigned :1;
[; ;pic16f1708.h: 3751: unsigned BRG16 :1;
[; ;pic16f1708.h: 3752: unsigned SCKP :1;
[; ;pic16f1708.h: 3753: unsigned :1;
[; ;pic16f1708.h: 3754: unsigned RCIDL :1;
[; ;pic16f1708.h: 3755: unsigned ABDOVF :1;
[; ;pic16f1708.h: 3756: };
[; ;pic16f1708.h: 3757: } BAUDCON1bits_t;
[; ;pic16f1708.h: 3758: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0x19F;
[; ;pic16f1708.h: 3790: typedef union {
[; ;pic16f1708.h: 3791: struct {
[; ;pic16f1708.h: 3792: unsigned ABDEN :1;
[; ;pic16f1708.h: 3793: unsigned WUE :1;
[; ;pic16f1708.h: 3794: unsigned :1;
[; ;pic16f1708.h: 3795: unsigned BRG16 :1;
[; ;pic16f1708.h: 3796: unsigned SCKP :1;
[; ;pic16f1708.h: 3797: unsigned :1;
[; ;pic16f1708.h: 3798: unsigned RCIDL :1;
[; ;pic16f1708.h: 3799: unsigned ABDOVF :1;
[; ;pic16f1708.h: 3800: };
[; ;pic16f1708.h: 3801: } BAUDCTL1bits_t;
[; ;pic16f1708.h: 3802: extern volatile BAUDCTL1bits_t BAUDCTL1bits @ 0x19F;
[; ;pic16f1708.h: 3834: typedef union {
[; ;pic16f1708.h: 3835: struct {
[; ;pic16f1708.h: 3836: unsigned ABDEN :1;
[; ;pic16f1708.h: 3837: unsigned WUE :1;
[; ;pic16f1708.h: 3838: unsigned :1;
[; ;pic16f1708.h: 3839: unsigned BRG16 :1;
[; ;pic16f1708.h: 3840: unsigned SCKP :1;
[; ;pic16f1708.h: 3841: unsigned :1;
[; ;pic16f1708.h: 3842: unsigned RCIDL :1;
[; ;pic16f1708.h: 3843: unsigned ABDOVF :1;
[; ;pic16f1708.h: 3844: };
[; ;pic16f1708.h: 3845: } BAUDCONbits_t;
[; ;pic16f1708.h: 3846: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1708.h: 3878: typedef union {
[; ;pic16f1708.h: 3879: struct {
[; ;pic16f1708.h: 3880: unsigned ABDEN :1;
[; ;pic16f1708.h: 3881: unsigned WUE :1;
[; ;pic16f1708.h: 3882: unsigned :1;
[; ;pic16f1708.h: 3883: unsigned BRG16 :1;
[; ;pic16f1708.h: 3884: unsigned SCKP :1;
[; ;pic16f1708.h: 3885: unsigned :1;
[; ;pic16f1708.h: 3886: unsigned RCIDL :1;
[; ;pic16f1708.h: 3887: unsigned ABDOVF :1;
[; ;pic16f1708.h: 3888: };
[; ;pic16f1708.h: 3889: } BAUDCTLbits_t;
[; ;pic16f1708.h: 3890: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0x19F;
[; ;pic16f1708.h: 3924: extern volatile unsigned char WPUA @ 0x20C;
"3926
[; ;pic16f1708.h: 3926: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1708.h: 3929: typedef union {
[; ;pic16f1708.h: 3930: struct {
[; ;pic16f1708.h: 3931: unsigned WPUA0 :1;
[; ;pic16f1708.h: 3932: unsigned WPUA1 :1;
[; ;pic16f1708.h: 3933: unsigned WPUA2 :1;
[; ;pic16f1708.h: 3934: unsigned WPUA3 :1;
[; ;pic16f1708.h: 3935: unsigned WPUA4 :1;
[; ;pic16f1708.h: 3936: unsigned WPUA5 :1;
[; ;pic16f1708.h: 3937: };
[; ;pic16f1708.h: 3938: } WPUAbits_t;
[; ;pic16f1708.h: 3939: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1708.h: 3973: extern volatile unsigned char WPUB @ 0x20D;
"3975
[; ;pic16f1708.h: 3975: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1708.h: 3978: typedef union {
[; ;pic16f1708.h: 3979: struct {
[; ;pic16f1708.h: 3980: unsigned :4;
[; ;pic16f1708.h: 3981: unsigned WPUB4 :1;
[; ;pic16f1708.h: 3982: unsigned WPUB5 :1;
[; ;pic16f1708.h: 3983: unsigned WPUB6 :1;
[; ;pic16f1708.h: 3984: unsigned WPUB7 :1;
[; ;pic16f1708.h: 3985: };
[; ;pic16f1708.h: 3986: } WPUBbits_t;
[; ;pic16f1708.h: 3987: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1708.h: 4011: extern volatile unsigned char WPUC @ 0x20E;
"4013
[; ;pic16f1708.h: 4013: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16f1708.h: 4016: typedef union {
[; ;pic16f1708.h: 4017: struct {
[; ;pic16f1708.h: 4018: unsigned WPUC0 :1;
[; ;pic16f1708.h: 4019: unsigned WPUC1 :1;
[; ;pic16f1708.h: 4020: unsigned WPUC2 :1;
[; ;pic16f1708.h: 4021: unsigned WPUC3 :1;
[; ;pic16f1708.h: 4022: unsigned WPUC4 :1;
[; ;pic16f1708.h: 4023: unsigned WPUC5 :1;
[; ;pic16f1708.h: 4024: unsigned WPUC6 :1;
[; ;pic16f1708.h: 4025: unsigned WPUC7 :1;
[; ;pic16f1708.h: 4026: };
[; ;pic16f1708.h: 4027: } WPUCbits_t;
[; ;pic16f1708.h: 4028: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16f1708.h: 4072: extern volatile unsigned char SSP1BUF @ 0x211;
"4074
[; ;pic16f1708.h: 4074: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1708.h: 4077: extern volatile unsigned char SSPBUF @ 0x211;
"4079
[; ;pic16f1708.h: 4079: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1708.h: 4082: typedef union {
[; ;pic16f1708.h: 4083: struct {
[; ;pic16f1708.h: 4084: unsigned SSP1BUF0 :1;
[; ;pic16f1708.h: 4085: unsigned SSP1BUF1 :1;
[; ;pic16f1708.h: 4086: unsigned SSP1BUF2 :1;
[; ;pic16f1708.h: 4087: unsigned SSP1BUF3 :1;
[; ;pic16f1708.h: 4088: unsigned SSP1BUF4 :1;
[; ;pic16f1708.h: 4089: unsigned SSP1BUF5 :1;
[; ;pic16f1708.h: 4090: unsigned SSP1BUF6 :1;
[; ;pic16f1708.h: 4091: unsigned SSP1BUF7 :1;
[; ;pic16f1708.h: 4092: };
[; ;pic16f1708.h: 4093: struct {
[; ;pic16f1708.h: 4094: unsigned BUF :8;
[; ;pic16f1708.h: 4095: };
[; ;pic16f1708.h: 4096: struct {
[; ;pic16f1708.h: 4097: unsigned BUF0 :1;
[; ;pic16f1708.h: 4098: unsigned BUF1 :1;
[; ;pic16f1708.h: 4099: unsigned BUF2 :1;
[; ;pic16f1708.h: 4100: unsigned BUF3 :1;
[; ;pic16f1708.h: 4101: unsigned BUF4 :1;
[; ;pic16f1708.h: 4102: unsigned BUF5 :1;
[; ;pic16f1708.h: 4103: unsigned BUF6 :1;
[; ;pic16f1708.h: 4104: unsigned BUF7 :1;
[; ;pic16f1708.h: 4105: };
[; ;pic16f1708.h: 4106: struct {
[; ;pic16f1708.h: 4107: unsigned SSP1BUF :8;
[; ;pic16f1708.h: 4108: };
[; ;pic16f1708.h: 4109: } SSP1BUFbits_t;
[; ;pic16f1708.h: 4110: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1708.h: 4203: typedef union {
[; ;pic16f1708.h: 4204: struct {
[; ;pic16f1708.h: 4205: unsigned SSP1BUF0 :1;
[; ;pic16f1708.h: 4206: unsigned SSP1BUF1 :1;
[; ;pic16f1708.h: 4207: unsigned SSP1BUF2 :1;
[; ;pic16f1708.h: 4208: unsigned SSP1BUF3 :1;
[; ;pic16f1708.h: 4209: unsigned SSP1BUF4 :1;
[; ;pic16f1708.h: 4210: unsigned SSP1BUF5 :1;
[; ;pic16f1708.h: 4211: unsigned SSP1BUF6 :1;
[; ;pic16f1708.h: 4212: unsigned SSP1BUF7 :1;
[; ;pic16f1708.h: 4213: };
[; ;pic16f1708.h: 4214: struct {
[; ;pic16f1708.h: 4215: unsigned BUF :8;
[; ;pic16f1708.h: 4216: };
[; ;pic16f1708.h: 4217: struct {
[; ;pic16f1708.h: 4218: unsigned BUF0 :1;
[; ;pic16f1708.h: 4219: unsigned BUF1 :1;
[; ;pic16f1708.h: 4220: unsigned BUF2 :1;
[; ;pic16f1708.h: 4221: unsigned BUF3 :1;
[; ;pic16f1708.h: 4222: unsigned BUF4 :1;
[; ;pic16f1708.h: 4223: unsigned BUF5 :1;
[; ;pic16f1708.h: 4224: unsigned BUF6 :1;
[; ;pic16f1708.h: 4225: unsigned BUF7 :1;
[; ;pic16f1708.h: 4226: };
[; ;pic16f1708.h: 4227: struct {
[; ;pic16f1708.h: 4228: unsigned SSP1BUF :8;
[; ;pic16f1708.h: 4229: };
[; ;pic16f1708.h: 4230: } SSPBUFbits_t;
[; ;pic16f1708.h: 4231: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1708.h: 4325: extern volatile unsigned char SSP1ADD @ 0x212;
"4327
[; ;pic16f1708.h: 4327: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1708.h: 4330: extern volatile unsigned char SSPADD @ 0x212;
"4332
[; ;pic16f1708.h: 4332: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1708.h: 4335: typedef union {
[; ;pic16f1708.h: 4336: struct {
[; ;pic16f1708.h: 4337: unsigned SSP1ADD0 :1;
[; ;pic16f1708.h: 4338: unsigned SSP1ADD1 :1;
[; ;pic16f1708.h: 4339: unsigned SSP1ADD2 :1;
[; ;pic16f1708.h: 4340: unsigned SSP1ADD3 :1;
[; ;pic16f1708.h: 4341: unsigned SSP1ADD4 :1;
[; ;pic16f1708.h: 4342: unsigned SSP1ADD5 :1;
[; ;pic16f1708.h: 4343: unsigned SSP1ADD6 :1;
[; ;pic16f1708.h: 4344: unsigned SSP1ADD7 :1;
[; ;pic16f1708.h: 4345: };
[; ;pic16f1708.h: 4346: struct {
[; ;pic16f1708.h: 4347: unsigned ADD :8;
[; ;pic16f1708.h: 4348: };
[; ;pic16f1708.h: 4349: struct {
[; ;pic16f1708.h: 4350: unsigned ADD0 :1;
[; ;pic16f1708.h: 4351: unsigned ADD1 :1;
[; ;pic16f1708.h: 4352: unsigned ADD2 :1;
[; ;pic16f1708.h: 4353: unsigned ADD3 :1;
[; ;pic16f1708.h: 4354: unsigned ADD4 :1;
[; ;pic16f1708.h: 4355: unsigned ADD5 :1;
[; ;pic16f1708.h: 4356: unsigned ADD6 :1;
[; ;pic16f1708.h: 4357: unsigned ADD7 :1;
[; ;pic16f1708.h: 4358: };
[; ;pic16f1708.h: 4359: struct {
[; ;pic16f1708.h: 4360: unsigned SSP1ADD :8;
[; ;pic16f1708.h: 4361: };
[; ;pic16f1708.h: 4362: } SSP1ADDbits_t;
[; ;pic16f1708.h: 4363: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1708.h: 4456: typedef union {
[; ;pic16f1708.h: 4457: struct {
[; ;pic16f1708.h: 4458: unsigned SSP1ADD0 :1;
[; ;pic16f1708.h: 4459: unsigned SSP1ADD1 :1;
[; ;pic16f1708.h: 4460: unsigned SSP1ADD2 :1;
[; ;pic16f1708.h: 4461: unsigned SSP1ADD3 :1;
[; ;pic16f1708.h: 4462: unsigned SSP1ADD4 :1;
[; ;pic16f1708.h: 4463: unsigned SSP1ADD5 :1;
[; ;pic16f1708.h: 4464: unsigned SSP1ADD6 :1;
[; ;pic16f1708.h: 4465: unsigned SSP1ADD7 :1;
[; ;pic16f1708.h: 4466: };
[; ;pic16f1708.h: 4467: struct {
[; ;pic16f1708.h: 4468: unsigned ADD :8;
[; ;pic16f1708.h: 4469: };
[; ;pic16f1708.h: 4470: struct {
[; ;pic16f1708.h: 4471: unsigned ADD0 :1;
[; ;pic16f1708.h: 4472: unsigned ADD1 :1;
[; ;pic16f1708.h: 4473: unsigned ADD2 :1;
[; ;pic16f1708.h: 4474: unsigned ADD3 :1;
[; ;pic16f1708.h: 4475: unsigned ADD4 :1;
[; ;pic16f1708.h: 4476: unsigned ADD5 :1;
[; ;pic16f1708.h: 4477: unsigned ADD6 :1;
[; ;pic16f1708.h: 4478: unsigned ADD7 :1;
[; ;pic16f1708.h: 4479: };
[; ;pic16f1708.h: 4480: struct {
[; ;pic16f1708.h: 4481: unsigned SSP1ADD :8;
[; ;pic16f1708.h: 4482: };
[; ;pic16f1708.h: 4483: } SSPADDbits_t;
[; ;pic16f1708.h: 4484: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1708.h: 4578: extern volatile unsigned char SSP1MSK @ 0x213;
"4580
[; ;pic16f1708.h: 4580: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1708.h: 4583: extern volatile unsigned char SSPMSK @ 0x213;
"4585
[; ;pic16f1708.h: 4585: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1708.h: 4588: typedef union {
[; ;pic16f1708.h: 4589: struct {
[; ;pic16f1708.h: 4590: unsigned SSP1MSK0 :1;
[; ;pic16f1708.h: 4591: unsigned SSP1MSK1 :1;
[; ;pic16f1708.h: 4592: unsigned SSP1MSK2 :1;
[; ;pic16f1708.h: 4593: unsigned SSP1MSK3 :1;
[; ;pic16f1708.h: 4594: unsigned SSP1MSK4 :1;
[; ;pic16f1708.h: 4595: unsigned SSP1MSK5 :1;
[; ;pic16f1708.h: 4596: unsigned SSP1MSK6 :1;
[; ;pic16f1708.h: 4597: unsigned SSP1MSK7 :1;
[; ;pic16f1708.h: 4598: };
[; ;pic16f1708.h: 4599: struct {
[; ;pic16f1708.h: 4600: unsigned MSK :8;
[; ;pic16f1708.h: 4601: };
[; ;pic16f1708.h: 4602: struct {
[; ;pic16f1708.h: 4603: unsigned MSK0 :1;
[; ;pic16f1708.h: 4604: unsigned MSK1 :1;
[; ;pic16f1708.h: 4605: unsigned MSK2 :1;
[; ;pic16f1708.h: 4606: unsigned MSK3 :1;
[; ;pic16f1708.h: 4607: unsigned MSK4 :1;
[; ;pic16f1708.h: 4608: unsigned MSK5 :1;
[; ;pic16f1708.h: 4609: unsigned MSK6 :1;
[; ;pic16f1708.h: 4610: unsigned MSK7 :1;
[; ;pic16f1708.h: 4611: };
[; ;pic16f1708.h: 4612: struct {
[; ;pic16f1708.h: 4613: unsigned SSP1MSK :8;
[; ;pic16f1708.h: 4614: };
[; ;pic16f1708.h: 4615: } SSP1MSKbits_t;
[; ;pic16f1708.h: 4616: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1708.h: 4709: typedef union {
[; ;pic16f1708.h: 4710: struct {
[; ;pic16f1708.h: 4711: unsigned SSP1MSK0 :1;
[; ;pic16f1708.h: 4712: unsigned SSP1MSK1 :1;
[; ;pic16f1708.h: 4713: unsigned SSP1MSK2 :1;
[; ;pic16f1708.h: 4714: unsigned SSP1MSK3 :1;
[; ;pic16f1708.h: 4715: unsigned SSP1MSK4 :1;
[; ;pic16f1708.h: 4716: unsigned SSP1MSK5 :1;
[; ;pic16f1708.h: 4717: unsigned SSP1MSK6 :1;
[; ;pic16f1708.h: 4718: unsigned SSP1MSK7 :1;
[; ;pic16f1708.h: 4719: };
[; ;pic16f1708.h: 4720: struct {
[; ;pic16f1708.h: 4721: unsigned MSK :8;
[; ;pic16f1708.h: 4722: };
[; ;pic16f1708.h: 4723: struct {
[; ;pic16f1708.h: 4724: unsigned MSK0 :1;
[; ;pic16f1708.h: 4725: unsigned MSK1 :1;
[; ;pic16f1708.h: 4726: unsigned MSK2 :1;
[; ;pic16f1708.h: 4727: unsigned MSK3 :1;
[; ;pic16f1708.h: 4728: unsigned MSK4 :1;
[; ;pic16f1708.h: 4729: unsigned MSK5 :1;
[; ;pic16f1708.h: 4730: unsigned MSK6 :1;
[; ;pic16f1708.h: 4731: unsigned MSK7 :1;
[; ;pic16f1708.h: 4732: };
[; ;pic16f1708.h: 4733: struct {
[; ;pic16f1708.h: 4734: unsigned SSP1MSK :8;
[; ;pic16f1708.h: 4735: };
[; ;pic16f1708.h: 4736: } SSPMSKbits_t;
[; ;pic16f1708.h: 4737: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1708.h: 4831: extern volatile unsigned char SSP1STAT @ 0x214;
"4833
[; ;pic16f1708.h: 4833: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1708.h: 4836: extern volatile unsigned char SSPSTAT @ 0x214;
"4838
[; ;pic16f1708.h: 4838: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1708.h: 4841: typedef union {
[; ;pic16f1708.h: 4842: struct {
[; ;pic16f1708.h: 4843: unsigned BF :1;
[; ;pic16f1708.h: 4844: unsigned UA :1;
[; ;pic16f1708.h: 4845: unsigned R_nW :1;
[; ;pic16f1708.h: 4846: unsigned S :1;
[; ;pic16f1708.h: 4847: unsigned P :1;
[; ;pic16f1708.h: 4848: unsigned D_nA :1;
[; ;pic16f1708.h: 4849: unsigned CKE :1;
[; ;pic16f1708.h: 4850: unsigned SMP :1;
[; ;pic16f1708.h: 4851: };
[; ;pic16f1708.h: 4852: } SSP1STATbits_t;
[; ;pic16f1708.h: 4853: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1708.h: 4896: typedef union {
[; ;pic16f1708.h: 4897: struct {
[; ;pic16f1708.h: 4898: unsigned BF :1;
[; ;pic16f1708.h: 4899: unsigned UA :1;
[; ;pic16f1708.h: 4900: unsigned R_nW :1;
[; ;pic16f1708.h: 4901: unsigned S :1;
[; ;pic16f1708.h: 4902: unsigned P :1;
[; ;pic16f1708.h: 4903: unsigned D_nA :1;
[; ;pic16f1708.h: 4904: unsigned CKE :1;
[; ;pic16f1708.h: 4905: unsigned SMP :1;
[; ;pic16f1708.h: 4906: };
[; ;pic16f1708.h: 4907: } SSPSTATbits_t;
[; ;pic16f1708.h: 4908: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1708.h: 4952: extern volatile unsigned char SSP1CON1 @ 0x215;
"4954
[; ;pic16f1708.h: 4954: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1708.h: 4957: extern volatile unsigned char SSPCON @ 0x215;
"4959
[; ;pic16f1708.h: 4959: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1708.h: 4961: extern volatile unsigned char SSPCON1 @ 0x215;
"4963
[; ;pic16f1708.h: 4963: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1708.h: 4965: extern volatile unsigned char SSP1CON @ 0x215;
"4967
[; ;pic16f1708.h: 4967: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16f1708.h: 4970: typedef union {
[; ;pic16f1708.h: 4971: struct {
[; ;pic16f1708.h: 4972: unsigned SSPM :4;
[; ;pic16f1708.h: 4973: unsigned CKP :1;
[; ;pic16f1708.h: 4974: unsigned SSPEN :1;
[; ;pic16f1708.h: 4975: unsigned SSPOV :1;
[; ;pic16f1708.h: 4976: unsigned WCOL :1;
[; ;pic16f1708.h: 4977: };
[; ;pic16f1708.h: 4978: struct {
[; ;pic16f1708.h: 4979: unsigned SSPM0 :1;
[; ;pic16f1708.h: 4980: unsigned SSPM1 :1;
[; ;pic16f1708.h: 4981: unsigned SSPM2 :1;
[; ;pic16f1708.h: 4982: unsigned SSPM3 :1;
[; ;pic16f1708.h: 4983: };
[; ;pic16f1708.h: 4984: } SSP1CON1bits_t;
[; ;pic16f1708.h: 4985: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1708.h: 5033: typedef union {
[; ;pic16f1708.h: 5034: struct {
[; ;pic16f1708.h: 5035: unsigned SSPM :4;
[; ;pic16f1708.h: 5036: unsigned CKP :1;
[; ;pic16f1708.h: 5037: unsigned SSPEN :1;
[; ;pic16f1708.h: 5038: unsigned SSPOV :1;
[; ;pic16f1708.h: 5039: unsigned WCOL :1;
[; ;pic16f1708.h: 5040: };
[; ;pic16f1708.h: 5041: struct {
[; ;pic16f1708.h: 5042: unsigned SSPM0 :1;
[; ;pic16f1708.h: 5043: unsigned SSPM1 :1;
[; ;pic16f1708.h: 5044: unsigned SSPM2 :1;
[; ;pic16f1708.h: 5045: unsigned SSPM3 :1;
[; ;pic16f1708.h: 5046: };
[; ;pic16f1708.h: 5047: } SSPCONbits_t;
[; ;pic16f1708.h: 5048: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1708.h: 5095: typedef union {
[; ;pic16f1708.h: 5096: struct {
[; ;pic16f1708.h: 5097: unsigned SSPM :4;
[; ;pic16f1708.h: 5098: unsigned CKP :1;
[; ;pic16f1708.h: 5099: unsigned SSPEN :1;
[; ;pic16f1708.h: 5100: unsigned SSPOV :1;
[; ;pic16f1708.h: 5101: unsigned WCOL :1;
[; ;pic16f1708.h: 5102: };
[; ;pic16f1708.h: 5103: struct {
[; ;pic16f1708.h: 5104: unsigned SSPM0 :1;
[; ;pic16f1708.h: 5105: unsigned SSPM1 :1;
[; ;pic16f1708.h: 5106: unsigned SSPM2 :1;
[; ;pic16f1708.h: 5107: unsigned SSPM3 :1;
[; ;pic16f1708.h: 5108: };
[; ;pic16f1708.h: 5109: } SSPCON1bits_t;
[; ;pic16f1708.h: 5110: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1708.h: 5157: typedef union {
[; ;pic16f1708.h: 5158: struct {
[; ;pic16f1708.h: 5159: unsigned SSPM :4;
[; ;pic16f1708.h: 5160: unsigned CKP :1;
[; ;pic16f1708.h: 5161: unsigned SSPEN :1;
[; ;pic16f1708.h: 5162: unsigned SSPOV :1;
[; ;pic16f1708.h: 5163: unsigned WCOL :1;
[; ;pic16f1708.h: 5164: };
[; ;pic16f1708.h: 5165: struct {
[; ;pic16f1708.h: 5166: unsigned SSPM0 :1;
[; ;pic16f1708.h: 5167: unsigned SSPM1 :1;
[; ;pic16f1708.h: 5168: unsigned SSPM2 :1;
[; ;pic16f1708.h: 5169: unsigned SSPM3 :1;
[; ;pic16f1708.h: 5170: };
[; ;pic16f1708.h: 5171: } SSP1CONbits_t;
[; ;pic16f1708.h: 5172: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16f1708.h: 5221: extern volatile unsigned char SSP1CON2 @ 0x216;
"5223
[; ;pic16f1708.h: 5223: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1708.h: 5226: extern volatile unsigned char SSPCON2 @ 0x216;
"5228
[; ;pic16f1708.h: 5228: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1708.h: 5231: typedef union {
[; ;pic16f1708.h: 5232: struct {
[; ;pic16f1708.h: 5233: unsigned SEN :1;
[; ;pic16f1708.h: 5234: unsigned RSEN :1;
[; ;pic16f1708.h: 5235: unsigned PEN :1;
[; ;pic16f1708.h: 5236: unsigned RCEN :1;
[; ;pic16f1708.h: 5237: unsigned ACKEN :1;
[; ;pic16f1708.h: 5238: unsigned ACKDT :1;
[; ;pic16f1708.h: 5239: unsigned ACKSTAT :1;
[; ;pic16f1708.h: 5240: unsigned GCEN :1;
[; ;pic16f1708.h: 5241: };
[; ;pic16f1708.h: 5242: } SSP1CON2bits_t;
[; ;pic16f1708.h: 5243: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1708.h: 5286: typedef union {
[; ;pic16f1708.h: 5287: struct {
[; ;pic16f1708.h: 5288: unsigned SEN :1;
[; ;pic16f1708.h: 5289: unsigned RSEN :1;
[; ;pic16f1708.h: 5290: unsigned PEN :1;
[; ;pic16f1708.h: 5291: unsigned RCEN :1;
[; ;pic16f1708.h: 5292: unsigned ACKEN :1;
[; ;pic16f1708.h: 5293: unsigned ACKDT :1;
[; ;pic16f1708.h: 5294: unsigned ACKSTAT :1;
[; ;pic16f1708.h: 5295: unsigned GCEN :1;
[; ;pic16f1708.h: 5296: };
[; ;pic16f1708.h: 5297: } SSPCON2bits_t;
[; ;pic16f1708.h: 5298: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1708.h: 5342: extern volatile unsigned char SSP1CON3 @ 0x217;
"5344
[; ;pic16f1708.h: 5344: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1708.h: 5347: extern volatile unsigned char SSPCON3 @ 0x217;
"5349
[; ;pic16f1708.h: 5349: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1708.h: 5352: typedef union {
[; ;pic16f1708.h: 5353: struct {
[; ;pic16f1708.h: 5354: unsigned DHEN :1;
[; ;pic16f1708.h: 5355: unsigned AHEN :1;
[; ;pic16f1708.h: 5356: unsigned SBCDE :1;
[; ;pic16f1708.h: 5357: unsigned SDAHT :1;
[; ;pic16f1708.h: 5358: unsigned BOEN :1;
[; ;pic16f1708.h: 5359: unsigned SCIE :1;
[; ;pic16f1708.h: 5360: unsigned PCIE :1;
[; ;pic16f1708.h: 5361: unsigned ACKTIM :1;
[; ;pic16f1708.h: 5362: };
[; ;pic16f1708.h: 5363: } SSP1CON3bits_t;
[; ;pic16f1708.h: 5364: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1708.h: 5407: typedef union {
[; ;pic16f1708.h: 5408: struct {
[; ;pic16f1708.h: 5409: unsigned DHEN :1;
[; ;pic16f1708.h: 5410: unsigned AHEN :1;
[; ;pic16f1708.h: 5411: unsigned SBCDE :1;
[; ;pic16f1708.h: 5412: unsigned SDAHT :1;
[; ;pic16f1708.h: 5413: unsigned BOEN :1;
[; ;pic16f1708.h: 5414: unsigned SCIE :1;
[; ;pic16f1708.h: 5415: unsigned PCIE :1;
[; ;pic16f1708.h: 5416: unsigned ACKTIM :1;
[; ;pic16f1708.h: 5417: };
[; ;pic16f1708.h: 5418: } SSPCON3bits_t;
[; ;pic16f1708.h: 5419: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1708.h: 5463: extern volatile unsigned char ODCONA @ 0x28C;
"5465
[; ;pic16f1708.h: 5465: asm("ODCONA equ 028Ch");
[; <" ODCONA equ 028Ch ;# ">
[; ;pic16f1708.h: 5468: typedef union {
[; ;pic16f1708.h: 5469: struct {
[; ;pic16f1708.h: 5470: unsigned ODA0 :1;
[; ;pic16f1708.h: 5471: unsigned ODA1 :1;
[; ;pic16f1708.h: 5472: unsigned ODA2 :1;
[; ;pic16f1708.h: 5473: unsigned :1;
[; ;pic16f1708.h: 5474: unsigned ODA4 :1;
[; ;pic16f1708.h: 5475: unsigned ODA5 :1;
[; ;pic16f1708.h: 5476: };
[; ;pic16f1708.h: 5477: } ODCONAbits_t;
[; ;pic16f1708.h: 5478: extern volatile ODCONAbits_t ODCONAbits @ 0x28C;
[; ;pic16f1708.h: 5507: extern volatile unsigned char ODCONB @ 0x28D;
"5509
[; ;pic16f1708.h: 5509: asm("ODCONB equ 028Dh");
[; <" ODCONB equ 028Dh ;# ">
[; ;pic16f1708.h: 5512: typedef union {
[; ;pic16f1708.h: 5513: struct {
[; ;pic16f1708.h: 5514: unsigned :4;
[; ;pic16f1708.h: 5515: unsigned ODB4 :1;
[; ;pic16f1708.h: 5516: unsigned ODB5 :1;
[; ;pic16f1708.h: 5517: unsigned ODB6 :1;
[; ;pic16f1708.h: 5518: unsigned ODB7 :1;
[; ;pic16f1708.h: 5519: };
[; ;pic16f1708.h: 5520: } ODCONBbits_t;
[; ;pic16f1708.h: 5521: extern volatile ODCONBbits_t ODCONBbits @ 0x28D;
[; ;pic16f1708.h: 5545: extern volatile unsigned char ODCONC @ 0x28E;
"5547
[; ;pic16f1708.h: 5547: asm("ODCONC equ 028Eh");
[; <" ODCONC equ 028Eh ;# ">
[; ;pic16f1708.h: 5550: typedef union {
[; ;pic16f1708.h: 5551: struct {
[; ;pic16f1708.h: 5552: unsigned ODC0 :1;
[; ;pic16f1708.h: 5553: unsigned ODC1 :1;
[; ;pic16f1708.h: 5554: unsigned ODC2 :1;
[; ;pic16f1708.h: 5555: unsigned ODC3 :1;
[; ;pic16f1708.h: 5556: unsigned ODC4 :1;
[; ;pic16f1708.h: 5557: unsigned ODC5 :1;
[; ;pic16f1708.h: 5558: unsigned ODC6 :1;
[; ;pic16f1708.h: 5559: unsigned ODC7 :1;
[; ;pic16f1708.h: 5560: };
[; ;pic16f1708.h: 5561: } ODCONCbits_t;
[; ;pic16f1708.h: 5562: extern volatile ODCONCbits_t ODCONCbits @ 0x28E;
[; ;pic16f1708.h: 5606: extern volatile unsigned short CCPR1 @ 0x291;
"5608
[; ;pic16f1708.h: 5608: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1708.h: 5612: extern volatile unsigned char CCPR1L @ 0x291;
"5614
[; ;pic16f1708.h: 5614: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1708.h: 5617: typedef union {
[; ;pic16f1708.h: 5618: struct {
[; ;pic16f1708.h: 5619: unsigned CCPR1L :8;
[; ;pic16f1708.h: 5620: };
[; ;pic16f1708.h: 5621: } CCPR1Lbits_t;
[; ;pic16f1708.h: 5622: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1708.h: 5631: extern volatile unsigned char CCPR1H @ 0x292;
"5633
[; ;pic16f1708.h: 5633: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1708.h: 5636: typedef union {
[; ;pic16f1708.h: 5637: struct {
[; ;pic16f1708.h: 5638: unsigned CCPR1H :8;
[; ;pic16f1708.h: 5639: };
[; ;pic16f1708.h: 5640: } CCPR1Hbits_t;
[; ;pic16f1708.h: 5641: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1708.h: 5650: extern volatile unsigned char CCP1CON @ 0x293;
"5652
[; ;pic16f1708.h: 5652: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1708.h: 5655: extern volatile unsigned char ECCP1CON @ 0x293;
"5657
[; ;pic16f1708.h: 5657: asm("ECCP1CON equ 0293h");
[; <" ECCP1CON equ 0293h ;# ">
[; ;pic16f1708.h: 5660: typedef union {
[; ;pic16f1708.h: 5661: struct {
[; ;pic16f1708.h: 5662: unsigned CCP1M :4;
[; ;pic16f1708.h: 5663: unsigned DC1B :2;
[; ;pic16f1708.h: 5664: };
[; ;pic16f1708.h: 5665: struct {
[; ;pic16f1708.h: 5666: unsigned CCP1M0 :1;
[; ;pic16f1708.h: 5667: unsigned CCP1M1 :1;
[; ;pic16f1708.h: 5668: unsigned CCP1M2 :1;
[; ;pic16f1708.h: 5669: unsigned CCP1M3 :1;
[; ;pic16f1708.h: 5670: unsigned DC1B0 :1;
[; ;pic16f1708.h: 5671: unsigned DC1B1 :1;
[; ;pic16f1708.h: 5672: };
[; ;pic16f1708.h: 5673: struct {
[; ;pic16f1708.h: 5674: unsigned :4;
[; ;pic16f1708.h: 5675: unsigned CCP1Y :1;
[; ;pic16f1708.h: 5676: unsigned CCP1X :1;
[; ;pic16f1708.h: 5677: };
[; ;pic16f1708.h: 5678: } CCP1CONbits_t;
[; ;pic16f1708.h: 5679: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1708.h: 5732: typedef union {
[; ;pic16f1708.h: 5733: struct {
[; ;pic16f1708.h: 5734: unsigned CCP1M :4;
[; ;pic16f1708.h: 5735: unsigned DC1B :2;
[; ;pic16f1708.h: 5736: };
[; ;pic16f1708.h: 5737: struct {
[; ;pic16f1708.h: 5738: unsigned CCP1M0 :1;
[; ;pic16f1708.h: 5739: unsigned CCP1M1 :1;
[; ;pic16f1708.h: 5740: unsigned CCP1M2 :1;
[; ;pic16f1708.h: 5741: unsigned CCP1M3 :1;
[; ;pic16f1708.h: 5742: unsigned DC1B0 :1;
[; ;pic16f1708.h: 5743: unsigned DC1B1 :1;
[; ;pic16f1708.h: 5744: };
[; ;pic16f1708.h: 5745: struct {
[; ;pic16f1708.h: 5746: unsigned :4;
[; ;pic16f1708.h: 5747: unsigned CCP1Y :1;
[; ;pic16f1708.h: 5748: unsigned CCP1X :1;
[; ;pic16f1708.h: 5749: };
[; ;pic16f1708.h: 5750: } ECCP1CONbits_t;
[; ;pic16f1708.h: 5751: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0x293;
[; ;pic16f1708.h: 5805: extern volatile unsigned short CCPR2 @ 0x298;
"5807
[; ;pic16f1708.h: 5807: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1708.h: 5811: extern volatile unsigned char CCPR2L @ 0x298;
"5813
[; ;pic16f1708.h: 5813: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1708.h: 5816: typedef union {
[; ;pic16f1708.h: 5817: struct {
[; ;pic16f1708.h: 5818: unsigned CCPR2L :8;
[; ;pic16f1708.h: 5819: };
[; ;pic16f1708.h: 5820: } CCPR2Lbits_t;
[; ;pic16f1708.h: 5821: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1708.h: 5830: extern volatile unsigned char CCPR2H @ 0x299;
"5832
[; ;pic16f1708.h: 5832: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1708.h: 5835: typedef union {
[; ;pic16f1708.h: 5836: struct {
[; ;pic16f1708.h: 5837: unsigned CCPR2H :8;
[; ;pic16f1708.h: 5838: };
[; ;pic16f1708.h: 5839: } CCPR2Hbits_t;
[; ;pic16f1708.h: 5840: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1708.h: 5849: extern volatile unsigned char CCP2CON @ 0x29A;
"5851
[; ;pic16f1708.h: 5851: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1708.h: 5854: extern volatile unsigned char ECCP2CON @ 0x29A;
"5856
[; ;pic16f1708.h: 5856: asm("ECCP2CON equ 029Ah");
[; <" ECCP2CON equ 029Ah ;# ">
[; ;pic16f1708.h: 5859: typedef union {
[; ;pic16f1708.h: 5860: struct {
[; ;pic16f1708.h: 5861: unsigned CCP2M :4;
[; ;pic16f1708.h: 5862: unsigned DC2B :2;
[; ;pic16f1708.h: 5863: };
[; ;pic16f1708.h: 5864: struct {
[; ;pic16f1708.h: 5865: unsigned CCP2M0 :1;
[; ;pic16f1708.h: 5866: unsigned CCP2M1 :1;
[; ;pic16f1708.h: 5867: unsigned CCP2M2 :1;
[; ;pic16f1708.h: 5868: unsigned CCP2M3 :1;
[; ;pic16f1708.h: 5869: unsigned DC2B0 :1;
[; ;pic16f1708.h: 5870: unsigned DC2B1 :1;
[; ;pic16f1708.h: 5871: };
[; ;pic16f1708.h: 5872: struct {
[; ;pic16f1708.h: 5873: unsigned :4;
[; ;pic16f1708.h: 5874: unsigned CCP2Y :1;
[; ;pic16f1708.h: 5875: unsigned CCP2X :1;
[; ;pic16f1708.h: 5876: };
[; ;pic16f1708.h: 5877: } CCP2CONbits_t;
[; ;pic16f1708.h: 5878: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1708.h: 5931: typedef union {
[; ;pic16f1708.h: 5932: struct {
[; ;pic16f1708.h: 5933: unsigned CCP2M :4;
[; ;pic16f1708.h: 5934: unsigned DC2B :2;
[; ;pic16f1708.h: 5935: };
[; ;pic16f1708.h: 5936: struct {
[; ;pic16f1708.h: 5937: unsigned CCP2M0 :1;
[; ;pic16f1708.h: 5938: unsigned CCP2M1 :1;
[; ;pic16f1708.h: 5939: unsigned CCP2M2 :1;
[; ;pic16f1708.h: 5940: unsigned CCP2M3 :1;
[; ;pic16f1708.h: 5941: unsigned DC2B0 :1;
[; ;pic16f1708.h: 5942: unsigned DC2B1 :1;
[; ;pic16f1708.h: 5943: };
[; ;pic16f1708.h: 5944: struct {
[; ;pic16f1708.h: 5945: unsigned :4;
[; ;pic16f1708.h: 5946: unsigned CCP2Y :1;
[; ;pic16f1708.h: 5947: unsigned CCP2X :1;
[; ;pic16f1708.h: 5948: };
[; ;pic16f1708.h: 5949: } ECCP2CONbits_t;
[; ;pic16f1708.h: 5950: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0x29A;
[; ;pic16f1708.h: 6004: extern volatile unsigned char CCPTMRS @ 0x29E;
"6006
[; ;pic16f1708.h: 6006: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16f1708.h: 6009: typedef union {
[; ;pic16f1708.h: 6010: struct {
[; ;pic16f1708.h: 6011: unsigned C1TSEL :2;
[; ;pic16f1708.h: 6012: unsigned C2TSEL :2;
[; ;pic16f1708.h: 6013: unsigned P3TSEL :2;
[; ;pic16f1708.h: 6014: unsigned P4TSEL :2;
[; ;pic16f1708.h: 6015: };
[; ;pic16f1708.h: 6016: struct {
[; ;pic16f1708.h: 6017: unsigned C1TSEL0 :1;
[; ;pic16f1708.h: 6018: unsigned C1TSEL1 :1;
[; ;pic16f1708.h: 6019: unsigned C2TSEL0 :1;
[; ;pic16f1708.h: 6020: unsigned C2TSEL1 :1;
[; ;pic16f1708.h: 6021: unsigned P3TSEL0 :1;
[; ;pic16f1708.h: 6022: unsigned P3TSEL1 :1;
[; ;pic16f1708.h: 6023: unsigned P4TSEL0 :1;
[; ;pic16f1708.h: 6024: unsigned P4TSEL1 :1;
[; ;pic16f1708.h: 6025: };
[; ;pic16f1708.h: 6026: } CCPTMRSbits_t;
[; ;pic16f1708.h: 6027: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16f1708.h: 6091: extern volatile unsigned char SLRCONA @ 0x30C;
"6093
[; ;pic16f1708.h: 6093: asm("SLRCONA equ 030Ch");
[; <" SLRCONA equ 030Ch ;# ">
[; ;pic16f1708.h: 6096: typedef union {
[; ;pic16f1708.h: 6097: struct {
[; ;pic16f1708.h: 6098: unsigned SLRA0 :1;
[; ;pic16f1708.h: 6099: unsigned SLRA1 :1;
[; ;pic16f1708.h: 6100: unsigned SLRA2 :1;
[; ;pic16f1708.h: 6101: unsigned :1;
[; ;pic16f1708.h: 6102: unsigned SLRA4 :1;
[; ;pic16f1708.h: 6103: unsigned SLRA5 :1;
[; ;pic16f1708.h: 6104: };
[; ;pic16f1708.h: 6105: } SLRCONAbits_t;
[; ;pic16f1708.h: 6106: extern volatile SLRCONAbits_t SLRCONAbits @ 0x30C;
[; ;pic16f1708.h: 6135: extern volatile unsigned char SLRCONB @ 0x30D;
"6137
[; ;pic16f1708.h: 6137: asm("SLRCONB equ 030Dh");
[; <" SLRCONB equ 030Dh ;# ">
[; ;pic16f1708.h: 6140: typedef union {
[; ;pic16f1708.h: 6141: struct {
[; ;pic16f1708.h: 6142: unsigned :4;
[; ;pic16f1708.h: 6143: unsigned SLRB4 :1;
[; ;pic16f1708.h: 6144: unsigned SLRB5 :1;
[; ;pic16f1708.h: 6145: unsigned SLRB6 :1;
[; ;pic16f1708.h: 6146: unsigned SLRB7 :1;
[; ;pic16f1708.h: 6147: };
[; ;pic16f1708.h: 6148: } SLRCONBbits_t;
[; ;pic16f1708.h: 6149: extern volatile SLRCONBbits_t SLRCONBbits @ 0x30D;
[; ;pic16f1708.h: 6173: extern volatile unsigned char SLRCONC @ 0x30E;
"6175
[; ;pic16f1708.h: 6175: asm("SLRCONC equ 030Eh");
[; <" SLRCONC equ 030Eh ;# ">
[; ;pic16f1708.h: 6178: typedef union {
[; ;pic16f1708.h: 6179: struct {
[; ;pic16f1708.h: 6180: unsigned SLRC0 :1;
[; ;pic16f1708.h: 6181: unsigned SLRC1 :1;
[; ;pic16f1708.h: 6182: unsigned SLRC2 :1;
[; ;pic16f1708.h: 6183: unsigned SLRC3 :1;
[; ;pic16f1708.h: 6184: unsigned SLRC4 :1;
[; ;pic16f1708.h: 6185: unsigned SLRC5 :1;
[; ;pic16f1708.h: 6186: unsigned SLRC6 :1;
[; ;pic16f1708.h: 6187: unsigned SLRC7 :1;
[; ;pic16f1708.h: 6188: };
[; ;pic16f1708.h: 6189: } SLRCONCbits_t;
[; ;pic16f1708.h: 6190: extern volatile SLRCONCbits_t SLRCONCbits @ 0x30E;
[; ;pic16f1708.h: 6234: extern volatile unsigned char INLVLA @ 0x38C;
"6236
[; ;pic16f1708.h: 6236: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16f1708.h: 6239: typedef union {
[; ;pic16f1708.h: 6240: struct {
[; ;pic16f1708.h: 6241: unsigned INLVLA0 :1;
[; ;pic16f1708.h: 6242: unsigned INLVLA1 :1;
[; ;pic16f1708.h: 6243: unsigned INLVLA2 :1;
[; ;pic16f1708.h: 6244: unsigned INLVLA3 :1;
[; ;pic16f1708.h: 6245: unsigned INLVLA4 :1;
[; ;pic16f1708.h: 6246: unsigned INLVLA5 :1;
[; ;pic16f1708.h: 6247: };
[; ;pic16f1708.h: 6248: } INLVLAbits_t;
[; ;pic16f1708.h: 6249: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16f1708.h: 6283: extern volatile unsigned char INLVLB @ 0x38D;
"6285
[; ;pic16f1708.h: 6285: asm("INLVLB equ 038Dh");
[; <" INLVLB equ 038Dh ;# ">
[; ;pic16f1708.h: 6288: typedef union {
[; ;pic16f1708.h: 6289: struct {
[; ;pic16f1708.h: 6290: unsigned :4;
[; ;pic16f1708.h: 6291: unsigned INLVLB4 :1;
[; ;pic16f1708.h: 6292: unsigned INLVLB5 :1;
[; ;pic16f1708.h: 6293: unsigned INLVLB6 :1;
[; ;pic16f1708.h: 6294: unsigned INLVLB7 :1;
[; ;pic16f1708.h: 6295: };
[; ;pic16f1708.h: 6296: } INLVLBbits_t;
[; ;pic16f1708.h: 6297: extern volatile INLVLBbits_t INLVLBbits @ 0x38D;
[; ;pic16f1708.h: 6321: extern volatile unsigned char INLVLC @ 0x38E;
"6323
[; ;pic16f1708.h: 6323: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16f1708.h: 6326: typedef union {
[; ;pic16f1708.h: 6327: struct {
[; ;pic16f1708.h: 6328: unsigned INLVLC0 :1;
[; ;pic16f1708.h: 6329: unsigned INLVLC1 :1;
[; ;pic16f1708.h: 6330: unsigned INLVLC2 :1;
[; ;pic16f1708.h: 6331: unsigned INLVLC3 :1;
[; ;pic16f1708.h: 6332: unsigned INLVLC4 :1;
[; ;pic16f1708.h: 6333: unsigned INLVLC5 :1;
[; ;pic16f1708.h: 6334: unsigned INLVLC6 :1;
[; ;pic16f1708.h: 6335: unsigned INLVLC7 :1;
[; ;pic16f1708.h: 6336: };
[; ;pic16f1708.h: 6337: } INLVLCbits_t;
[; ;pic16f1708.h: 6338: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16f1708.h: 6382: extern volatile unsigned char IOCAP @ 0x391;
"6384
[; ;pic16f1708.h: 6384: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1708.h: 6387: typedef union {
[; ;pic16f1708.h: 6388: struct {
[; ;pic16f1708.h: 6389: unsigned IOCAP0 :1;
[; ;pic16f1708.h: 6390: unsigned IOCAP1 :1;
[; ;pic16f1708.h: 6391: unsigned IOCAP2 :1;
[; ;pic16f1708.h: 6392: unsigned IOCAP3 :1;
[; ;pic16f1708.h: 6393: unsigned IOCAP4 :1;
[; ;pic16f1708.h: 6394: unsigned IOCAP5 :1;
[; ;pic16f1708.h: 6395: };
[; ;pic16f1708.h: 6396: } IOCAPbits_t;
[; ;pic16f1708.h: 6397: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1708.h: 6431: extern volatile unsigned char IOCAN @ 0x392;
"6433
[; ;pic16f1708.h: 6433: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1708.h: 6436: typedef union {
[; ;pic16f1708.h: 6437: struct {
[; ;pic16f1708.h: 6438: unsigned IOCAN0 :1;
[; ;pic16f1708.h: 6439: unsigned IOCAN1 :1;
[; ;pic16f1708.h: 6440: unsigned IOCAN2 :1;
[; ;pic16f1708.h: 6441: unsigned IOCAN3 :1;
[; ;pic16f1708.h: 6442: unsigned IOCAN4 :1;
[; ;pic16f1708.h: 6443: unsigned IOCAN5 :1;
[; ;pic16f1708.h: 6444: };
[; ;pic16f1708.h: 6445: } IOCANbits_t;
[; ;pic16f1708.h: 6446: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1708.h: 6480: extern volatile unsigned char IOCAF @ 0x393;
"6482
[; ;pic16f1708.h: 6482: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1708.h: 6485: typedef union {
[; ;pic16f1708.h: 6486: struct {
[; ;pic16f1708.h: 6487: unsigned IOCAF0 :1;
[; ;pic16f1708.h: 6488: unsigned IOCAF1 :1;
[; ;pic16f1708.h: 6489: unsigned IOCAF2 :1;
[; ;pic16f1708.h: 6490: unsigned IOCAF3 :1;
[; ;pic16f1708.h: 6491: unsigned IOCAF4 :1;
[; ;pic16f1708.h: 6492: unsigned IOCAF5 :1;
[; ;pic16f1708.h: 6493: };
[; ;pic16f1708.h: 6494: } IOCAFbits_t;
[; ;pic16f1708.h: 6495: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1708.h: 6529: extern volatile unsigned char IOCBP @ 0x394;
"6531
[; ;pic16f1708.h: 6531: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1708.h: 6534: typedef union {
[; ;pic16f1708.h: 6535: struct {
[; ;pic16f1708.h: 6536: unsigned :4;
[; ;pic16f1708.h: 6537: unsigned IOCBP4 :1;
[; ;pic16f1708.h: 6538: unsigned IOCBP5 :1;
[; ;pic16f1708.h: 6539: unsigned IOCBP6 :1;
[; ;pic16f1708.h: 6540: unsigned IOCBP7 :1;
[; ;pic16f1708.h: 6541: };
[; ;pic16f1708.h: 6542: } IOCBPbits_t;
[; ;pic16f1708.h: 6543: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1708.h: 6567: extern volatile unsigned char IOCBN @ 0x395;
"6569
[; ;pic16f1708.h: 6569: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1708.h: 6572: typedef union {
[; ;pic16f1708.h: 6573: struct {
[; ;pic16f1708.h: 6574: unsigned :4;
[; ;pic16f1708.h: 6575: unsigned IOCBN4 :1;
[; ;pic16f1708.h: 6576: unsigned IOCBN5 :1;
[; ;pic16f1708.h: 6577: unsigned IOCBN6 :1;
[; ;pic16f1708.h: 6578: unsigned IOCBN7 :1;
[; ;pic16f1708.h: 6579: };
[; ;pic16f1708.h: 6580: } IOCBNbits_t;
[; ;pic16f1708.h: 6581: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1708.h: 6605: extern volatile unsigned char IOCBF @ 0x396;
"6607
[; ;pic16f1708.h: 6607: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1708.h: 6610: typedef union {
[; ;pic16f1708.h: 6611: struct {
[; ;pic16f1708.h: 6612: unsigned :4;
[; ;pic16f1708.h: 6613: unsigned IOCBF4 :1;
[; ;pic16f1708.h: 6614: unsigned IOCBF5 :1;
[; ;pic16f1708.h: 6615: unsigned IOCBF6 :1;
[; ;pic16f1708.h: 6616: unsigned IOCBF7 :1;
[; ;pic16f1708.h: 6617: };
[; ;pic16f1708.h: 6618: } IOCBFbits_t;
[; ;pic16f1708.h: 6619: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1708.h: 6643: extern volatile unsigned char IOCCP @ 0x397;
"6645
[; ;pic16f1708.h: 6645: asm("IOCCP equ 0397h");
[; <" IOCCP equ 0397h ;# ">
[; ;pic16f1708.h: 6648: typedef union {
[; ;pic16f1708.h: 6649: struct {
[; ;pic16f1708.h: 6650: unsigned IOCCP0 :1;
[; ;pic16f1708.h: 6651: unsigned IOCCP1 :1;
[; ;pic16f1708.h: 6652: unsigned IOCCP2 :1;
[; ;pic16f1708.h: 6653: unsigned IOCCP3 :1;
[; ;pic16f1708.h: 6654: unsigned IOCCP4 :1;
[; ;pic16f1708.h: 6655: unsigned IOCCP5 :1;
[; ;pic16f1708.h: 6656: unsigned IOCCP6 :1;
[; ;pic16f1708.h: 6657: unsigned IOCCP7 :1;
[; ;pic16f1708.h: 6658: };
[; ;pic16f1708.h: 6659: } IOCCPbits_t;
[; ;pic16f1708.h: 6660: extern volatile IOCCPbits_t IOCCPbits @ 0x397;
[; ;pic16f1708.h: 6704: extern volatile unsigned char IOCCN @ 0x398;
"6706
[; ;pic16f1708.h: 6706: asm("IOCCN equ 0398h");
[; <" IOCCN equ 0398h ;# ">
[; ;pic16f1708.h: 6709: typedef union {
[; ;pic16f1708.h: 6710: struct {
[; ;pic16f1708.h: 6711: unsigned IOCCN0 :1;
[; ;pic16f1708.h: 6712: unsigned IOCCN1 :1;
[; ;pic16f1708.h: 6713: unsigned IOCCN2 :1;
[; ;pic16f1708.h: 6714: unsigned IOCCN3 :1;
[; ;pic16f1708.h: 6715: unsigned IOCCN4 :1;
[; ;pic16f1708.h: 6716: unsigned IOCCN5 :1;
[; ;pic16f1708.h: 6717: unsigned IOCCN6 :1;
[; ;pic16f1708.h: 6718: unsigned IOCCN7 :1;
[; ;pic16f1708.h: 6719: };
[; ;pic16f1708.h: 6720: } IOCCNbits_t;
[; ;pic16f1708.h: 6721: extern volatile IOCCNbits_t IOCCNbits @ 0x398;
[; ;pic16f1708.h: 6765: extern volatile unsigned char IOCCF @ 0x399;
"6767
[; ;pic16f1708.h: 6767: asm("IOCCF equ 0399h");
[; <" IOCCF equ 0399h ;# ">
[; ;pic16f1708.h: 6770: typedef union {
[; ;pic16f1708.h: 6771: struct {
[; ;pic16f1708.h: 6772: unsigned IOCCF0 :1;
[; ;pic16f1708.h: 6773: unsigned IOCCF1 :1;
[; ;pic16f1708.h: 6774: unsigned IOCCF2 :1;
[; ;pic16f1708.h: 6775: unsigned IOCCF3 :1;
[; ;pic16f1708.h: 6776: unsigned IOCCF4 :1;
[; ;pic16f1708.h: 6777: unsigned IOCCF5 :1;
[; ;pic16f1708.h: 6778: unsigned IOCCF6 :1;
[; ;pic16f1708.h: 6779: unsigned IOCCF7 :1;
[; ;pic16f1708.h: 6780: };
[; ;pic16f1708.h: 6781: } IOCCFbits_t;
[; ;pic16f1708.h: 6782: extern volatile IOCCFbits_t IOCCFbits @ 0x399;
[; ;pic16f1708.h: 6826: extern volatile unsigned char TMR4 @ 0x415;
"6828
[; ;pic16f1708.h: 6828: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1708.h: 6831: typedef union {
[; ;pic16f1708.h: 6832: struct {
[; ;pic16f1708.h: 6833: unsigned TMR4 :8;
[; ;pic16f1708.h: 6834: };
[; ;pic16f1708.h: 6835: } TMR4bits_t;
[; ;pic16f1708.h: 6836: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1708.h: 6845: extern volatile unsigned char PR4 @ 0x416;
"6847
[; ;pic16f1708.h: 6847: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1708.h: 6850: typedef union {
[; ;pic16f1708.h: 6851: struct {
[; ;pic16f1708.h: 6852: unsigned PR4 :8;
[; ;pic16f1708.h: 6853: };
[; ;pic16f1708.h: 6854: } PR4bits_t;
[; ;pic16f1708.h: 6855: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1708.h: 6864: extern volatile unsigned char T4CON @ 0x417;
"6866
[; ;pic16f1708.h: 6866: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1708.h: 6869: typedef union {
[; ;pic16f1708.h: 6870: struct {
[; ;pic16f1708.h: 6871: unsigned T4CKPS :2;
[; ;pic16f1708.h: 6872: unsigned TMR4ON :1;
[; ;pic16f1708.h: 6873: unsigned T4OUTPS :4;
[; ;pic16f1708.h: 6874: };
[; ;pic16f1708.h: 6875: struct {
[; ;pic16f1708.h: 6876: unsigned T4CKPS0 :1;
[; ;pic16f1708.h: 6877: unsigned T4CKPS1 :1;
[; ;pic16f1708.h: 6878: unsigned :1;
[; ;pic16f1708.h: 6879: unsigned T4OUTPS0 :1;
[; ;pic16f1708.h: 6880: unsigned T4OUTPS1 :1;
[; ;pic16f1708.h: 6881: unsigned T4OUTPS2 :1;
[; ;pic16f1708.h: 6882: unsigned T4OUTPS3 :1;
[; ;pic16f1708.h: 6883: };
[; ;pic16f1708.h: 6884: } T4CONbits_t;
[; ;pic16f1708.h: 6885: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1708.h: 6934: extern volatile unsigned char TMR6 @ 0x41C;
"6936
[; ;pic16f1708.h: 6936: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1708.h: 6939: typedef union {
[; ;pic16f1708.h: 6940: struct {
[; ;pic16f1708.h: 6941: unsigned TMR6 :8;
[; ;pic16f1708.h: 6942: };
[; ;pic16f1708.h: 6943: } TMR6bits_t;
[; ;pic16f1708.h: 6944: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1708.h: 6953: extern volatile unsigned char PR6 @ 0x41D;
"6955
[; ;pic16f1708.h: 6955: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1708.h: 6958: typedef union {
[; ;pic16f1708.h: 6959: struct {
[; ;pic16f1708.h: 6960: unsigned PR6 :8;
[; ;pic16f1708.h: 6961: };
[; ;pic16f1708.h: 6962: } PR6bits_t;
[; ;pic16f1708.h: 6963: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1708.h: 6972: extern volatile unsigned char T6CON @ 0x41E;
"6974
[; ;pic16f1708.h: 6974: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1708.h: 6977: typedef union {
[; ;pic16f1708.h: 6978: struct {
[; ;pic16f1708.h: 6979: unsigned T6CKPS :2;
[; ;pic16f1708.h: 6980: unsigned TMR6ON :1;
[; ;pic16f1708.h: 6981: unsigned T6OUTPS :4;
[; ;pic16f1708.h: 6982: };
[; ;pic16f1708.h: 6983: struct {
[; ;pic16f1708.h: 6984: unsigned T6CKPS0 :1;
[; ;pic16f1708.h: 6985: unsigned T6CKPS1 :1;
[; ;pic16f1708.h: 6986: unsigned :1;
[; ;pic16f1708.h: 6987: unsigned T6OUTPS0 :1;
[; ;pic16f1708.h: 6988: unsigned T6OUTPS1 :1;
[; ;pic16f1708.h: 6989: unsigned T6OUTPS2 :1;
[; ;pic16f1708.h: 6990: unsigned T6OUTPS3 :1;
[; ;pic16f1708.h: 6991: };
[; ;pic16f1708.h: 6992: } T6CONbits_t;
[; ;pic16f1708.h: 6993: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1708.h: 7042: extern volatile unsigned char OPA1CON @ 0x511;
"7044
[; ;pic16f1708.h: 7044: asm("OPA1CON equ 0511h");
[; <" OPA1CON equ 0511h ;# ">
[; ;pic16f1708.h: 7047: typedef union {
[; ;pic16f1708.h: 7048: struct {
[; ;pic16f1708.h: 7049: unsigned OPA1PCH :2;
[; ;pic16f1708.h: 7050: unsigned :2;
[; ;pic16f1708.h: 7051: unsigned OPA1UG :1;
[; ;pic16f1708.h: 7052: unsigned :1;
[; ;pic16f1708.h: 7053: unsigned OPA1SP :1;
[; ;pic16f1708.h: 7054: unsigned OPA1EN :1;
[; ;pic16f1708.h: 7055: };
[; ;pic16f1708.h: 7056: struct {
[; ;pic16f1708.h: 7057: unsigned OPA1PCH0 :1;
[; ;pic16f1708.h: 7058: unsigned OPA1PCH1 :1;
[; ;pic16f1708.h: 7059: };
[; ;pic16f1708.h: 7060: } OPA1CONbits_t;
[; ;pic16f1708.h: 7061: extern volatile OPA1CONbits_t OPA1CONbits @ 0x511;
[; ;pic16f1708.h: 7095: extern volatile unsigned char OPA2CON @ 0x515;
"7097
[; ;pic16f1708.h: 7097: asm("OPA2CON equ 0515h");
[; <" OPA2CON equ 0515h ;# ">
[; ;pic16f1708.h: 7100: typedef union {
[; ;pic16f1708.h: 7101: struct {
[; ;pic16f1708.h: 7102: unsigned OPA2PCH :2;
[; ;pic16f1708.h: 7103: unsigned :2;
[; ;pic16f1708.h: 7104: unsigned OPA2UG :1;
[; ;pic16f1708.h: 7105: unsigned :1;
[; ;pic16f1708.h: 7106: unsigned OPA2SP :1;
[; ;pic16f1708.h: 7107: unsigned OPA2EN :1;
[; ;pic16f1708.h: 7108: };
[; ;pic16f1708.h: 7109: struct {
[; ;pic16f1708.h: 7110: unsigned OPA2PCH0 :1;
[; ;pic16f1708.h: 7111: unsigned OPA2PCH1 :1;
[; ;pic16f1708.h: 7112: };
[; ;pic16f1708.h: 7113: } OPA2CONbits_t;
[; ;pic16f1708.h: 7114: extern volatile OPA2CONbits_t OPA2CONbits @ 0x515;
[; ;pic16f1708.h: 7148: extern volatile unsigned char PWM3DCL @ 0x617;
"7150
[; ;pic16f1708.h: 7150: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1708.h: 7153: typedef union {
[; ;pic16f1708.h: 7154: struct {
[; ;pic16f1708.h: 7155: unsigned :6;
[; ;pic16f1708.h: 7156: unsigned PWM3DCL :2;
[; ;pic16f1708.h: 7157: };
[; ;pic16f1708.h: 7158: struct {
[; ;pic16f1708.h: 7159: unsigned :6;
[; ;pic16f1708.h: 7160: unsigned PWM3DCL0 :1;
[; ;pic16f1708.h: 7161: unsigned PWM3DCL1 :1;
[; ;pic16f1708.h: 7162: };
[; ;pic16f1708.h: 7163: } PWM3DCLbits_t;
[; ;pic16f1708.h: 7164: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1708.h: 7183: extern volatile unsigned char PWM3DCH @ 0x618;
"7185
[; ;pic16f1708.h: 7185: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1708.h: 7188: typedef union {
[; ;pic16f1708.h: 7189: struct {
[; ;pic16f1708.h: 7190: unsigned PWM3DCH :8;
[; ;pic16f1708.h: 7191: };
[; ;pic16f1708.h: 7192: struct {
[; ;pic16f1708.h: 7193: unsigned PWM3DCH0 :1;
[; ;pic16f1708.h: 7194: unsigned PWM3DCH1 :1;
[; ;pic16f1708.h: 7195: unsigned PWM3DCH2 :1;
[; ;pic16f1708.h: 7196: unsigned PWM3DCH3 :1;
[; ;pic16f1708.h: 7197: unsigned PWM3DCH4 :1;
[; ;pic16f1708.h: 7198: unsigned PWM3DCH5 :1;
[; ;pic16f1708.h: 7199: unsigned PWM3DCH6 :1;
[; ;pic16f1708.h: 7200: unsigned PWM3DCH7 :1;
[; ;pic16f1708.h: 7201: };
[; ;pic16f1708.h: 7202: } PWM3DCHbits_t;
[; ;pic16f1708.h: 7203: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1708.h: 7252: extern volatile unsigned char PWM3CON @ 0x619;
"7254
[; ;pic16f1708.h: 7254: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1708.h: 7257: extern volatile unsigned char PWM3CON0 @ 0x619;
"7259
[; ;pic16f1708.h: 7259: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1708.h: 7262: typedef union {
[; ;pic16f1708.h: 7263: struct {
[; ;pic16f1708.h: 7264: unsigned :4;
[; ;pic16f1708.h: 7265: unsigned PWM3POL :1;
[; ;pic16f1708.h: 7266: unsigned PWM3OUT :1;
[; ;pic16f1708.h: 7267: unsigned :1;
[; ;pic16f1708.h: 7268: unsigned PWM3EN :1;
[; ;pic16f1708.h: 7269: };
[; ;pic16f1708.h: 7270: } PWM3CONbits_t;
[; ;pic16f1708.h: 7271: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1708.h: 7289: typedef union {
[; ;pic16f1708.h: 7290: struct {
[; ;pic16f1708.h: 7291: unsigned :4;
[; ;pic16f1708.h: 7292: unsigned PWM3POL :1;
[; ;pic16f1708.h: 7293: unsigned PWM3OUT :1;
[; ;pic16f1708.h: 7294: unsigned :1;
[; ;pic16f1708.h: 7295: unsigned PWM3EN :1;
[; ;pic16f1708.h: 7296: };
[; ;pic16f1708.h: 7297: } PWM3CON0bits_t;
[; ;pic16f1708.h: 7298: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1708.h: 7317: extern volatile unsigned char PWM4DCL @ 0x61A;
"7319
[; ;pic16f1708.h: 7319: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1708.h: 7322: typedef union {
[; ;pic16f1708.h: 7323: struct {
[; ;pic16f1708.h: 7324: unsigned :6;
[; ;pic16f1708.h: 7325: unsigned PWM4DCL :2;
[; ;pic16f1708.h: 7326: };
[; ;pic16f1708.h: 7327: struct {
[; ;pic16f1708.h: 7328: unsigned :6;
[; ;pic16f1708.h: 7329: unsigned PWM4DCL0 :1;
[; ;pic16f1708.h: 7330: unsigned PWM4DCL1 :1;
[; ;pic16f1708.h: 7331: };
[; ;pic16f1708.h: 7332: } PWM4DCLbits_t;
[; ;pic16f1708.h: 7333: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1708.h: 7352: extern volatile unsigned char PWM4DCH @ 0x61B;
"7354
[; ;pic16f1708.h: 7354: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1708.h: 7357: typedef union {
[; ;pic16f1708.h: 7358: struct {
[; ;pic16f1708.h: 7359: unsigned PWM4DCH :8;
[; ;pic16f1708.h: 7360: };
[; ;pic16f1708.h: 7361: struct {
[; ;pic16f1708.h: 7362: unsigned PWM4DCH0 :1;
[; ;pic16f1708.h: 7363: unsigned PWM4DCH1 :1;
[; ;pic16f1708.h: 7364: unsigned PWM4DCH2 :1;
[; ;pic16f1708.h: 7365: unsigned PWM4DCH3 :1;
[; ;pic16f1708.h: 7366: unsigned PWM4DCH4 :1;
[; ;pic16f1708.h: 7367: unsigned PWM4DCH5 :1;
[; ;pic16f1708.h: 7368: unsigned PWM4DCH6 :1;
[; ;pic16f1708.h: 7369: unsigned PWM4DCH7 :1;
[; ;pic16f1708.h: 7370: };
[; ;pic16f1708.h: 7371: } PWM4DCHbits_t;
[; ;pic16f1708.h: 7372: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1708.h: 7421: extern volatile unsigned char PWM4CON @ 0x61C;
"7423
[; ;pic16f1708.h: 7423: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1708.h: 7426: extern volatile unsigned char PWM4CON0 @ 0x61C;
"7428
[; ;pic16f1708.h: 7428: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1708.h: 7431: typedef union {
[; ;pic16f1708.h: 7432: struct {
[; ;pic16f1708.h: 7433: unsigned :4;
[; ;pic16f1708.h: 7434: unsigned PWM4POL :1;
[; ;pic16f1708.h: 7435: unsigned PWM4OUT :1;
[; ;pic16f1708.h: 7436: unsigned :1;
[; ;pic16f1708.h: 7437: unsigned PWM4EN :1;
[; ;pic16f1708.h: 7438: };
[; ;pic16f1708.h: 7439: } PWM4CONbits_t;
[; ;pic16f1708.h: 7440: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1708.h: 7458: typedef union {
[; ;pic16f1708.h: 7459: struct {
[; ;pic16f1708.h: 7460: unsigned :4;
[; ;pic16f1708.h: 7461: unsigned PWM4POL :1;
[; ;pic16f1708.h: 7462: unsigned PWM4OUT :1;
[; ;pic16f1708.h: 7463: unsigned :1;
[; ;pic16f1708.h: 7464: unsigned PWM4EN :1;
[; ;pic16f1708.h: 7465: };
[; ;pic16f1708.h: 7466: } PWM4CON0bits_t;
[; ;pic16f1708.h: 7467: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1708.h: 7486: extern volatile unsigned char COG1PHR @ 0x691;
"7488
[; ;pic16f1708.h: 7488: asm("COG1PHR equ 0691h");
[; <" COG1PHR equ 0691h ;# ">
[; ;pic16f1708.h: 7491: typedef union {
[; ;pic16f1708.h: 7492: struct {
[; ;pic16f1708.h: 7493: unsigned G1PHR :6;
[; ;pic16f1708.h: 7494: };
[; ;pic16f1708.h: 7495: struct {
[; ;pic16f1708.h: 7496: unsigned G1PHR0 :1;
[; ;pic16f1708.h: 7497: unsigned G1PHR1 :1;
[; ;pic16f1708.h: 7498: unsigned G1PHR2 :1;
[; ;pic16f1708.h: 7499: unsigned G1PHR3 :1;
[; ;pic16f1708.h: 7500: unsigned G1PHR4 :1;
[; ;pic16f1708.h: 7501: unsigned G1PHR5 :1;
[; ;pic16f1708.h: 7502: };
[; ;pic16f1708.h: 7503: } COG1PHRbits_t;
[; ;pic16f1708.h: 7504: extern volatile COG1PHRbits_t COG1PHRbits @ 0x691;
[; ;pic16f1708.h: 7543: extern volatile unsigned char COG1PHF @ 0x692;
"7545
[; ;pic16f1708.h: 7545: asm("COG1PHF equ 0692h");
[; <" COG1PHF equ 0692h ;# ">
[; ;pic16f1708.h: 7548: typedef union {
[; ;pic16f1708.h: 7549: struct {
[; ;pic16f1708.h: 7550: unsigned G1PHF :6;
[; ;pic16f1708.h: 7551: };
[; ;pic16f1708.h: 7552: struct {
[; ;pic16f1708.h: 7553: unsigned G1PHF0 :1;
[; ;pic16f1708.h: 7554: unsigned G1PHF1 :1;
[; ;pic16f1708.h: 7555: unsigned G1PHF2 :1;
[; ;pic16f1708.h: 7556: unsigned G1PHF3 :1;
[; ;pic16f1708.h: 7557: unsigned G1PHF4 :1;
[; ;pic16f1708.h: 7558: unsigned G1PHF5 :1;
[; ;pic16f1708.h: 7559: };
[; ;pic16f1708.h: 7560: } COG1PHFbits_t;
[; ;pic16f1708.h: 7561: extern volatile COG1PHFbits_t COG1PHFbits @ 0x692;
[; ;pic16f1708.h: 7600: extern volatile unsigned char COG1BLKR @ 0x693;
"7602
[; ;pic16f1708.h: 7602: asm("COG1BLKR equ 0693h");
[; <" COG1BLKR equ 0693h ;# ">
[; ;pic16f1708.h: 7605: typedef union {
[; ;pic16f1708.h: 7606: struct {
[; ;pic16f1708.h: 7607: unsigned G1BLKR :6;
[; ;pic16f1708.h: 7608: };
[; ;pic16f1708.h: 7609: struct {
[; ;pic16f1708.h: 7610: unsigned G1BLKR0 :1;
[; ;pic16f1708.h: 7611: unsigned G1BLKR1 :1;
[; ;pic16f1708.h: 7612: unsigned G1BLKR2 :1;
[; ;pic16f1708.h: 7613: unsigned G1BLKR3 :1;
[; ;pic16f1708.h: 7614: unsigned G1BLKR4 :1;
[; ;pic16f1708.h: 7615: unsigned G1BLKR5 :1;
[; ;pic16f1708.h: 7616: };
[; ;pic16f1708.h: 7617: } COG1BLKRbits_t;
[; ;pic16f1708.h: 7618: extern volatile COG1BLKRbits_t COG1BLKRbits @ 0x693;
[; ;pic16f1708.h: 7657: extern volatile unsigned char COG1BLKF @ 0x694;
"7659
[; ;pic16f1708.h: 7659: asm("COG1BLKF equ 0694h");
[; <" COG1BLKF equ 0694h ;# ">
[; ;pic16f1708.h: 7662: typedef union {
[; ;pic16f1708.h: 7663: struct {
[; ;pic16f1708.h: 7664: unsigned G1BLKF :6;
[; ;pic16f1708.h: 7665: };
[; ;pic16f1708.h: 7666: struct {
[; ;pic16f1708.h: 7667: unsigned G1BLKF0 :1;
[; ;pic16f1708.h: 7668: unsigned G1BLKF1 :1;
[; ;pic16f1708.h: 7669: unsigned G1BLKF2 :1;
[; ;pic16f1708.h: 7670: unsigned G1BLKF3 :1;
[; ;pic16f1708.h: 7671: unsigned G1BLKF4 :1;
[; ;pic16f1708.h: 7672: unsigned G1BLKF5 :1;
[; ;pic16f1708.h: 7673: };
[; ;pic16f1708.h: 7674: } COG1BLKFbits_t;
[; ;pic16f1708.h: 7675: extern volatile COG1BLKFbits_t COG1BLKFbits @ 0x694;
[; ;pic16f1708.h: 7714: extern volatile unsigned char COG1DBR @ 0x695;
"7716
[; ;pic16f1708.h: 7716: asm("COG1DBR equ 0695h");
[; <" COG1DBR equ 0695h ;# ">
[; ;pic16f1708.h: 7719: typedef union {
[; ;pic16f1708.h: 7720: struct {
[; ;pic16f1708.h: 7721: unsigned G1DBR :6;
[; ;pic16f1708.h: 7722: };
[; ;pic16f1708.h: 7723: struct {
[; ;pic16f1708.h: 7724: unsigned G1DBR0 :1;
[; ;pic16f1708.h: 7725: unsigned G1DBR1 :1;
[; ;pic16f1708.h: 7726: unsigned G1DBR2 :1;
[; ;pic16f1708.h: 7727: unsigned G1DBR3 :1;
[; ;pic16f1708.h: 7728: unsigned G1DBR4 :1;
[; ;pic16f1708.h: 7729: unsigned G1DBR5 :1;
[; ;pic16f1708.h: 7730: };
[; ;pic16f1708.h: 7731: } COG1DBRbits_t;
[; ;pic16f1708.h: 7732: extern volatile COG1DBRbits_t COG1DBRbits @ 0x695;
[; ;pic16f1708.h: 7771: extern volatile unsigned char COG1DBF @ 0x696;
"7773
[; ;pic16f1708.h: 7773: asm("COG1DBF equ 0696h");
[; <" COG1DBF equ 0696h ;# ">
[; ;pic16f1708.h: 7776: typedef union {
[; ;pic16f1708.h: 7777: struct {
[; ;pic16f1708.h: 7778: unsigned G1DBF :6;
[; ;pic16f1708.h: 7779: };
[; ;pic16f1708.h: 7780: struct {
[; ;pic16f1708.h: 7781: unsigned G1DBF0 :1;
[; ;pic16f1708.h: 7782: unsigned G1DBF1 :1;
[; ;pic16f1708.h: 7783: unsigned G1DBF2 :1;
[; ;pic16f1708.h: 7784: unsigned G1DBF3 :1;
[; ;pic16f1708.h: 7785: unsigned G1DBF4 :1;
[; ;pic16f1708.h: 7786: unsigned G1DBF5 :1;
[; ;pic16f1708.h: 7787: };
[; ;pic16f1708.h: 7788: } COG1DBFbits_t;
[; ;pic16f1708.h: 7789: extern volatile COG1DBFbits_t COG1DBFbits @ 0x696;
[; ;pic16f1708.h: 7828: extern volatile unsigned char COG1CON0 @ 0x697;
"7830
[; ;pic16f1708.h: 7830: asm("COG1CON0 equ 0697h");
[; <" COG1CON0 equ 0697h ;# ">
[; ;pic16f1708.h: 7833: typedef union {
[; ;pic16f1708.h: 7834: struct {
[; ;pic16f1708.h: 7835: unsigned G1MD :3;
[; ;pic16f1708.h: 7836: unsigned G1CS :2;
[; ;pic16f1708.h: 7837: unsigned :1;
[; ;pic16f1708.h: 7838: unsigned G1LD :1;
[; ;pic16f1708.h: 7839: unsigned G1EN :1;
[; ;pic16f1708.h: 7840: };
[; ;pic16f1708.h: 7841: struct {
[; ;pic16f1708.h: 7842: unsigned G1MD0 :1;
[; ;pic16f1708.h: 7843: unsigned G1MD1 :1;
[; ;pic16f1708.h: 7844: unsigned G1MD2 :1;
[; ;pic16f1708.h: 7845: unsigned G1CS0 :1;
[; ;pic16f1708.h: 7846: unsigned G1CS1 :1;
[; ;pic16f1708.h: 7847: };
[; ;pic16f1708.h: 7848: } COG1CON0bits_t;
[; ;pic16f1708.h: 7849: extern volatile COG1CON0bits_t COG1CON0bits @ 0x697;
[; ;pic16f1708.h: 7898: extern volatile unsigned char COG1CON1 @ 0x698;
"7900
[; ;pic16f1708.h: 7900: asm("COG1CON1 equ 0698h");
[; <" COG1CON1 equ 0698h ;# ">
[; ;pic16f1708.h: 7903: typedef union {
[; ;pic16f1708.h: 7904: struct {
[; ;pic16f1708.h: 7905: unsigned G1POLA :1;
[; ;pic16f1708.h: 7906: unsigned G1POLB :1;
[; ;pic16f1708.h: 7907: unsigned G1POLC :1;
[; ;pic16f1708.h: 7908: unsigned G1POLD :1;
[; ;pic16f1708.h: 7909: unsigned :2;
[; ;pic16f1708.h: 7910: unsigned G1FDBS :1;
[; ;pic16f1708.h: 7911: unsigned G1RDBS :1;
[; ;pic16f1708.h: 7912: };
[; ;pic16f1708.h: 7913: } COG1CON1bits_t;
[; ;pic16f1708.h: 7914: extern volatile COG1CON1bits_t COG1CON1bits @ 0x698;
[; ;pic16f1708.h: 7948: extern volatile unsigned char COG1RIS @ 0x699;
"7950
[; ;pic16f1708.h: 7950: asm("COG1RIS equ 0699h");
[; <" COG1RIS equ 0699h ;# ">
[; ;pic16f1708.h: 7953: typedef union {
[; ;pic16f1708.h: 7954: struct {
[; ;pic16f1708.h: 7955: unsigned G1RIS0 :1;
[; ;pic16f1708.h: 7956: unsigned G1RIS1 :1;
[; ;pic16f1708.h: 7957: unsigned G1RIS2 :1;
[; ;pic16f1708.h: 7958: unsigned G1RIS3 :1;
[; ;pic16f1708.h: 7959: unsigned G1RIS4 :1;
[; ;pic16f1708.h: 7960: unsigned G1RIS5 :1;
[; ;pic16f1708.h: 7961: unsigned G1RIS6 :1;
[; ;pic16f1708.h: 7962: };
[; ;pic16f1708.h: 7963: } COG1RISbits_t;
[; ;pic16f1708.h: 7964: extern volatile COG1RISbits_t COG1RISbits @ 0x699;
[; ;pic16f1708.h: 8003: extern volatile unsigned char COG1RSIM @ 0x69A;
"8005
[; ;pic16f1708.h: 8005: asm("COG1RSIM equ 069Ah");
[; <" COG1RSIM equ 069Ah ;# ">
[; ;pic16f1708.h: 8008: typedef union {
[; ;pic16f1708.h: 8009: struct {
[; ;pic16f1708.h: 8010: unsigned G1RSIM0 :1;
[; ;pic16f1708.h: 8011: unsigned G1RSIM1 :1;
[; ;pic16f1708.h: 8012: unsigned G1RSIM2 :1;
[; ;pic16f1708.h: 8013: unsigned G1RSIM3 :1;
[; ;pic16f1708.h: 8014: unsigned G1RSIM4 :1;
[; ;pic16f1708.h: 8015: unsigned G1RSIM5 :1;
[; ;pic16f1708.h: 8016: unsigned G1RSIM6 :1;
[; ;pic16f1708.h: 8017: };
[; ;pic16f1708.h: 8018: } COG1RSIMbits_t;
[; ;pic16f1708.h: 8019: extern volatile COG1RSIMbits_t COG1RSIMbits @ 0x69A;
[; ;pic16f1708.h: 8058: extern volatile unsigned char COG1FIS @ 0x69B;
"8060
[; ;pic16f1708.h: 8060: asm("COG1FIS equ 069Bh");
[; <" COG1FIS equ 069Bh ;# ">
[; ;pic16f1708.h: 8063: typedef union {
[; ;pic16f1708.h: 8064: struct {
[; ;pic16f1708.h: 8065: unsigned G1FIS0 :1;
[; ;pic16f1708.h: 8066: unsigned G1FIS1 :1;
[; ;pic16f1708.h: 8067: unsigned G1FIS2 :1;
[; ;pic16f1708.h: 8068: unsigned G1FIS3 :1;
[; ;pic16f1708.h: 8069: unsigned G1FIS4 :1;
[; ;pic16f1708.h: 8070: unsigned G1FIS5 :1;
[; ;pic16f1708.h: 8071: unsigned G1FIS6 :1;
[; ;pic16f1708.h: 8072: };
[; ;pic16f1708.h: 8073: } COG1FISbits_t;
[; ;pic16f1708.h: 8074: extern volatile COG1FISbits_t COG1FISbits @ 0x69B;
[; ;pic16f1708.h: 8113: extern volatile unsigned char COG1FSIM @ 0x69C;
"8115
[; ;pic16f1708.h: 8115: asm("COG1FSIM equ 069Ch");
[; <" COG1FSIM equ 069Ch ;# ">
[; ;pic16f1708.h: 8118: typedef union {
[; ;pic16f1708.h: 8119: struct {
[; ;pic16f1708.h: 8120: unsigned G1FSIM0 :1;
[; ;pic16f1708.h: 8121: unsigned G1FSIM1 :1;
[; ;pic16f1708.h: 8122: unsigned G1FSIM2 :1;
[; ;pic16f1708.h: 8123: unsigned G1FSIM3 :1;
[; ;pic16f1708.h: 8124: unsigned G1FSIM4 :1;
[; ;pic16f1708.h: 8125: unsigned G1FSIM5 :1;
[; ;pic16f1708.h: 8126: unsigned G1FSIM6 :1;
[; ;pic16f1708.h: 8127: };
[; ;pic16f1708.h: 8128: } COG1FSIMbits_t;
[; ;pic16f1708.h: 8129: extern volatile COG1FSIMbits_t COG1FSIMbits @ 0x69C;
[; ;pic16f1708.h: 8168: extern volatile unsigned char COG1ASD0 @ 0x69D;
"8170
[; ;pic16f1708.h: 8170: asm("COG1ASD0 equ 069Dh");
[; <" COG1ASD0 equ 069Dh ;# ">
[; ;pic16f1708.h: 8173: typedef union {
[; ;pic16f1708.h: 8174: struct {
[; ;pic16f1708.h: 8175: unsigned :2;
[; ;pic16f1708.h: 8176: unsigned G1ASDAC :2;
[; ;pic16f1708.h: 8177: unsigned G1ASDBD :2;
[; ;pic16f1708.h: 8178: unsigned G1ARSEN :1;
[; ;pic16f1708.h: 8179: unsigned G1ASE :1;
[; ;pic16f1708.h: 8180: };
[; ;pic16f1708.h: 8181: struct {
[; ;pic16f1708.h: 8182: unsigned :2;
[; ;pic16f1708.h: 8183: unsigned G1ASDAC0 :1;
[; ;pic16f1708.h: 8184: unsigned G1ASDAC1 :1;
[; ;pic16f1708.h: 8185: unsigned G1ASDBD0 :1;
[; ;pic16f1708.h: 8186: unsigned G1ASDBD1 :1;
[; ;pic16f1708.h: 8187: };
[; ;pic16f1708.h: 8188: } COG1ASD0bits_t;
[; ;pic16f1708.h: 8189: extern volatile COG1ASD0bits_t COG1ASD0bits @ 0x69D;
[; ;pic16f1708.h: 8233: extern volatile unsigned char COG1ASD1 @ 0x69E;
"8235
[; ;pic16f1708.h: 8235: asm("COG1ASD1 equ 069Eh");
[; <" COG1ASD1 equ 069Eh ;# ">
[; ;pic16f1708.h: 8238: typedef union {
[; ;pic16f1708.h: 8239: struct {
[; ;pic16f1708.h: 8240: unsigned G1AS0E :1;
[; ;pic16f1708.h: 8241: unsigned G1AS1E :1;
[; ;pic16f1708.h: 8242: unsigned G1AS2E :1;
[; ;pic16f1708.h: 8243: unsigned G1AS3E :1;
[; ;pic16f1708.h: 8244: };
[; ;pic16f1708.h: 8245: } COG1ASD1bits_t;
[; ;pic16f1708.h: 8246: extern volatile COG1ASD1bits_t COG1ASD1bits @ 0x69E;
[; ;pic16f1708.h: 8270: extern volatile unsigned char COG1STR @ 0x69F;
"8272
[; ;pic16f1708.h: 8272: asm("COG1STR equ 069Fh");
[; <" COG1STR equ 069Fh ;# ">
[; ;pic16f1708.h: 8275: typedef union {
[; ;pic16f1708.h: 8276: struct {
[; ;pic16f1708.h: 8277: unsigned G1STRA :1;
[; ;pic16f1708.h: 8278: unsigned G1STRB :1;
[; ;pic16f1708.h: 8279: unsigned G1STRC :1;
[; ;pic16f1708.h: 8280: unsigned G1STRD :1;
[; ;pic16f1708.h: 8281: unsigned G1SDATA :1;
[; ;pic16f1708.h: 8282: unsigned G1SDATB :1;
[; ;pic16f1708.h: 8283: unsigned G1SDATC :1;
[; ;pic16f1708.h: 8284: unsigned G1SDATD :1;
[; ;pic16f1708.h: 8285: };
[; ;pic16f1708.h: 8286: } COG1STRbits_t;
[; ;pic16f1708.h: 8287: extern volatile COG1STRbits_t COG1STRbits @ 0x69F;
[; ;pic16f1708.h: 8331: extern volatile unsigned char PPSLOCK @ 0xE0F;
"8333
[; ;pic16f1708.h: 8333: asm("PPSLOCK equ 0E0Fh");
[; <" PPSLOCK equ 0E0Fh ;# ">
[; ;pic16f1708.h: 8336: typedef union {
[; ;pic16f1708.h: 8337: struct {
[; ;pic16f1708.h: 8338: unsigned PPSLOCKED :1;
[; ;pic16f1708.h: 8339: };
[; ;pic16f1708.h: 8340: } PPSLOCKbits_t;
[; ;pic16f1708.h: 8341: extern volatile PPSLOCKbits_t PPSLOCKbits @ 0xE0F;
[; ;pic16f1708.h: 8350: extern volatile unsigned char INTPPS @ 0xE10;
"8352
[; ;pic16f1708.h: 8352: asm("INTPPS equ 0E10h");
[; <" INTPPS equ 0E10h ;# ">
[; ;pic16f1708.h: 8355: typedef union {
[; ;pic16f1708.h: 8356: struct {
[; ;pic16f1708.h: 8357: unsigned INTPPS :5;
[; ;pic16f1708.h: 8358: };
[; ;pic16f1708.h: 8359: } INTPPSbits_t;
[; ;pic16f1708.h: 8360: extern volatile INTPPSbits_t INTPPSbits @ 0xE10;
[; ;pic16f1708.h: 8369: extern volatile unsigned char T0CKIPPS @ 0xE11;
"8371
[; ;pic16f1708.h: 8371: asm("T0CKIPPS equ 0E11h");
[; <" T0CKIPPS equ 0E11h ;# ">
[; ;pic16f1708.h: 8374: typedef union {
[; ;pic16f1708.h: 8375: struct {
[; ;pic16f1708.h: 8376: unsigned T0CKIPPS :5;
[; ;pic16f1708.h: 8377: };
[; ;pic16f1708.h: 8378: } T0CKIPPSbits_t;
[; ;pic16f1708.h: 8379: extern volatile T0CKIPPSbits_t T0CKIPPSbits @ 0xE11;
[; ;pic16f1708.h: 8388: extern volatile unsigned char T1CKIPPS @ 0xE12;
"8390
[; ;pic16f1708.h: 8390: asm("T1CKIPPS equ 0E12h");
[; <" T1CKIPPS equ 0E12h ;# ">
[; ;pic16f1708.h: 8393: typedef union {
[; ;pic16f1708.h: 8394: struct {
[; ;pic16f1708.h: 8395: unsigned T1CKIPPS :5;
[; ;pic16f1708.h: 8396: };
[; ;pic16f1708.h: 8397: } T1CKIPPSbits_t;
[; ;pic16f1708.h: 8398: extern volatile T1CKIPPSbits_t T1CKIPPSbits @ 0xE12;
[; ;pic16f1708.h: 8407: extern volatile unsigned char T1GPPS @ 0xE13;
"8409
[; ;pic16f1708.h: 8409: asm("T1GPPS equ 0E13h");
[; <" T1GPPS equ 0E13h ;# ">
[; ;pic16f1708.h: 8412: typedef union {
[; ;pic16f1708.h: 8413: struct {
[; ;pic16f1708.h: 8414: unsigned T1GPPS :5;
[; ;pic16f1708.h: 8415: };
[; ;pic16f1708.h: 8416: } T1GPPSbits_t;
[; ;pic16f1708.h: 8417: extern volatile T1GPPSbits_t T1GPPSbits @ 0xE13;
[; ;pic16f1708.h: 8426: extern volatile unsigned char CCP1PPS @ 0xE14;
"8428
[; ;pic16f1708.h: 8428: asm("CCP1PPS equ 0E14h");
[; <" CCP1PPS equ 0E14h ;# ">
[; ;pic16f1708.h: 8431: typedef union {
[; ;pic16f1708.h: 8432: struct {
[; ;pic16f1708.h: 8433: unsigned CCP1PPS :5;
[; ;pic16f1708.h: 8434: };
[; ;pic16f1708.h: 8435: } CCP1PPSbits_t;
[; ;pic16f1708.h: 8436: extern volatile CCP1PPSbits_t CCP1PPSbits @ 0xE14;
[; ;pic16f1708.h: 8445: extern volatile unsigned char CCP2PPS @ 0xE15;
"8447
[; ;pic16f1708.h: 8447: asm("CCP2PPS equ 0E15h");
[; <" CCP2PPS equ 0E15h ;# ">
[; ;pic16f1708.h: 8450: typedef union {
[; ;pic16f1708.h: 8451: struct {
[; ;pic16f1708.h: 8452: unsigned CCP2PPS :5;
[; ;pic16f1708.h: 8453: };
[; ;pic16f1708.h: 8454: } CCP2PPSbits_t;
[; ;pic16f1708.h: 8455: extern volatile CCP2PPSbits_t CCP2PPSbits @ 0xE15;
[; ;pic16f1708.h: 8464: extern volatile unsigned char COGINPPS @ 0xE17;
"8466
[; ;pic16f1708.h: 8466: asm("COGINPPS equ 0E17h");
[; <" COGINPPS equ 0E17h ;# ">
[; ;pic16f1708.h: 8469: typedef union {
[; ;pic16f1708.h: 8470: struct {
[; ;pic16f1708.h: 8471: unsigned COGINPPS :5;
[; ;pic16f1708.h: 8472: };
[; ;pic16f1708.h: 8473: } COGINPPSbits_t;
[; ;pic16f1708.h: 8474: extern volatile COGINPPSbits_t COGINPPSbits @ 0xE17;
[; ;pic16f1708.h: 8483: extern volatile unsigned char SSPCLKPPS @ 0xE20;
"8485
[; ;pic16f1708.h: 8485: asm("SSPCLKPPS equ 0E20h");
[; <" SSPCLKPPS equ 0E20h ;# ">
[; ;pic16f1708.h: 8488: typedef union {
[; ;pic16f1708.h: 8489: struct {
[; ;pic16f1708.h: 8490: unsigned SSPCLKPPS :5;
[; ;pic16f1708.h: 8491: };
[; ;pic16f1708.h: 8492: } SSPCLKPPSbits_t;
[; ;pic16f1708.h: 8493: extern volatile SSPCLKPPSbits_t SSPCLKPPSbits @ 0xE20;
[; ;pic16f1708.h: 8502: extern volatile unsigned char SSPDATPPS @ 0xE21;
"8504
[; ;pic16f1708.h: 8504: asm("SSPDATPPS equ 0E21h");
[; <" SSPDATPPS equ 0E21h ;# ">
[; ;pic16f1708.h: 8507: typedef union {
[; ;pic16f1708.h: 8508: struct {
[; ;pic16f1708.h: 8509: unsigned SSPDATPPS :5;
[; ;pic16f1708.h: 8510: };
[; ;pic16f1708.h: 8511: } SSPDATPPSbits_t;
[; ;pic16f1708.h: 8512: extern volatile SSPDATPPSbits_t SSPDATPPSbits @ 0xE21;
[; ;pic16f1708.h: 8521: extern volatile unsigned char SSPSSPPS @ 0xE22;
"8523
[; ;pic16f1708.h: 8523: asm("SSPSSPPS equ 0E22h");
[; <" SSPSSPPS equ 0E22h ;# ">
[; ;pic16f1708.h: 8526: typedef union {
[; ;pic16f1708.h: 8527: struct {
[; ;pic16f1708.h: 8528: unsigned SSPSSPPS :5;
[; ;pic16f1708.h: 8529: };
[; ;pic16f1708.h: 8530: } SSPSSPPSbits_t;
[; ;pic16f1708.h: 8531: extern volatile SSPSSPPSbits_t SSPSSPPSbits @ 0xE22;
[; ;pic16f1708.h: 8540: extern volatile unsigned char RXPPS @ 0xE24;
"8542
[; ;pic16f1708.h: 8542: asm("RXPPS equ 0E24h");
[; <" RXPPS equ 0E24h ;# ">
[; ;pic16f1708.h: 8545: typedef union {
[; ;pic16f1708.h: 8546: struct {
[; ;pic16f1708.h: 8547: unsigned RXPPS :5;
[; ;pic16f1708.h: 8548: };
[; ;pic16f1708.h: 8549: } RXPPSbits_t;
[; ;pic16f1708.h: 8550: extern volatile RXPPSbits_t RXPPSbits @ 0xE24;
[; ;pic16f1708.h: 8559: extern volatile unsigned char CKPPS @ 0xE25;
"8561
[; ;pic16f1708.h: 8561: asm("CKPPS equ 0E25h");
[; <" CKPPS equ 0E25h ;# ">
[; ;pic16f1708.h: 8564: typedef union {
[; ;pic16f1708.h: 8565: struct {
[; ;pic16f1708.h: 8566: unsigned CKPPS :5;
[; ;pic16f1708.h: 8567: };
[; ;pic16f1708.h: 8568: } CKPPSbits_t;
[; ;pic16f1708.h: 8569: extern volatile CKPPSbits_t CKPPSbits @ 0xE25;
[; ;pic16f1708.h: 8578: extern volatile unsigned char CLCIN0PPS @ 0xE28;
"8580
[; ;pic16f1708.h: 8580: asm("CLCIN0PPS equ 0E28h");
[; <" CLCIN0PPS equ 0E28h ;# ">
[; ;pic16f1708.h: 8583: typedef union {
[; ;pic16f1708.h: 8584: struct {
[; ;pic16f1708.h: 8585: unsigned CLCIN0PPS :5;
[; ;pic16f1708.h: 8586: };
[; ;pic16f1708.h: 8587: } CLCIN0PPSbits_t;
[; ;pic16f1708.h: 8588: extern volatile CLCIN0PPSbits_t CLCIN0PPSbits @ 0xE28;
[; ;pic16f1708.h: 8597: extern volatile unsigned char CLCIN1PPS @ 0xE29;
"8599
[; ;pic16f1708.h: 8599: asm("CLCIN1PPS equ 0E29h");
[; <" CLCIN1PPS equ 0E29h ;# ">
[; ;pic16f1708.h: 8602: typedef union {
[; ;pic16f1708.h: 8603: struct {
[; ;pic16f1708.h: 8604: unsigned CLCIN1PPS :5;
[; ;pic16f1708.h: 8605: };
[; ;pic16f1708.h: 8606: } CLCIN1PPSbits_t;
[; ;pic16f1708.h: 8607: extern volatile CLCIN1PPSbits_t CLCIN1PPSbits @ 0xE29;
[; ;pic16f1708.h: 8616: extern volatile unsigned char CLCIN2PPS @ 0xE2A;
"8618
[; ;pic16f1708.h: 8618: asm("CLCIN2PPS equ 0E2Ah");
[; <" CLCIN2PPS equ 0E2Ah ;# ">
[; ;pic16f1708.h: 8621: typedef union {
[; ;pic16f1708.h: 8622: struct {
[; ;pic16f1708.h: 8623: unsigned CLCIN2PPS :5;
[; ;pic16f1708.h: 8624: };
[; ;pic16f1708.h: 8625: } CLCIN2PPSbits_t;
[; ;pic16f1708.h: 8626: extern volatile CLCIN2PPSbits_t CLCIN2PPSbits @ 0xE2A;
[; ;pic16f1708.h: 8635: extern volatile unsigned char CLCIN3PPS @ 0xE2B;
"8637
[; ;pic16f1708.h: 8637: asm("CLCIN3PPS equ 0E2Bh");
[; <" CLCIN3PPS equ 0E2Bh ;# ">
[; ;pic16f1708.h: 8640: typedef union {
[; ;pic16f1708.h: 8641: struct {
[; ;pic16f1708.h: 8642: unsigned CLCIN3PPS :5;
[; ;pic16f1708.h: 8643: };
[; ;pic16f1708.h: 8644: } CLCIN3PPSbits_t;
[; ;pic16f1708.h: 8645: extern volatile CLCIN3PPSbits_t CLCIN3PPSbits @ 0xE2B;
[; ;pic16f1708.h: 8654: extern volatile unsigned char RA0PPS @ 0xE90;
"8656
[; ;pic16f1708.h: 8656: asm("RA0PPS equ 0E90h");
[; <" RA0PPS equ 0E90h ;# ">
[; ;pic16f1708.h: 8659: typedef union {
[; ;pic16f1708.h: 8660: struct {
[; ;pic16f1708.h: 8661: unsigned RA0PPS :5;
[; ;pic16f1708.h: 8662: };
[; ;pic16f1708.h: 8663: } RA0PPSbits_t;
[; ;pic16f1708.h: 8664: extern volatile RA0PPSbits_t RA0PPSbits @ 0xE90;
[; ;pic16f1708.h: 8673: extern volatile unsigned char RA1PPS @ 0xE91;
"8675
[; ;pic16f1708.h: 8675: asm("RA1PPS equ 0E91h");
[; <" RA1PPS equ 0E91h ;# ">
[; ;pic16f1708.h: 8678: typedef union {
[; ;pic16f1708.h: 8679: struct {
[; ;pic16f1708.h: 8680: unsigned RA1PPS :5;
[; ;pic16f1708.h: 8681: };
[; ;pic16f1708.h: 8682: } RA1PPSbits_t;
[; ;pic16f1708.h: 8683: extern volatile RA1PPSbits_t RA1PPSbits @ 0xE91;
[; ;pic16f1708.h: 8692: extern volatile unsigned char RA2PPS @ 0xE92;
"8694
[; ;pic16f1708.h: 8694: asm("RA2PPS equ 0E92h");
[; <" RA2PPS equ 0E92h ;# ">
[; ;pic16f1708.h: 8697: typedef union {
[; ;pic16f1708.h: 8698: struct {
[; ;pic16f1708.h: 8699: unsigned RA2PPS :5;
[; ;pic16f1708.h: 8700: };
[; ;pic16f1708.h: 8701: } RA2PPSbits_t;
[; ;pic16f1708.h: 8702: extern volatile RA2PPSbits_t RA2PPSbits @ 0xE92;
[; ;pic16f1708.h: 8711: extern volatile unsigned char RA4PPS @ 0xE94;
"8713
[; ;pic16f1708.h: 8713: asm("RA4PPS equ 0E94h");
[; <" RA4PPS equ 0E94h ;# ">
[; ;pic16f1708.h: 8716: typedef union {
[; ;pic16f1708.h: 8717: struct {
[; ;pic16f1708.h: 8718: unsigned RA4PPS :5;
[; ;pic16f1708.h: 8719: };
[; ;pic16f1708.h: 8720: } RA4PPSbits_t;
[; ;pic16f1708.h: 8721: extern volatile RA4PPSbits_t RA4PPSbits @ 0xE94;
[; ;pic16f1708.h: 8730: extern volatile unsigned char RA5PPS @ 0xE95;
"8732
[; ;pic16f1708.h: 8732: asm("RA5PPS equ 0E95h");
[; <" RA5PPS equ 0E95h ;# ">
[; ;pic16f1708.h: 8735: typedef union {
[; ;pic16f1708.h: 8736: struct {
[; ;pic16f1708.h: 8737: unsigned RA5PPS :5;
[; ;pic16f1708.h: 8738: };
[; ;pic16f1708.h: 8739: } RA5PPSbits_t;
[; ;pic16f1708.h: 8740: extern volatile RA5PPSbits_t RA5PPSbits @ 0xE95;
[; ;pic16f1708.h: 8749: extern volatile unsigned char RB4PPS @ 0xE9C;
"8751
[; ;pic16f1708.h: 8751: asm("RB4PPS equ 0E9Ch");
[; <" RB4PPS equ 0E9Ch ;# ">
[; ;pic16f1708.h: 8754: typedef union {
[; ;pic16f1708.h: 8755: struct {
[; ;pic16f1708.h: 8756: unsigned RB4PPS :5;
[; ;pic16f1708.h: 8757: };
[; ;pic16f1708.h: 8758: } RB4PPSbits_t;
[; ;pic16f1708.h: 8759: extern volatile RB4PPSbits_t RB4PPSbits @ 0xE9C;
[; ;pic16f1708.h: 8768: extern volatile unsigned char RB5PPS @ 0xE9D;
"8770
[; ;pic16f1708.h: 8770: asm("RB5PPS equ 0E9Dh");
[; <" RB5PPS equ 0E9Dh ;# ">
[; ;pic16f1708.h: 8773: typedef union {
[; ;pic16f1708.h: 8774: struct {
[; ;pic16f1708.h: 8775: unsigned RB5PPS :5;
[; ;pic16f1708.h: 8776: };
[; ;pic16f1708.h: 8777: } RB5PPSbits_t;
[; ;pic16f1708.h: 8778: extern volatile RB5PPSbits_t RB5PPSbits @ 0xE9D;
[; ;pic16f1708.h: 8787: extern volatile unsigned char RB6PPS @ 0xE9E;
"8789
[; ;pic16f1708.h: 8789: asm("RB6PPS equ 0E9Eh");
[; <" RB6PPS equ 0E9Eh ;# ">
[; ;pic16f1708.h: 8792: typedef union {
[; ;pic16f1708.h: 8793: struct {
[; ;pic16f1708.h: 8794: unsigned RB6PPS :5;
[; ;pic16f1708.h: 8795: };
[; ;pic16f1708.h: 8796: } RB6PPSbits_t;
[; ;pic16f1708.h: 8797: extern volatile RB6PPSbits_t RB6PPSbits @ 0xE9E;
[; ;pic16f1708.h: 8806: extern volatile unsigned char RB7PPS @ 0xE9F;
"8808
[; ;pic16f1708.h: 8808: asm("RB7PPS equ 0E9Fh");
[; <" RB7PPS equ 0E9Fh ;# ">
[; ;pic16f1708.h: 8811: typedef union {
[; ;pic16f1708.h: 8812: struct {
[; ;pic16f1708.h: 8813: unsigned RB7PPS :5;
[; ;pic16f1708.h: 8814: };
[; ;pic16f1708.h: 8815: } RB7PPSbits_t;
[; ;pic16f1708.h: 8816: extern volatile RB7PPSbits_t RB7PPSbits @ 0xE9F;
[; ;pic16f1708.h: 8825: extern volatile unsigned char RC0PPS @ 0xEA0;
"8827
[; ;pic16f1708.h: 8827: asm("RC0PPS equ 0EA0h");
[; <" RC0PPS equ 0EA0h ;# ">
[; ;pic16f1708.h: 8830: typedef union {
[; ;pic16f1708.h: 8831: struct {
[; ;pic16f1708.h: 8832: unsigned RC0PPS :5;
[; ;pic16f1708.h: 8833: };
[; ;pic16f1708.h: 8834: } RC0PPSbits_t;
[; ;pic16f1708.h: 8835: extern volatile RC0PPSbits_t RC0PPSbits @ 0xEA0;
[; ;pic16f1708.h: 8844: extern volatile unsigned char RC1PPS @ 0xEA1;
"8846
[; ;pic16f1708.h: 8846: asm("RC1PPS equ 0EA1h");
[; <" RC1PPS equ 0EA1h ;# ">
[; ;pic16f1708.h: 8849: typedef union {
[; ;pic16f1708.h: 8850: struct {
[; ;pic16f1708.h: 8851: unsigned RC1PPS :5;
[; ;pic16f1708.h: 8852: };
[; ;pic16f1708.h: 8853: } RC1PPSbits_t;
[; ;pic16f1708.h: 8854: extern volatile RC1PPSbits_t RC1PPSbits @ 0xEA1;
[; ;pic16f1708.h: 8863: extern volatile unsigned char RC2PPS @ 0xEA2;
"8865
[; ;pic16f1708.h: 8865: asm("RC2PPS equ 0EA2h");
[; <" RC2PPS equ 0EA2h ;# ">
[; ;pic16f1708.h: 8868: typedef union {
[; ;pic16f1708.h: 8869: struct {
[; ;pic16f1708.h: 8870: unsigned RC2PPS :5;
[; ;pic16f1708.h: 8871: };
[; ;pic16f1708.h: 8872: } RC2PPSbits_t;
[; ;pic16f1708.h: 8873: extern volatile RC2PPSbits_t RC2PPSbits @ 0xEA2;
[; ;pic16f1708.h: 8882: extern volatile unsigned char RC3PPS @ 0xEA3;
"8884
[; ;pic16f1708.h: 8884: asm("RC3PPS equ 0EA3h");
[; <" RC3PPS equ 0EA3h ;# ">
[; ;pic16f1708.h: 8887: typedef union {
[; ;pic16f1708.h: 8888: struct {
[; ;pic16f1708.h: 8889: unsigned RC3PPS :5;
[; ;pic16f1708.h: 8890: };
[; ;pic16f1708.h: 8891: } RC3PPSbits_t;
[; ;pic16f1708.h: 8892: extern volatile RC3PPSbits_t RC3PPSbits @ 0xEA3;
[; ;pic16f1708.h: 8901: extern volatile unsigned char RC4PPS @ 0xEA4;
"8903
[; ;pic16f1708.h: 8903: asm("RC4PPS equ 0EA4h");
[; <" RC4PPS equ 0EA4h ;# ">
[; ;pic16f1708.h: 8906: typedef union {
[; ;pic16f1708.h: 8907: struct {
[; ;pic16f1708.h: 8908: unsigned RC4PPS :5;
[; ;pic16f1708.h: 8909: };
[; ;pic16f1708.h: 8910: } RC4PPSbits_t;
[; ;pic16f1708.h: 8911: extern volatile RC4PPSbits_t RC4PPSbits @ 0xEA4;
[; ;pic16f1708.h: 8920: extern volatile unsigned char RC5PPS @ 0xEA5;
"8922
[; ;pic16f1708.h: 8922: asm("RC5PPS equ 0EA5h");
[; <" RC5PPS equ 0EA5h ;# ">
[; ;pic16f1708.h: 8925: typedef union {
[; ;pic16f1708.h: 8926: struct {
[; ;pic16f1708.h: 8927: unsigned RC5PPS :5;
[; ;pic16f1708.h: 8928: };
[; ;pic16f1708.h: 8929: } RC5PPSbits_t;
[; ;pic16f1708.h: 8930: extern volatile RC5PPSbits_t RC5PPSbits @ 0xEA5;
[; ;pic16f1708.h: 8939: extern volatile unsigned char RC6PPS @ 0xEA6;
"8941
[; ;pic16f1708.h: 8941: asm("RC6PPS equ 0EA6h");
[; <" RC6PPS equ 0EA6h ;# ">
[; ;pic16f1708.h: 8944: typedef union {
[; ;pic16f1708.h: 8945: struct {
[; ;pic16f1708.h: 8946: unsigned RC6PPS :5;
[; ;pic16f1708.h: 8947: };
[; ;pic16f1708.h: 8948: } RC6PPSbits_t;
[; ;pic16f1708.h: 8949: extern volatile RC6PPSbits_t RC6PPSbits @ 0xEA6;
[; ;pic16f1708.h: 8958: extern volatile unsigned char RC7PPS @ 0xEA7;
"8960
[; ;pic16f1708.h: 8960: asm("RC7PPS equ 0EA7h");
[; <" RC7PPS equ 0EA7h ;# ">
[; ;pic16f1708.h: 8963: typedef union {
[; ;pic16f1708.h: 8964: struct {
[; ;pic16f1708.h: 8965: unsigned RC7PPS :5;
[; ;pic16f1708.h: 8966: };
[; ;pic16f1708.h: 8967: } RC7PPSbits_t;
[; ;pic16f1708.h: 8968: extern volatile RC7PPSbits_t RC7PPSbits @ 0xEA7;
[; ;pic16f1708.h: 8977: extern volatile unsigned char CLCDATA @ 0xF0F;
"8979
[; ;pic16f1708.h: 8979: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1708.h: 8982: typedef union {
[; ;pic16f1708.h: 8983: struct {
[; ;pic16f1708.h: 8984: unsigned MCLC1OUT :1;
[; ;pic16f1708.h: 8985: unsigned MCLC2OUT :1;
[; ;pic16f1708.h: 8986: unsigned MCLC3OUT :1;
[; ;pic16f1708.h: 8987: };
[; ;pic16f1708.h: 8988: } CLCDATAbits_t;
[; ;pic16f1708.h: 8989: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1708.h: 9008: extern volatile unsigned char CLC1CON @ 0xF10;
"9010
[; ;pic16f1708.h: 9010: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1708.h: 9013: typedef union {
[; ;pic16f1708.h: 9014: struct {
[; ;pic16f1708.h: 9015: unsigned LC1MODE :3;
[; ;pic16f1708.h: 9016: unsigned LC1INTN :1;
[; ;pic16f1708.h: 9017: unsigned LC1INTP :1;
[; ;pic16f1708.h: 9018: unsigned LC1OUT :1;
[; ;pic16f1708.h: 9019: unsigned :1;
[; ;pic16f1708.h: 9020: unsigned LC1EN :1;
[; ;pic16f1708.h: 9021: };
[; ;pic16f1708.h: 9022: struct {
[; ;pic16f1708.h: 9023: unsigned LC1MODE0 :1;
[; ;pic16f1708.h: 9024: unsigned LC1MODE1 :1;
[; ;pic16f1708.h: 9025: unsigned LC1MODE2 :1;
[; ;pic16f1708.h: 9026: };
[; ;pic16f1708.h: 9027: struct {
[; ;pic16f1708.h: 9028: unsigned MODE :3;
[; ;pic16f1708.h: 9029: unsigned INTN :1;
[; ;pic16f1708.h: 9030: unsigned INTP :1;
[; ;pic16f1708.h: 9031: unsigned OUT :1;
[; ;pic16f1708.h: 9032: unsigned :1;
[; ;pic16f1708.h: 9033: unsigned EN :1;
[; ;pic16f1708.h: 9034: };
[; ;pic16f1708.h: 9035: struct {
[; ;pic16f1708.h: 9036: unsigned MODE0 :1;
[; ;pic16f1708.h: 9037: unsigned MODE1 :1;
[; ;pic16f1708.h: 9038: unsigned MODE2 :1;
[; ;pic16f1708.h: 9039: };
[; ;pic16f1708.h: 9040: } CLC1CONbits_t;
[; ;pic16f1708.h: 9041: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1708.h: 9125: extern volatile unsigned char CLC1POL @ 0xF11;
"9127
[; ;pic16f1708.h: 9127: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1708.h: 9130: typedef union {
[; ;pic16f1708.h: 9131: struct {
[; ;pic16f1708.h: 9132: unsigned LC1G1POL :1;
[; ;pic16f1708.h: 9133: unsigned LC1G2POL :1;
[; ;pic16f1708.h: 9134: unsigned LC1G3POL :1;
[; ;pic16f1708.h: 9135: unsigned LC1G4POL :1;
[; ;pic16f1708.h: 9136: unsigned :3;
[; ;pic16f1708.h: 9137: unsigned LC1POL :1;
[; ;pic16f1708.h: 9138: };
[; ;pic16f1708.h: 9139: struct {
[; ;pic16f1708.h: 9140: unsigned G1POL :1;
[; ;pic16f1708.h: 9141: unsigned G2POL :1;
[; ;pic16f1708.h: 9142: unsigned G3POL :1;
[; ;pic16f1708.h: 9143: unsigned G4POL :1;
[; ;pic16f1708.h: 9144: unsigned :3;
[; ;pic16f1708.h: 9145: unsigned POL :1;
[; ;pic16f1708.h: 9146: };
[; ;pic16f1708.h: 9147: } CLC1POLbits_t;
[; ;pic16f1708.h: 9148: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1708.h: 9202: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"9204
[; ;pic16f1708.h: 9204: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1708.h: 9207: typedef union {
[; ;pic16f1708.h: 9208: struct {
[; ;pic16f1708.h: 9209: unsigned LC1D1S0 :1;
[; ;pic16f1708.h: 9210: unsigned LC1D1S1 :1;
[; ;pic16f1708.h: 9211: unsigned LC1D1S2 :1;
[; ;pic16f1708.h: 9212: unsigned LC1D1S3 :1;
[; ;pic16f1708.h: 9213: unsigned LC1D1S4 :1;
[; ;pic16f1708.h: 9214: };
[; ;pic16f1708.h: 9215: struct {
[; ;pic16f1708.h: 9216: unsigned LC1D1S :8;
[; ;pic16f1708.h: 9217: };
[; ;pic16f1708.h: 9218: struct {
[; ;pic16f1708.h: 9219: unsigned D1S :8;
[; ;pic16f1708.h: 9220: };
[; ;pic16f1708.h: 9221: struct {
[; ;pic16f1708.h: 9222: unsigned D1S0 :1;
[; ;pic16f1708.h: 9223: unsigned D1S1 :1;
[; ;pic16f1708.h: 9224: unsigned D1S2 :1;
[; ;pic16f1708.h: 9225: unsigned D1S3 :1;
[; ;pic16f1708.h: 9226: unsigned D1S4 :1;
[; ;pic16f1708.h: 9227: };
[; ;pic16f1708.h: 9228: } CLC1SEL0bits_t;
[; ;pic16f1708.h: 9229: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1708.h: 9293: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"9295
[; ;pic16f1708.h: 9295: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1708.h: 9298: typedef union {
[; ;pic16f1708.h: 9299: struct {
[; ;pic16f1708.h: 9300: unsigned LC1D2S0 :1;
[; ;pic16f1708.h: 9301: unsigned LC1D2S1 :1;
[; ;pic16f1708.h: 9302: unsigned LC1D2S2 :1;
[; ;pic16f1708.h: 9303: unsigned LC1D2S3 :1;
[; ;pic16f1708.h: 9304: unsigned LC1D2S4 :1;
[; ;pic16f1708.h: 9305: };
[; ;pic16f1708.h: 9306: struct {
[; ;pic16f1708.h: 9307: unsigned LC1D2S :8;
[; ;pic16f1708.h: 9308: };
[; ;pic16f1708.h: 9309: struct {
[; ;pic16f1708.h: 9310: unsigned D2S :8;
[; ;pic16f1708.h: 9311: };
[; ;pic16f1708.h: 9312: struct {
[; ;pic16f1708.h: 9313: unsigned D2S0 :1;
[; ;pic16f1708.h: 9314: unsigned D2S1 :1;
[; ;pic16f1708.h: 9315: unsigned D2S2 :1;
[; ;pic16f1708.h: 9316: unsigned D2S3 :1;
[; ;pic16f1708.h: 9317: unsigned D2S4 :1;
[; ;pic16f1708.h: 9318: };
[; ;pic16f1708.h: 9319: } CLC1SEL1bits_t;
[; ;pic16f1708.h: 9320: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1708.h: 9384: extern volatile unsigned char CLC1SEL2 @ 0xF14;
"9386
[; ;pic16f1708.h: 9386: asm("CLC1SEL2 equ 0F14h");
[; <" CLC1SEL2 equ 0F14h ;# ">
[; ;pic16f1708.h: 9389: typedef union {
[; ;pic16f1708.h: 9390: struct {
[; ;pic16f1708.h: 9391: unsigned LC1D3S0 :1;
[; ;pic16f1708.h: 9392: unsigned LC1D3S1 :1;
[; ;pic16f1708.h: 9393: unsigned LC1D3S2 :1;
[; ;pic16f1708.h: 9394: unsigned LC1D3S3 :1;
[; ;pic16f1708.h: 9395: unsigned LC1D3S4 :1;
[; ;pic16f1708.h: 9396: };
[; ;pic16f1708.h: 9397: struct {
[; ;pic16f1708.h: 9398: unsigned LC1D3S :8;
[; ;pic16f1708.h: 9399: };
[; ;pic16f1708.h: 9400: struct {
[; ;pic16f1708.h: 9401: unsigned D3S :8;
[; ;pic16f1708.h: 9402: };
[; ;pic16f1708.h: 9403: struct {
[; ;pic16f1708.h: 9404: unsigned D3S0 :1;
[; ;pic16f1708.h: 9405: unsigned D3S1 :1;
[; ;pic16f1708.h: 9406: unsigned D3S2 :1;
[; ;pic16f1708.h: 9407: unsigned D3S3 :1;
[; ;pic16f1708.h: 9408: unsigned D3S4 :1;
[; ;pic16f1708.h: 9409: };
[; ;pic16f1708.h: 9410: } CLC1SEL2bits_t;
[; ;pic16f1708.h: 9411: extern volatile CLC1SEL2bits_t CLC1SEL2bits @ 0xF14;
[; ;pic16f1708.h: 9475: extern volatile unsigned char CLC1SEL3 @ 0xF15;
"9477
[; ;pic16f1708.h: 9477: asm("CLC1SEL3 equ 0F15h");
[; <" CLC1SEL3 equ 0F15h ;# ">
[; ;pic16f1708.h: 9480: typedef union {
[; ;pic16f1708.h: 9481: struct {
[; ;pic16f1708.h: 9482: unsigned LC1D4S0 :1;
[; ;pic16f1708.h: 9483: unsigned LC1D4S1 :1;
[; ;pic16f1708.h: 9484: unsigned LC1D4S2 :1;
[; ;pic16f1708.h: 9485: unsigned LC1D4S3 :1;
[; ;pic16f1708.h: 9486: unsigned LC1D4S4 :1;
[; ;pic16f1708.h: 9487: };
[; ;pic16f1708.h: 9488: struct {
[; ;pic16f1708.h: 9489: unsigned LC1D4S :8;
[; ;pic16f1708.h: 9490: };
[; ;pic16f1708.h: 9491: struct {
[; ;pic16f1708.h: 9492: unsigned D4S :8;
[; ;pic16f1708.h: 9493: };
[; ;pic16f1708.h: 9494: struct {
[; ;pic16f1708.h: 9495: unsigned D4S0 :1;
[; ;pic16f1708.h: 9496: unsigned D4S1 :1;
[; ;pic16f1708.h: 9497: unsigned D4S2 :1;
[; ;pic16f1708.h: 9498: unsigned D4S3 :1;
[; ;pic16f1708.h: 9499: unsigned D4S4 :1;
[; ;pic16f1708.h: 9500: };
[; ;pic16f1708.h: 9501: } CLC1SEL3bits_t;
[; ;pic16f1708.h: 9502: extern volatile CLC1SEL3bits_t CLC1SEL3bits @ 0xF15;
[; ;pic16f1708.h: 9566: extern volatile unsigned char CLC1GLS0 @ 0xF16;
"9568
[; ;pic16f1708.h: 9568: asm("CLC1GLS0 equ 0F16h");
[; <" CLC1GLS0 equ 0F16h ;# ">
[; ;pic16f1708.h: 9571: typedef union {
[; ;pic16f1708.h: 9572: struct {
[; ;pic16f1708.h: 9573: unsigned LC1G1D1N :1;
[; ;pic16f1708.h: 9574: unsigned LC1G1D1T :1;
[; ;pic16f1708.h: 9575: unsigned LC1G1D2N :1;
[; ;pic16f1708.h: 9576: unsigned LC1G1D2T :1;
[; ;pic16f1708.h: 9577: unsigned LC1G1D3N :1;
[; ;pic16f1708.h: 9578: unsigned LC1G1D3T :1;
[; ;pic16f1708.h: 9579: unsigned LC1G1D4N :1;
[; ;pic16f1708.h: 9580: unsigned LC1G1D4T :1;
[; ;pic16f1708.h: 9581: };
[; ;pic16f1708.h: 9582: struct {
[; ;pic16f1708.h: 9583: unsigned D1N :1;
[; ;pic16f1708.h: 9584: unsigned D1T :1;
[; ;pic16f1708.h: 9585: unsigned D2N :1;
[; ;pic16f1708.h: 9586: unsigned D2T :1;
[; ;pic16f1708.h: 9587: unsigned D3N :1;
[; ;pic16f1708.h: 9588: unsigned D3T :1;
[; ;pic16f1708.h: 9589: unsigned D4N :1;
[; ;pic16f1708.h: 9590: unsigned D4T :1;
[; ;pic16f1708.h: 9591: };
[; ;pic16f1708.h: 9592: } CLC1GLS0bits_t;
[; ;pic16f1708.h: 9593: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF16;
[; ;pic16f1708.h: 9677: extern volatile unsigned char CLC1GLS1 @ 0xF17;
"9679
[; ;pic16f1708.h: 9679: asm("CLC1GLS1 equ 0F17h");
[; <" CLC1GLS1 equ 0F17h ;# ">
[; ;pic16f1708.h: 9682: typedef union {
[; ;pic16f1708.h: 9683: struct {
[; ;pic16f1708.h: 9684: unsigned LC1G2D1N :1;
[; ;pic16f1708.h: 9685: unsigned LC1G2D1T :1;
[; ;pic16f1708.h: 9686: unsigned LC1G2D2N :1;
[; ;pic16f1708.h: 9687: unsigned LC1G2D2T :1;
[; ;pic16f1708.h: 9688: unsigned LC1G2D3N :1;
[; ;pic16f1708.h: 9689: unsigned LC1G2D3T :1;
[; ;pic16f1708.h: 9690: unsigned LC1G2D4N :1;
[; ;pic16f1708.h: 9691: unsigned LC1G2D4T :1;
[; ;pic16f1708.h: 9692: };
[; ;pic16f1708.h: 9693: struct {
[; ;pic16f1708.h: 9694: unsigned D1N :1;
[; ;pic16f1708.h: 9695: unsigned D1T :1;
[; ;pic16f1708.h: 9696: unsigned D2N :1;
[; ;pic16f1708.h: 9697: unsigned D2T :1;
[; ;pic16f1708.h: 9698: unsigned D3N :1;
[; ;pic16f1708.h: 9699: unsigned D3T :1;
[; ;pic16f1708.h: 9700: unsigned D4N :1;
[; ;pic16f1708.h: 9701: unsigned D4T :1;
[; ;pic16f1708.h: 9702: };
[; ;pic16f1708.h: 9703: } CLC1GLS1bits_t;
[; ;pic16f1708.h: 9704: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF17;
[; ;pic16f1708.h: 9788: extern volatile unsigned char CLC1GLS2 @ 0xF18;
"9790
[; ;pic16f1708.h: 9790: asm("CLC1GLS2 equ 0F18h");
[; <" CLC1GLS2 equ 0F18h ;# ">
[; ;pic16f1708.h: 9793: typedef union {
[; ;pic16f1708.h: 9794: struct {
[; ;pic16f1708.h: 9795: unsigned LC1G3D1N :1;
[; ;pic16f1708.h: 9796: unsigned LC1G3D1T :1;
[; ;pic16f1708.h: 9797: unsigned LC1G3D2N :1;
[; ;pic16f1708.h: 9798: unsigned LC1G3D2T :1;
[; ;pic16f1708.h: 9799: unsigned LC1G3D3N :1;
[; ;pic16f1708.h: 9800: unsigned LC1G3D3T :1;
[; ;pic16f1708.h: 9801: unsigned LC1G3D4N :1;
[; ;pic16f1708.h: 9802: unsigned LC1G3D4T :1;
[; ;pic16f1708.h: 9803: };
[; ;pic16f1708.h: 9804: struct {
[; ;pic16f1708.h: 9805: unsigned D1N :1;
[; ;pic16f1708.h: 9806: unsigned D1T :1;
[; ;pic16f1708.h: 9807: unsigned D2N :1;
[; ;pic16f1708.h: 9808: unsigned D2T :1;
[; ;pic16f1708.h: 9809: unsigned D3N :1;
[; ;pic16f1708.h: 9810: unsigned D3T :1;
[; ;pic16f1708.h: 9811: unsigned D4N :1;
[; ;pic16f1708.h: 9812: unsigned D4T :1;
[; ;pic16f1708.h: 9813: };
[; ;pic16f1708.h: 9814: } CLC1GLS2bits_t;
[; ;pic16f1708.h: 9815: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF18;
[; ;pic16f1708.h: 9899: extern volatile unsigned char CLC1GLS3 @ 0xF19;
"9901
[; ;pic16f1708.h: 9901: asm("CLC1GLS3 equ 0F19h");
[; <" CLC1GLS3 equ 0F19h ;# ">
[; ;pic16f1708.h: 9904: typedef union {
[; ;pic16f1708.h: 9905: struct {
[; ;pic16f1708.h: 9906: unsigned LC1G4D1N :1;
[; ;pic16f1708.h: 9907: unsigned LC1G4D1T :1;
[; ;pic16f1708.h: 9908: unsigned LC1G4D2N :1;
[; ;pic16f1708.h: 9909: unsigned LC1G4D2T :1;
[; ;pic16f1708.h: 9910: unsigned LC1G4D3N :1;
[; ;pic16f1708.h: 9911: unsigned LC1G4D3T :1;
[; ;pic16f1708.h: 9912: unsigned LC1G4D4N :1;
[; ;pic16f1708.h: 9913: unsigned LC1G4D4T :1;
[; ;pic16f1708.h: 9914: };
[; ;pic16f1708.h: 9915: struct {
[; ;pic16f1708.h: 9916: unsigned G4D1N :1;
[; ;pic16f1708.h: 9917: unsigned G4D1T :1;
[; ;pic16f1708.h: 9918: unsigned G4D2N :1;
[; ;pic16f1708.h: 9919: unsigned G4D2T :1;
[; ;pic16f1708.h: 9920: unsigned G4D3N :1;
[; ;pic16f1708.h: 9921: unsigned G4D3T :1;
[; ;pic16f1708.h: 9922: unsigned G4D4N :1;
[; ;pic16f1708.h: 9923: unsigned G4D4T :1;
[; ;pic16f1708.h: 9924: };
[; ;pic16f1708.h: 9925: } CLC1GLS3bits_t;
[; ;pic16f1708.h: 9926: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF19;
[; ;pic16f1708.h: 10010: extern volatile unsigned char CLC2CON @ 0xF1A;
"10012
[; ;pic16f1708.h: 10012: asm("CLC2CON equ 0F1Ah");
[; <" CLC2CON equ 0F1Ah ;# ">
[; ;pic16f1708.h: 10015: typedef union {
[; ;pic16f1708.h: 10016: struct {
[; ;pic16f1708.h: 10017: unsigned LC2MODE :3;
[; ;pic16f1708.h: 10018: unsigned LC2INTN :1;
[; ;pic16f1708.h: 10019: unsigned LC2INTP :1;
[; ;pic16f1708.h: 10020: unsigned LC2OUT :1;
[; ;pic16f1708.h: 10021: unsigned :1;
[; ;pic16f1708.h: 10022: unsigned LC2EN :1;
[; ;pic16f1708.h: 10023: };
[; ;pic16f1708.h: 10024: struct {
[; ;pic16f1708.h: 10025: unsigned LC2MODE0 :1;
[; ;pic16f1708.h: 10026: unsigned LC2MODE1 :1;
[; ;pic16f1708.h: 10027: unsigned LC2MODE2 :1;
[; ;pic16f1708.h: 10028: };
[; ;pic16f1708.h: 10029: struct {
[; ;pic16f1708.h: 10030: unsigned MODE :3;
[; ;pic16f1708.h: 10031: unsigned INTN :1;
[; ;pic16f1708.h: 10032: unsigned INTP :1;
[; ;pic16f1708.h: 10033: unsigned OUT :1;
[; ;pic16f1708.h: 10034: unsigned :1;
[; ;pic16f1708.h: 10035: unsigned EN :1;
[; ;pic16f1708.h: 10036: };
[; ;pic16f1708.h: 10037: struct {
[; ;pic16f1708.h: 10038: unsigned MODE0 :1;
[; ;pic16f1708.h: 10039: unsigned MODE1 :1;
[; ;pic16f1708.h: 10040: unsigned MODE2 :1;
[; ;pic16f1708.h: 10041: };
[; ;pic16f1708.h: 10042: } CLC2CONbits_t;
[; ;pic16f1708.h: 10043: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF1A;
[; ;pic16f1708.h: 10127: extern volatile unsigned char CLC2POL @ 0xF1B;
"10129
[; ;pic16f1708.h: 10129: asm("CLC2POL equ 0F1Bh");
[; <" CLC2POL equ 0F1Bh ;# ">
[; ;pic16f1708.h: 10132: typedef union {
[; ;pic16f1708.h: 10133: struct {
[; ;pic16f1708.h: 10134: unsigned LC2G1POL :1;
[; ;pic16f1708.h: 10135: unsigned LC2G2POL :1;
[; ;pic16f1708.h: 10136: unsigned LC2G3POL :1;
[; ;pic16f1708.h: 10137: unsigned LC2G4POL :1;
[; ;pic16f1708.h: 10138: unsigned :3;
[; ;pic16f1708.h: 10139: unsigned LC2POL :1;
[; ;pic16f1708.h: 10140: };
[; ;pic16f1708.h: 10141: struct {
[; ;pic16f1708.h: 10142: unsigned G1POL :1;
[; ;pic16f1708.h: 10143: unsigned G2POL :1;
[; ;pic16f1708.h: 10144: unsigned G3POL :1;
[; ;pic16f1708.h: 10145: unsigned G4POL :1;
[; ;pic16f1708.h: 10146: unsigned :3;
[; ;pic16f1708.h: 10147: unsigned POL :1;
[; ;pic16f1708.h: 10148: };
[; ;pic16f1708.h: 10149: } CLC2POLbits_t;
[; ;pic16f1708.h: 10150: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF1B;
[; ;pic16f1708.h: 10204: extern volatile unsigned char CLC2SEL0 @ 0xF1C;
"10206
[; ;pic16f1708.h: 10206: asm("CLC2SEL0 equ 0F1Ch");
[; <" CLC2SEL0 equ 0F1Ch ;# ">
[; ;pic16f1708.h: 10209: typedef union {
[; ;pic16f1708.h: 10210: struct {
[; ;pic16f1708.h: 10211: unsigned LC2D1S0 :1;
[; ;pic16f1708.h: 10212: unsigned LC2D1S1 :1;
[; ;pic16f1708.h: 10213: unsigned LC2D1S2 :1;
[; ;pic16f1708.h: 10214: unsigned LC2D1S3 :1;
[; ;pic16f1708.h: 10215: unsigned LC2D1S4 :1;
[; ;pic16f1708.h: 10216: };
[; ;pic16f1708.h: 10217: struct {
[; ;pic16f1708.h: 10218: unsigned LC2D1S :8;
[; ;pic16f1708.h: 10219: };
[; ;pic16f1708.h: 10220: struct {
[; ;pic16f1708.h: 10221: unsigned D1S :8;
[; ;pic16f1708.h: 10222: };
[; ;pic16f1708.h: 10223: struct {
[; ;pic16f1708.h: 10224: unsigned D1S0 :1;
[; ;pic16f1708.h: 10225: unsigned D1S1 :1;
[; ;pic16f1708.h: 10226: unsigned D1S2 :1;
[; ;pic16f1708.h: 10227: unsigned D1S3 :1;
[; ;pic16f1708.h: 10228: unsigned D1S4 :1;
[; ;pic16f1708.h: 10229: };
[; ;pic16f1708.h: 10230: } CLC2SEL0bits_t;
[; ;pic16f1708.h: 10231: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1C;
[; ;pic16f1708.h: 10295: extern volatile unsigned char CLC2SEL1 @ 0xF1D;
"10297
[; ;pic16f1708.h: 10297: asm("CLC2SEL1 equ 0F1Dh");
[; <" CLC2SEL1 equ 0F1Dh ;# ">
[; ;pic16f1708.h: 10300: typedef union {
[; ;pic16f1708.h: 10301: struct {
[; ;pic16f1708.h: 10302: unsigned LC2D2S0 :1;
[; ;pic16f1708.h: 10303: unsigned LC2D2S1 :1;
[; ;pic16f1708.h: 10304: unsigned LC2D2S2 :1;
[; ;pic16f1708.h: 10305: unsigned LC2D2S3 :1;
[; ;pic16f1708.h: 10306: unsigned LC2D2S4 :1;
[; ;pic16f1708.h: 10307: };
[; ;pic16f1708.h: 10308: struct {
[; ;pic16f1708.h: 10309: unsigned LC2D2S :8;
[; ;pic16f1708.h: 10310: };
[; ;pic16f1708.h: 10311: struct {
[; ;pic16f1708.h: 10312: unsigned D2S :8;
[; ;pic16f1708.h: 10313: };
[; ;pic16f1708.h: 10314: struct {
[; ;pic16f1708.h: 10315: unsigned D2S0 :1;
[; ;pic16f1708.h: 10316: unsigned D2S1 :1;
[; ;pic16f1708.h: 10317: unsigned D2S2 :1;
[; ;pic16f1708.h: 10318: unsigned D2S3 :1;
[; ;pic16f1708.h: 10319: unsigned D2S4 :1;
[; ;pic16f1708.h: 10320: };
[; ;pic16f1708.h: 10321: } CLC2SEL1bits_t;
[; ;pic16f1708.h: 10322: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1D;
[; ;pic16f1708.h: 10386: extern volatile unsigned char CLC2SEL2 @ 0xF1E;
"10388
[; ;pic16f1708.h: 10388: asm("CLC2SEL2 equ 0F1Eh");
[; <" CLC2SEL2 equ 0F1Eh ;# ">
[; ;pic16f1708.h: 10391: typedef union {
[; ;pic16f1708.h: 10392: struct {
[; ;pic16f1708.h: 10393: unsigned LC2D3S0 :1;
[; ;pic16f1708.h: 10394: unsigned LC2D3S1 :1;
[; ;pic16f1708.h: 10395: unsigned LC2D3S2 :1;
[; ;pic16f1708.h: 10396: unsigned LC2D3S3 :1;
[; ;pic16f1708.h: 10397: unsigned LC2D3S4 :1;
[; ;pic16f1708.h: 10398: };
[; ;pic16f1708.h: 10399: struct {
[; ;pic16f1708.h: 10400: unsigned LC2D3S :8;
[; ;pic16f1708.h: 10401: };
[; ;pic16f1708.h: 10402: struct {
[; ;pic16f1708.h: 10403: unsigned D3S :8;
[; ;pic16f1708.h: 10404: };
[; ;pic16f1708.h: 10405: struct {
[; ;pic16f1708.h: 10406: unsigned D3S0 :1;
[; ;pic16f1708.h: 10407: unsigned D3S1 :1;
[; ;pic16f1708.h: 10408: unsigned D3S2 :1;
[; ;pic16f1708.h: 10409: unsigned D3S3 :1;
[; ;pic16f1708.h: 10410: unsigned D3S4 :1;
[; ;pic16f1708.h: 10411: };
[; ;pic16f1708.h: 10412: } CLC2SEL2bits_t;
[; ;pic16f1708.h: 10413: extern volatile CLC2SEL2bits_t CLC2SEL2bits @ 0xF1E;
[; ;pic16f1708.h: 10477: extern volatile unsigned char CLC2SEL3 @ 0xF1F;
"10479
[; ;pic16f1708.h: 10479: asm("CLC2SEL3 equ 0F1Fh");
[; <" CLC2SEL3 equ 0F1Fh ;# ">
[; ;pic16f1708.h: 10482: typedef union {
[; ;pic16f1708.h: 10483: struct {
[; ;pic16f1708.h: 10484: unsigned LC2D4S0 :1;
[; ;pic16f1708.h: 10485: unsigned LC2D4S1 :1;
[; ;pic16f1708.h: 10486: unsigned LC2D4S2 :1;
[; ;pic16f1708.h: 10487: unsigned LC2D4S3 :1;
[; ;pic16f1708.h: 10488: unsigned LC2D4S4 :1;
[; ;pic16f1708.h: 10489: };
[; ;pic16f1708.h: 10490: struct {
[; ;pic16f1708.h: 10491: unsigned LC2D4S :8;
[; ;pic16f1708.h: 10492: };
[; ;pic16f1708.h: 10493: struct {
[; ;pic16f1708.h: 10494: unsigned D4S :8;
[; ;pic16f1708.h: 10495: };
[; ;pic16f1708.h: 10496: struct {
[; ;pic16f1708.h: 10497: unsigned D4S0 :1;
[; ;pic16f1708.h: 10498: unsigned D4S1 :1;
[; ;pic16f1708.h: 10499: unsigned D4S2 :1;
[; ;pic16f1708.h: 10500: unsigned D4S3 :1;
[; ;pic16f1708.h: 10501: unsigned D4S4 :1;
[; ;pic16f1708.h: 10502: };
[; ;pic16f1708.h: 10503: } CLC2SEL3bits_t;
[; ;pic16f1708.h: 10504: extern volatile CLC2SEL3bits_t CLC2SEL3bits @ 0xF1F;
[; ;pic16f1708.h: 10568: extern volatile unsigned char CLC2GLS0 @ 0xF20;
"10570
[; ;pic16f1708.h: 10570: asm("CLC2GLS0 equ 0F20h");
[; <" CLC2GLS0 equ 0F20h ;# ">
[; ;pic16f1708.h: 10573: typedef union {
[; ;pic16f1708.h: 10574: struct {
[; ;pic16f1708.h: 10575: unsigned LC2G1D1N :1;
[; ;pic16f1708.h: 10576: unsigned LC2G1D1T :1;
[; ;pic16f1708.h: 10577: unsigned LC2G1D2N :1;
[; ;pic16f1708.h: 10578: unsigned LC2G1D2T :1;
[; ;pic16f1708.h: 10579: unsigned LC2G1D3N :1;
[; ;pic16f1708.h: 10580: unsigned LC2G1D3T :1;
[; ;pic16f1708.h: 10581: unsigned LC2G1D4N :1;
[; ;pic16f1708.h: 10582: unsigned LC2G1D4T :1;
[; ;pic16f1708.h: 10583: };
[; ;pic16f1708.h: 10584: struct {
[; ;pic16f1708.h: 10585: unsigned D1N :1;
[; ;pic16f1708.h: 10586: unsigned D1T :1;
[; ;pic16f1708.h: 10587: unsigned D2N :1;
[; ;pic16f1708.h: 10588: unsigned D2T :1;
[; ;pic16f1708.h: 10589: unsigned D3N :1;
[; ;pic16f1708.h: 10590: unsigned D3T :1;
[; ;pic16f1708.h: 10591: unsigned D4N :1;
[; ;pic16f1708.h: 10592: unsigned D4T :1;
[; ;pic16f1708.h: 10593: };
[; ;pic16f1708.h: 10594: } CLC2GLS0bits_t;
[; ;pic16f1708.h: 10595: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF20;
[; ;pic16f1708.h: 10679: extern volatile unsigned char CLC2GLS1 @ 0xF21;
"10681
[; ;pic16f1708.h: 10681: asm("CLC2GLS1 equ 0F21h");
[; <" CLC2GLS1 equ 0F21h ;# ">
[; ;pic16f1708.h: 10684: typedef union {
[; ;pic16f1708.h: 10685: struct {
[; ;pic16f1708.h: 10686: unsigned LC2G2D1N :1;
[; ;pic16f1708.h: 10687: unsigned LC2G2D1T :1;
[; ;pic16f1708.h: 10688: unsigned LC2G2D2N :1;
[; ;pic16f1708.h: 10689: unsigned LC2G2D2T :1;
[; ;pic16f1708.h: 10690: unsigned LC2G2D3N :1;
[; ;pic16f1708.h: 10691: unsigned LC2G2D3T :1;
[; ;pic16f1708.h: 10692: unsigned LC2G2D4N :1;
[; ;pic16f1708.h: 10693: unsigned LC2G2D4T :1;
[; ;pic16f1708.h: 10694: };
[; ;pic16f1708.h: 10695: struct {
[; ;pic16f1708.h: 10696: unsigned D1N :1;
[; ;pic16f1708.h: 10697: unsigned D1T :1;
[; ;pic16f1708.h: 10698: unsigned D2N :1;
[; ;pic16f1708.h: 10699: unsigned D2T :1;
[; ;pic16f1708.h: 10700: unsigned D3N :1;
[; ;pic16f1708.h: 10701: unsigned D3T :1;
[; ;pic16f1708.h: 10702: unsigned D4N :1;
[; ;pic16f1708.h: 10703: unsigned D4T :1;
[; ;pic16f1708.h: 10704: };
[; ;pic16f1708.h: 10705: } CLC2GLS1bits_t;
[; ;pic16f1708.h: 10706: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF21;
[; ;pic16f1708.h: 10790: extern volatile unsigned char CLC2GLS2 @ 0xF22;
"10792
[; ;pic16f1708.h: 10792: asm("CLC2GLS2 equ 0F22h");
[; <" CLC2GLS2 equ 0F22h ;# ">
[; ;pic16f1708.h: 10795: typedef union {
[; ;pic16f1708.h: 10796: struct {
[; ;pic16f1708.h: 10797: unsigned LC2G3D1N :1;
[; ;pic16f1708.h: 10798: unsigned LC2G3D1T :1;
[; ;pic16f1708.h: 10799: unsigned LC2G3D2N :1;
[; ;pic16f1708.h: 10800: unsigned LC2G3D2T :1;
[; ;pic16f1708.h: 10801: unsigned LC2G3D3N :1;
[; ;pic16f1708.h: 10802: unsigned LC2G3D3T :1;
[; ;pic16f1708.h: 10803: unsigned LC2G3D4N :1;
[; ;pic16f1708.h: 10804: unsigned LC2G3D4T :1;
[; ;pic16f1708.h: 10805: };
[; ;pic16f1708.h: 10806: struct {
[; ;pic16f1708.h: 10807: unsigned D1N :1;
[; ;pic16f1708.h: 10808: unsigned D1T :1;
[; ;pic16f1708.h: 10809: unsigned D2N :1;
[; ;pic16f1708.h: 10810: unsigned D2T :1;
[; ;pic16f1708.h: 10811: unsigned D3N :1;
[; ;pic16f1708.h: 10812: unsigned D3T :1;
[; ;pic16f1708.h: 10813: unsigned D4N :1;
[; ;pic16f1708.h: 10814: unsigned D4T :1;
[; ;pic16f1708.h: 10815: };
[; ;pic16f1708.h: 10816: } CLC2GLS2bits_t;
[; ;pic16f1708.h: 10817: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF22;
[; ;pic16f1708.h: 10901: extern volatile unsigned char CLC2GLS3 @ 0xF23;
"10903
[; ;pic16f1708.h: 10903: asm("CLC2GLS3 equ 0F23h");
[; <" CLC2GLS3 equ 0F23h ;# ">
[; ;pic16f1708.h: 10906: typedef union {
[; ;pic16f1708.h: 10907: struct {
[; ;pic16f1708.h: 10908: unsigned LC2G4D1N :1;
[; ;pic16f1708.h: 10909: unsigned LC2G4D1T :1;
[; ;pic16f1708.h: 10910: unsigned LC2G4D2N :1;
[; ;pic16f1708.h: 10911: unsigned LC2G4D2T :1;
[; ;pic16f1708.h: 10912: unsigned LC2G4D3N :1;
[; ;pic16f1708.h: 10913: unsigned LC2G4D3T :1;
[; ;pic16f1708.h: 10914: unsigned LC2G4D4N :1;
[; ;pic16f1708.h: 10915: unsigned LC2G4D4T :1;
[; ;pic16f1708.h: 10916: };
[; ;pic16f1708.h: 10917: struct {
[; ;pic16f1708.h: 10918: unsigned G4D1N :1;
[; ;pic16f1708.h: 10919: unsigned G4D1T :1;
[; ;pic16f1708.h: 10920: unsigned G4D2N :1;
[; ;pic16f1708.h: 10921: unsigned G4D2T :1;
[; ;pic16f1708.h: 10922: unsigned G4D3N :1;
[; ;pic16f1708.h: 10923: unsigned G4D3T :1;
[; ;pic16f1708.h: 10924: unsigned G4D4N :1;
[; ;pic16f1708.h: 10925: unsigned G4D4T :1;
[; ;pic16f1708.h: 10926: };
[; ;pic16f1708.h: 10927: } CLC2GLS3bits_t;
[; ;pic16f1708.h: 10928: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF23;
[; ;pic16f1708.h: 11012: extern volatile unsigned char CLC3CON @ 0xF24;
"11014
[; ;pic16f1708.h: 11014: asm("CLC3CON equ 0F24h");
[; <" CLC3CON equ 0F24h ;# ">
[; ;pic16f1708.h: 11017: typedef union {
[; ;pic16f1708.h: 11018: struct {
[; ;pic16f1708.h: 11019: unsigned LC3MODE :3;
[; ;pic16f1708.h: 11020: unsigned LC3INTN :1;
[; ;pic16f1708.h: 11021: unsigned LC3INTP :1;
[; ;pic16f1708.h: 11022: unsigned LC3OUT :1;
[; ;pic16f1708.h: 11023: unsigned :1;
[; ;pic16f1708.h: 11024: unsigned LC3EN :1;
[; ;pic16f1708.h: 11025: };
[; ;pic16f1708.h: 11026: struct {
[; ;pic16f1708.h: 11027: unsigned LC3MODE0 :1;
[; ;pic16f1708.h: 11028: unsigned LC3MODE1 :1;
[; ;pic16f1708.h: 11029: unsigned LC3MODE2 :1;
[; ;pic16f1708.h: 11030: };
[; ;pic16f1708.h: 11031: struct {
[; ;pic16f1708.h: 11032: unsigned MODE :3;
[; ;pic16f1708.h: 11033: unsigned INTN :1;
[; ;pic16f1708.h: 11034: unsigned INTP :1;
[; ;pic16f1708.h: 11035: unsigned OUT :1;
[; ;pic16f1708.h: 11036: unsigned :1;
[; ;pic16f1708.h: 11037: unsigned EN :1;
[; ;pic16f1708.h: 11038: };
[; ;pic16f1708.h: 11039: struct {
[; ;pic16f1708.h: 11040: unsigned MODE0 :1;
[; ;pic16f1708.h: 11041: unsigned MODE1 :1;
[; ;pic16f1708.h: 11042: unsigned MODE2 :1;
[; ;pic16f1708.h: 11043: };
[; ;pic16f1708.h: 11044: } CLC3CONbits_t;
[; ;pic16f1708.h: 11045: extern volatile CLC3CONbits_t CLC3CONbits @ 0xF24;
[; ;pic16f1708.h: 11129: extern volatile unsigned char CLC3POL @ 0xF25;
"11131
[; ;pic16f1708.h: 11131: asm("CLC3POL equ 0F25h");
[; <" CLC3POL equ 0F25h ;# ">
[; ;pic16f1708.h: 11134: typedef union {
[; ;pic16f1708.h: 11135: struct {
[; ;pic16f1708.h: 11136: unsigned LC3G1POL :1;
[; ;pic16f1708.h: 11137: unsigned LC3G2POL :1;
[; ;pic16f1708.h: 11138: unsigned LC3G3POL :1;
[; ;pic16f1708.h: 11139: unsigned LC3G4POL :1;
[; ;pic16f1708.h: 11140: unsigned :3;
[; ;pic16f1708.h: 11141: unsigned LC3POL :1;
[; ;pic16f1708.h: 11142: };
[; ;pic16f1708.h: 11143: struct {
[; ;pic16f1708.h: 11144: unsigned G1POL :1;
[; ;pic16f1708.h: 11145: unsigned G2POL :1;
[; ;pic16f1708.h: 11146: unsigned G3POL :1;
[; ;pic16f1708.h: 11147: unsigned G4POL :1;
[; ;pic16f1708.h: 11148: unsigned :3;
[; ;pic16f1708.h: 11149: unsigned POL :1;
[; ;pic16f1708.h: 11150: };
[; ;pic16f1708.h: 11151: } CLC3POLbits_t;
[; ;pic16f1708.h: 11152: extern volatile CLC3POLbits_t CLC3POLbits @ 0xF25;
[; ;pic16f1708.h: 11206: extern volatile unsigned char CLC3SEL0 @ 0xF26;
"11208
[; ;pic16f1708.h: 11208: asm("CLC3SEL0 equ 0F26h");
[; <" CLC3SEL0 equ 0F26h ;# ">
[; ;pic16f1708.h: 11211: typedef union {
[; ;pic16f1708.h: 11212: struct {
[; ;pic16f1708.h: 11213: unsigned LC3D1S0 :1;
[; ;pic16f1708.h: 11214: unsigned LC3D1S1 :1;
[; ;pic16f1708.h: 11215: unsigned LC3D1S2 :1;
[; ;pic16f1708.h: 11216: unsigned LC3D1S3 :1;
[; ;pic16f1708.h: 11217: unsigned LC3D1S4 :1;
[; ;pic16f1708.h: 11218: };
[; ;pic16f1708.h: 11219: struct {
[; ;pic16f1708.h: 11220: unsigned LC3D1S :8;
[; ;pic16f1708.h: 11221: };
[; ;pic16f1708.h: 11222: struct {
[; ;pic16f1708.h: 11223: unsigned D1S :8;
[; ;pic16f1708.h: 11224: };
[; ;pic16f1708.h: 11225: struct {
[; ;pic16f1708.h: 11226: unsigned D1S0 :1;
[; ;pic16f1708.h: 11227: unsigned D1S1 :1;
[; ;pic16f1708.h: 11228: unsigned D1S2 :1;
[; ;pic16f1708.h: 11229: unsigned D1S3 :1;
[; ;pic16f1708.h: 11230: unsigned D1S4 :1;
[; ;pic16f1708.h: 11231: };
[; ;pic16f1708.h: 11232: } CLC3SEL0bits_t;
[; ;pic16f1708.h: 11233: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xF26;
[; ;pic16f1708.h: 11297: extern volatile unsigned char CLC3SEL1 @ 0xF27;
"11299
[; ;pic16f1708.h: 11299: asm("CLC3SEL1 equ 0F27h");
[; <" CLC3SEL1 equ 0F27h ;# ">
[; ;pic16f1708.h: 11302: typedef union {
[; ;pic16f1708.h: 11303: struct {
[; ;pic16f1708.h: 11304: unsigned LC3D2S0 :1;
[; ;pic16f1708.h: 11305: unsigned LC3D2S1 :1;
[; ;pic16f1708.h: 11306: unsigned LC3D2S2 :1;
[; ;pic16f1708.h: 11307: unsigned LC3D2S3 :1;
[; ;pic16f1708.h: 11308: unsigned LC3D2S4 :1;
[; ;pic16f1708.h: 11309: };
[; ;pic16f1708.h: 11310: struct {
[; ;pic16f1708.h: 11311: unsigned LC3D2S :8;
[; ;pic16f1708.h: 11312: };
[; ;pic16f1708.h: 11313: struct {
[; ;pic16f1708.h: 11314: unsigned D2S :8;
[; ;pic16f1708.h: 11315: };
[; ;pic16f1708.h: 11316: struct {
[; ;pic16f1708.h: 11317: unsigned D2S0 :1;
[; ;pic16f1708.h: 11318: unsigned D2S1 :1;
[; ;pic16f1708.h: 11319: unsigned D2S2 :1;
[; ;pic16f1708.h: 11320: unsigned D2S3 :1;
[; ;pic16f1708.h: 11321: unsigned D2S4 :1;
[; ;pic16f1708.h: 11322: };
[; ;pic16f1708.h: 11323: } CLC3SEL1bits_t;
[; ;pic16f1708.h: 11324: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xF27;
[; ;pic16f1708.h: 11388: extern volatile unsigned char CLC3SEL2 @ 0xF28;
"11390
[; ;pic16f1708.h: 11390: asm("CLC3SEL2 equ 0F28h");
[; <" CLC3SEL2 equ 0F28h ;# ">
[; ;pic16f1708.h: 11393: typedef union {
[; ;pic16f1708.h: 11394: struct {
[; ;pic16f1708.h: 11395: unsigned LC3D3S0 :1;
[; ;pic16f1708.h: 11396: unsigned LC3D3S1 :1;
[; ;pic16f1708.h: 11397: unsigned LC3D3S2 :1;
[; ;pic16f1708.h: 11398: unsigned LC3D3S3 :1;
[; ;pic16f1708.h: 11399: unsigned LC3D3S4 :1;
[; ;pic16f1708.h: 11400: };
[; ;pic16f1708.h: 11401: struct {
[; ;pic16f1708.h: 11402: unsigned LC3D3S :8;
[; ;pic16f1708.h: 11403: };
[; ;pic16f1708.h: 11404: struct {
[; ;pic16f1708.h: 11405: unsigned D3S :8;
[; ;pic16f1708.h: 11406: };
[; ;pic16f1708.h: 11407: struct {
[; ;pic16f1708.h: 11408: unsigned D3S0 :1;
[; ;pic16f1708.h: 11409: unsigned D3S1 :1;
[; ;pic16f1708.h: 11410: unsigned D3S2 :1;
[; ;pic16f1708.h: 11411: unsigned D3S3 :1;
[; ;pic16f1708.h: 11412: unsigned D3S4 :1;
[; ;pic16f1708.h: 11413: };
[; ;pic16f1708.h: 11414: } CLC3SEL2bits_t;
[; ;pic16f1708.h: 11415: extern volatile CLC3SEL2bits_t CLC3SEL2bits @ 0xF28;
[; ;pic16f1708.h: 11479: extern volatile unsigned char CLC3SEL3 @ 0xF29;
"11481
[; ;pic16f1708.h: 11481: asm("CLC3SEL3 equ 0F29h");
[; <" CLC3SEL3 equ 0F29h ;# ">
[; ;pic16f1708.h: 11484: typedef union {
[; ;pic16f1708.h: 11485: struct {
[; ;pic16f1708.h: 11486: unsigned LC3D4S0 :1;
[; ;pic16f1708.h: 11487: unsigned LC3D4S1 :1;
[; ;pic16f1708.h: 11488: unsigned LC3D4S2 :1;
[; ;pic16f1708.h: 11489: unsigned LC3D4S3 :1;
[; ;pic16f1708.h: 11490: unsigned LC3D4S4 :1;
[; ;pic16f1708.h: 11491: };
[; ;pic16f1708.h: 11492: struct {
[; ;pic16f1708.h: 11493: unsigned LC3D4S :8;
[; ;pic16f1708.h: 11494: };
[; ;pic16f1708.h: 11495: struct {
[; ;pic16f1708.h: 11496: unsigned D4S :8;
[; ;pic16f1708.h: 11497: };
[; ;pic16f1708.h: 11498: struct {
[; ;pic16f1708.h: 11499: unsigned D4S0 :1;
[; ;pic16f1708.h: 11500: unsigned D4S1 :1;
[; ;pic16f1708.h: 11501: unsigned D4S2 :1;
[; ;pic16f1708.h: 11502: unsigned D4S3 :1;
[; ;pic16f1708.h: 11503: unsigned D4S4 :1;
[; ;pic16f1708.h: 11504: };
[; ;pic16f1708.h: 11505: } CLC3SEL3bits_t;
[; ;pic16f1708.h: 11506: extern volatile CLC3SEL3bits_t CLC3SEL3bits @ 0xF29;
[; ;pic16f1708.h: 11570: extern volatile unsigned char CLC3GLS0 @ 0xF2A;
"11572
[; ;pic16f1708.h: 11572: asm("CLC3GLS0 equ 0F2Ah");
[; <" CLC3GLS0 equ 0F2Ah ;# ">
[; ;pic16f1708.h: 11575: typedef union {
[; ;pic16f1708.h: 11576: struct {
[; ;pic16f1708.h: 11577: unsigned LC3G1D1N :1;
[; ;pic16f1708.h: 11578: unsigned LC3G1D1T :1;
[; ;pic16f1708.h: 11579: unsigned LC3G1D2N :1;
[; ;pic16f1708.h: 11580: unsigned LC3G1D2T :1;
[; ;pic16f1708.h: 11581: unsigned LC3G1D3N :1;
[; ;pic16f1708.h: 11582: unsigned LC3G1D3T :1;
[; ;pic16f1708.h: 11583: unsigned LC3G1D4N :1;
[; ;pic16f1708.h: 11584: unsigned LC3G1D4T :1;
[; ;pic16f1708.h: 11585: };
[; ;pic16f1708.h: 11586: struct {
[; ;pic16f1708.h: 11587: unsigned D1N :1;
[; ;pic16f1708.h: 11588: unsigned D1T :1;
[; ;pic16f1708.h: 11589: unsigned D2N :1;
[; ;pic16f1708.h: 11590: unsigned D2T :1;
[; ;pic16f1708.h: 11591: unsigned D3N :1;
[; ;pic16f1708.h: 11592: unsigned D3T :1;
[; ;pic16f1708.h: 11593: unsigned D4N :1;
[; ;pic16f1708.h: 11594: unsigned D4T :1;
[; ;pic16f1708.h: 11595: };
[; ;pic16f1708.h: 11596: } CLC3GLS0bits_t;
[; ;pic16f1708.h: 11597: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xF2A;
[; ;pic16f1708.h: 11681: extern volatile unsigned char CLC3GLS1 @ 0xF2B;
"11683
[; ;pic16f1708.h: 11683: asm("CLC3GLS1 equ 0F2Bh");
[; <" CLC3GLS1 equ 0F2Bh ;# ">
[; ;pic16f1708.h: 11686: typedef union {
[; ;pic16f1708.h: 11687: struct {
[; ;pic16f1708.h: 11688: unsigned LC3G2D1N :1;
[; ;pic16f1708.h: 11689: unsigned LC3G2D1T :1;
[; ;pic16f1708.h: 11690: unsigned LC3G2D2N :1;
[; ;pic16f1708.h: 11691: unsigned LC3G2D2T :1;
[; ;pic16f1708.h: 11692: unsigned LC3G2D3N :1;
[; ;pic16f1708.h: 11693: unsigned LC3G2D3T :1;
[; ;pic16f1708.h: 11694: unsigned LC3G2D4N :1;
[; ;pic16f1708.h: 11695: unsigned LC3G2D4T :1;
[; ;pic16f1708.h: 11696: };
[; ;pic16f1708.h: 11697: struct {
[; ;pic16f1708.h: 11698: unsigned D1N :1;
[; ;pic16f1708.h: 11699: unsigned D1T :1;
[; ;pic16f1708.h: 11700: unsigned D2N :1;
[; ;pic16f1708.h: 11701: unsigned D2T :1;
[; ;pic16f1708.h: 11702: unsigned D3N :1;
[; ;pic16f1708.h: 11703: unsigned D3T :1;
[; ;pic16f1708.h: 11704: unsigned D4N :1;
[; ;pic16f1708.h: 11705: unsigned D4T :1;
[; ;pic16f1708.h: 11706: };
[; ;pic16f1708.h: 11707: } CLC3GLS1bits_t;
[; ;pic16f1708.h: 11708: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xF2B;
[; ;pic16f1708.h: 11792: extern volatile unsigned char CLC3GLS2 @ 0xF2C;
"11794
[; ;pic16f1708.h: 11794: asm("CLC3GLS2 equ 0F2Ch");
[; <" CLC3GLS2 equ 0F2Ch ;# ">
[; ;pic16f1708.h: 11797: typedef union {
[; ;pic16f1708.h: 11798: struct {
[; ;pic16f1708.h: 11799: unsigned LC3G3D1N :1;
[; ;pic16f1708.h: 11800: unsigned LC3G3D1T :1;
[; ;pic16f1708.h: 11801: unsigned LC3G3D2N :1;
[; ;pic16f1708.h: 11802: unsigned LC3G3D2T :1;
[; ;pic16f1708.h: 11803: unsigned LC3G3D3N :1;
[; ;pic16f1708.h: 11804: unsigned LC3G3D3T :1;
[; ;pic16f1708.h: 11805: unsigned LC3G3D4N :1;
[; ;pic16f1708.h: 11806: unsigned LC3G3D4T :1;
[; ;pic16f1708.h: 11807: };
[; ;pic16f1708.h: 11808: struct {
[; ;pic16f1708.h: 11809: unsigned D1N :1;
[; ;pic16f1708.h: 11810: unsigned D1T :1;
[; ;pic16f1708.h: 11811: unsigned D2N :1;
[; ;pic16f1708.h: 11812: unsigned D2T :1;
[; ;pic16f1708.h: 11813: unsigned D3N :1;
[; ;pic16f1708.h: 11814: unsigned D3T :1;
[; ;pic16f1708.h: 11815: unsigned D4N :1;
[; ;pic16f1708.h: 11816: unsigned D4T :1;
[; ;pic16f1708.h: 11817: };
[; ;pic16f1708.h: 11818: } CLC3GLS2bits_t;
[; ;pic16f1708.h: 11819: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xF2C;
[; ;pic16f1708.h: 11903: extern volatile unsigned char CLC3GLS3 @ 0xF2D;
"11905
[; ;pic16f1708.h: 11905: asm("CLC3GLS3 equ 0F2Dh");
[; <" CLC3GLS3 equ 0F2Dh ;# ">
[; ;pic16f1708.h: 11908: typedef union {
[; ;pic16f1708.h: 11909: struct {
[; ;pic16f1708.h: 11910: unsigned LC3G4D1N :1;
[; ;pic16f1708.h: 11911: unsigned LC3G4D1T :1;
[; ;pic16f1708.h: 11912: unsigned LC3G4D2N :1;
[; ;pic16f1708.h: 11913: unsigned LC3G4D2T :1;
[; ;pic16f1708.h: 11914: unsigned LC3G4D3N :1;
[; ;pic16f1708.h: 11915: unsigned LC3G4D3T :1;
[; ;pic16f1708.h: 11916: unsigned LC3G4D4N :1;
[; ;pic16f1708.h: 11917: unsigned LC3G4D4T :1;
[; ;pic16f1708.h: 11918: };
[; ;pic16f1708.h: 11919: struct {
[; ;pic16f1708.h: 11920: unsigned G4D1N :1;
[; ;pic16f1708.h: 11921: unsigned G4D1T :1;
[; ;pic16f1708.h: 11922: unsigned G4D2N :1;
[; ;pic16f1708.h: 11923: unsigned G4D2T :1;
[; ;pic16f1708.h: 11924: unsigned G4D3N :1;
[; ;pic16f1708.h: 11925: unsigned G4D3T :1;
[; ;pic16f1708.h: 11926: unsigned G4D4N :1;
[; ;pic16f1708.h: 11927: unsigned G4D4T :1;
[; ;pic16f1708.h: 11928: };
[; ;pic16f1708.h: 11929: } CLC3GLS3bits_t;
[; ;pic16f1708.h: 11930: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xF2D;
[; ;pic16f1708.h: 12014: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"12016
[; ;pic16f1708.h: 12016: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1708.h: 12019: typedef union {
[; ;pic16f1708.h: 12020: struct {
[; ;pic16f1708.h: 12021: unsigned C_SHAD :1;
[; ;pic16f1708.h: 12022: unsigned DC_SHAD :1;
[; ;pic16f1708.h: 12023: unsigned Z_SHAD :1;
[; ;pic16f1708.h: 12024: };
[; ;pic16f1708.h: 12025: } STATUS_SHADbits_t;
[; ;pic16f1708.h: 12026: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1708.h: 12045: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"12047
[; ;pic16f1708.h: 12047: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1708.h: 12050: typedef union {
[; ;pic16f1708.h: 12051: struct {
[; ;pic16f1708.h: 12052: unsigned WREG_SHAD :8;
[; ;pic16f1708.h: 12053: };
[; ;pic16f1708.h: 12054: } WREG_SHADbits_t;
[; ;pic16f1708.h: 12055: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1708.h: 12064: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"12066
[; ;pic16f1708.h: 12066: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1708.h: 12069: typedef union {
[; ;pic16f1708.h: 12070: struct {
[; ;pic16f1708.h: 12071: unsigned BSR_SHAD :5;
[; ;pic16f1708.h: 12072: };
[; ;pic16f1708.h: 12073: } BSR_SHADbits_t;
[; ;pic16f1708.h: 12074: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1708.h: 12083: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"12085
[; ;pic16f1708.h: 12085: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1708.h: 12088: typedef union {
[; ;pic16f1708.h: 12089: struct {
[; ;pic16f1708.h: 12090: unsigned PCLATH_SHAD :7;
[; ;pic16f1708.h: 12091: };
[; ;pic16f1708.h: 12092: } PCLATH_SHADbits_t;
[; ;pic16f1708.h: 12093: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1708.h: 12102: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"12104
[; ;pic16f1708.h: 12104: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1708.h: 12107: typedef union {
[; ;pic16f1708.h: 12108: struct {
[; ;pic16f1708.h: 12109: unsigned FSR0L_SHAD :8;
[; ;pic16f1708.h: 12110: };
[; ;pic16f1708.h: 12111: } FSR0L_SHADbits_t;
[; ;pic16f1708.h: 12112: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1708.h: 12121: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"12123
[; ;pic16f1708.h: 12123: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1708.h: 12126: typedef union {
[; ;pic16f1708.h: 12127: struct {
[; ;pic16f1708.h: 12128: unsigned FSR0H_SHAD :8;
[; ;pic16f1708.h: 12129: };
[; ;pic16f1708.h: 12130: } FSR0H_SHADbits_t;
[; ;pic16f1708.h: 12131: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1708.h: 12140: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"12142
[; ;pic16f1708.h: 12142: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1708.h: 12145: typedef union {
[; ;pic16f1708.h: 12146: struct {
[; ;pic16f1708.h: 12147: unsigned FSR1L_SHAD :8;
[; ;pic16f1708.h: 12148: };
[; ;pic16f1708.h: 12149: } FSR1L_SHADbits_t;
[; ;pic16f1708.h: 12150: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1708.h: 12159: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"12161
[; ;pic16f1708.h: 12161: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1708.h: 12164: typedef union {
[; ;pic16f1708.h: 12165: struct {
[; ;pic16f1708.h: 12166: unsigned FSR1H_SHAD :8;
[; ;pic16f1708.h: 12167: };
[; ;pic16f1708.h: 12168: } FSR1H_SHADbits_t;
[; ;pic16f1708.h: 12169: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1708.h: 12178: extern volatile unsigned char STKPTR @ 0xFED;
"12180
[; ;pic16f1708.h: 12180: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1708.h: 12183: typedef union {
[; ;pic16f1708.h: 12184: struct {
[; ;pic16f1708.h: 12185: unsigned STKPTR :5;
[; ;pic16f1708.h: 12186: };
[; ;pic16f1708.h: 12187: } STKPTRbits_t;
[; ;pic16f1708.h: 12188: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1708.h: 12197: extern volatile unsigned char TOSL @ 0xFEE;
"12199
[; ;pic16f1708.h: 12199: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1708.h: 12202: typedef union {
[; ;pic16f1708.h: 12203: struct {
[; ;pic16f1708.h: 12204: unsigned TOSL :8;
[; ;pic16f1708.h: 12205: };
[; ;pic16f1708.h: 12206: } TOSLbits_t;
[; ;pic16f1708.h: 12207: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1708.h: 12216: extern volatile unsigned char TOSH @ 0xFEF;
"12218
[; ;pic16f1708.h: 12218: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1708.h: 12221: typedef union {
[; ;pic16f1708.h: 12222: struct {
[; ;pic16f1708.h: 12223: unsigned TOSH :7;
[; ;pic16f1708.h: 12224: };
[; ;pic16f1708.h: 12225: } TOSHbits_t;
[; ;pic16f1708.h: 12226: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1708.h: 12241: extern volatile __bit ABDEN @ (((unsigned) &BAUD1CON)*8) + 0;
[; ;pic16f1708.h: 12243: extern volatile __bit ABDOVF @ (((unsigned) &BAUD1CON)*8) + 7;
[; ;pic16f1708.h: 12245: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1708.h: 12247: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1708.h: 12249: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1708.h: 12251: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1708.h: 12253: extern volatile __bit ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f1708.h: 12255: extern volatile __bit ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f1708.h: 12257: extern volatile __bit ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f1708.h: 12259: extern volatile __bit ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f1708.h: 12261: extern volatile __bit ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f1708.h: 12263: extern volatile __bit ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f1708.h: 12265: extern volatile __bit ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f1708.h: 12267: extern volatile __bit ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f1708.h: 12269: extern volatile __bit ADDEN @ (((unsigned) &RC1STA)*8) + 3;
[; ;pic16f1708.h: 12271: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1708.h: 12273: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1708.h: 12275: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1708.h: 12277: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1708.h: 12279: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1708.h: 12281: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1708.h: 12283: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f1708.h: 12285: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1708.h: 12287: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1708.h: 12289: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1708.h: 12291: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1708.h: 12293: extern volatile __bit ANS5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic16f1708.h: 12295: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1708.h: 12297: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1708.h: 12299: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1708.h: 12301: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1708.h: 12303: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1708.h: 12305: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1708.h: 12307: extern volatile __bit ANSB6 @ (((unsigned) &ANSELB)*8) + 6;
[; ;pic16f1708.h: 12309: extern volatile __bit ANSB7 @ (((unsigned) &ANSELB)*8) + 7;
[; ;pic16f1708.h: 12311: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1708.h: 12313: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1708.h: 12315: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1708.h: 12317: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1708.h: 12319: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16f1708.h: 12321: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16f1708.h: 12323: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1708.h: 12325: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1708.h: 12327: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1708.h: 12329: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1708.h: 12331: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1708.h: 12333: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1708.h: 12335: extern volatile __bit BRG16 @ (((unsigned) &BAUD1CON)*8) + 3;
[; ;pic16f1708.h: 12337: extern volatile __bit BRGH @ (((unsigned) &TX1STA)*8) + 2;
[; ;pic16f1708.h: 12339: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1708.h: 12341: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1708.h: 12343: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1708.h: 12345: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1708.h: 12347: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1708.h: 12349: extern volatile __bit BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f1708.h: 12351: extern volatile __bit BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f1708.h: 12353: extern volatile __bit BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f1708.h: 12355: extern volatile __bit BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f1708.h: 12357: extern volatile __bit BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f1708.h: 12359: extern volatile __bit BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f1708.h: 12361: extern volatile __bit BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f1708.h: 12363: extern volatile __bit BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f1708.h: 12365: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1708.h: 12367: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1708.h: 12369: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1708.h: 12371: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1708.h: 12373: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1708.h: 12375: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1708.h: 12377: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1708.h: 12379: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f1708.h: 12381: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1708.h: 12383: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1708.h: 12385: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 3;
[; ;pic16f1708.h: 12387: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1708.h: 12389: extern volatile __bit C1PCH2 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1708.h: 12391: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1708.h: 12393: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1708.h: 12395: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1708.h: 12397: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic16f1708.h: 12399: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic16f1708.h: 12401: extern volatile __bit C1ZLF @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic16f1708.h: 12403: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1708.h: 12405: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1708.h: 12407: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1708.h: 12409: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1708.h: 12411: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1708.h: 12413: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1708.h: 12415: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1708.h: 12417: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f1708.h: 12419: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1708.h: 12421: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1708.h: 12423: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic16f1708.h: 12425: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1708.h: 12427: extern volatile __bit C2PCH2 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1708.h: 12429: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1708.h: 12431: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1708.h: 12433: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1708.h: 12435: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic16f1708.h: 12437: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic16f1708.h: 12439: extern volatile __bit C2ZLF @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic16f1708.h: 12441: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1708.h: 12443: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1708.h: 12445: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1708.h: 12447: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1708.h: 12449: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1708.h: 12451: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1708.h: 12453: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1708.h: 12455: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1708.h: 12457: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1708.h: 12459: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1708.h: 12461: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1708.h: 12463: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1708.h: 12465: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1708.h: 12467: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1708.h: 12469: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1708.h: 12471: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1708.h: 12473: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1708.h: 12475: extern volatile __bit CCPIE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1708.h: 12477: extern volatile __bit CCPIF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1708.h: 12479: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1708.h: 12481: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1708.h: 12483: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1708.h: 12485: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1708.h: 12487: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1708.h: 12489: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1708.h: 12491: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1708.h: 12493: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1708.h: 12495: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1708.h: 12497: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f1708.h: 12499: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1708.h: 12501: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1708.h: 12503: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1708.h: 12505: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1708.h: 12507: extern volatile __bit CLC3IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16f1708.h: 12509: extern volatile __bit CLC3IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16f1708.h: 12511: extern volatile __bit COGIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1708.h: 12513: extern volatile __bit COGIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1708.h: 12515: extern volatile __bit CREN @ (((unsigned) &RC1STA)*8) + 4;
[; ;pic16f1708.h: 12517: extern volatile __bit CSRC @ (((unsigned) &TX1STA)*8) + 7;
[; ;pic16f1708.h: 12519: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1708.h: 12521: extern volatile __bit DAC1EN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16f1708.h: 12523: extern volatile __bit DAC1NSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16f1708.h: 12525: extern volatile __bit DAC1OE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16f1708.h: 12527: extern volatile __bit DAC1OE2 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16f1708.h: 12529: extern volatile __bit DAC1PSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16f1708.h: 12531: extern volatile __bit DAC1PSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16f1708.h: 12533: extern volatile __bit DAC1R0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16f1708.h: 12535: extern volatile __bit DAC1R1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16f1708.h: 12537: extern volatile __bit DAC1R2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16f1708.h: 12539: extern volatile __bit DAC1R3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16f1708.h: 12541: extern volatile __bit DAC1R4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16f1708.h: 12543: extern volatile __bit DAC1R5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16f1708.h: 12545: extern volatile __bit DAC1R6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16f1708.h: 12547: extern volatile __bit DAC1R7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16f1708.h: 12549: extern volatile __bit DACEN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16f1708.h: 12551: extern volatile __bit DACNSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16f1708.h: 12553: extern volatile __bit DACOE0 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16f1708.h: 12555: extern volatile __bit DACOE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16f1708.h: 12557: extern volatile __bit DACPSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16f1708.h: 12559: extern volatile __bit DACPSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16f1708.h: 12561: extern volatile __bit DACR0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16f1708.h: 12563: extern volatile __bit DACR1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16f1708.h: 12565: extern volatile __bit DACR2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16f1708.h: 12567: extern volatile __bit DACR3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16f1708.h: 12569: extern volatile __bit DACR4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16f1708.h: 12571: extern volatile __bit DACR5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16f1708.h: 12573: extern volatile __bit DACR6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16f1708.h: 12575: extern volatile __bit DACR7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16f1708.h: 12577: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1708.h: 12579: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1708.h: 12581: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1708.h: 12583: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1708.h: 12585: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1708.h: 12587: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1708.h: 12589: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1708.h: 12591: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1708.h: 12593: extern volatile __bit FERR @ (((unsigned) &RC1STA)*8) + 2;
[; ;pic16f1708.h: 12595: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1708.h: 12597: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1708.h: 12599: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1708.h: 12601: extern volatile __bit G1ARSEN @ (((unsigned) &COG1ASD0)*8) + 6;
[; ;pic16f1708.h: 12603: extern volatile __bit G1AS0E @ (((unsigned) &COG1ASD1)*8) + 0;
[; ;pic16f1708.h: 12605: extern volatile __bit G1AS1E @ (((unsigned) &COG1ASD1)*8) + 1;
[; ;pic16f1708.h: 12607: extern volatile __bit G1AS2E @ (((unsigned) &COG1ASD1)*8) + 2;
[; ;pic16f1708.h: 12609: extern volatile __bit G1AS3E @ (((unsigned) &COG1ASD1)*8) + 3;
[; ;pic16f1708.h: 12611: extern volatile __bit G1ASDAC0 @ (((unsigned) &COG1ASD0)*8) + 2;
[; ;pic16f1708.h: 12613: extern volatile __bit G1ASDAC1 @ (((unsigned) &COG1ASD0)*8) + 3;
[; ;pic16f1708.h: 12615: extern volatile __bit G1ASDBD0 @ (((unsigned) &COG1ASD0)*8) + 4;
[; ;pic16f1708.h: 12617: extern volatile __bit G1ASDBD1 @ (((unsigned) &COG1ASD0)*8) + 5;
[; ;pic16f1708.h: 12619: extern volatile __bit G1ASE @ (((unsigned) &COG1ASD0)*8) + 7;
[; ;pic16f1708.h: 12621: extern volatile __bit G1BLKF0 @ (((unsigned) &COG1BLKF)*8) + 0;
[; ;pic16f1708.h: 12623: extern volatile __bit G1BLKF1 @ (((unsigned) &COG1BLKF)*8) + 1;
[; ;pic16f1708.h: 12625: extern volatile __bit G1BLKF2 @ (((unsigned) &COG1BLKF)*8) + 2;
[; ;pic16f1708.h: 12627: extern volatile __bit G1BLKF3 @ (((unsigned) &COG1BLKF)*8) + 3;
[; ;pic16f1708.h: 12629: extern volatile __bit G1BLKF4 @ (((unsigned) &COG1BLKF)*8) + 4;
[; ;pic16f1708.h: 12631: extern volatile __bit G1BLKF5 @ (((unsigned) &COG1BLKF)*8) + 5;
[; ;pic16f1708.h: 12633: extern volatile __bit G1BLKR0 @ (((unsigned) &COG1BLKR)*8) + 0;
[; ;pic16f1708.h: 12635: extern volatile __bit G1BLKR1 @ (((unsigned) &COG1BLKR)*8) + 1;
[; ;pic16f1708.h: 12637: extern volatile __bit G1BLKR2 @ (((unsigned) &COG1BLKR)*8) + 2;
[; ;pic16f1708.h: 12639: extern volatile __bit G1BLKR3 @ (((unsigned) &COG1BLKR)*8) + 3;
[; ;pic16f1708.h: 12641: extern volatile __bit G1BLKR4 @ (((unsigned) &COG1BLKR)*8) + 4;
[; ;pic16f1708.h: 12643: extern volatile __bit G1BLKR5 @ (((unsigned) &COG1BLKR)*8) + 5;
[; ;pic16f1708.h: 12645: extern volatile __bit G1CS0 @ (((unsigned) &COG1CON0)*8) + 3;
[; ;pic16f1708.h: 12647: extern volatile __bit G1CS1 @ (((unsigned) &COG1CON0)*8) + 4;
[; ;pic16f1708.h: 12649: extern volatile __bit G1DBF0 @ (((unsigned) &COG1DBF)*8) + 0;
[; ;pic16f1708.h: 12651: extern volatile __bit G1DBF1 @ (((unsigned) &COG1DBF)*8) + 1;
[; ;pic16f1708.h: 12653: extern volatile __bit G1DBF2 @ (((unsigned) &COG1DBF)*8) + 2;
[; ;pic16f1708.h: 12655: extern volatile __bit G1DBF3 @ (((unsigned) &COG1DBF)*8) + 3;
[; ;pic16f1708.h: 12657: extern volatile __bit G1DBF4 @ (((unsigned) &COG1DBF)*8) + 4;
[; ;pic16f1708.h: 12659: extern volatile __bit G1DBF5 @ (((unsigned) &COG1DBF)*8) + 5;
[; ;pic16f1708.h: 12661: extern volatile __bit G1DBR0 @ (((unsigned) &COG1DBR)*8) + 0;
[; ;pic16f1708.h: 12663: extern volatile __bit G1DBR1 @ (((unsigned) &COG1DBR)*8) + 1;
[; ;pic16f1708.h: 12665: extern volatile __bit G1DBR2 @ (((unsigned) &COG1DBR)*8) + 2;
[; ;pic16f1708.h: 12667: extern volatile __bit G1DBR3 @ (((unsigned) &COG1DBR)*8) + 3;
[; ;pic16f1708.h: 12669: extern volatile __bit G1DBR4 @ (((unsigned) &COG1DBR)*8) + 4;
[; ;pic16f1708.h: 12671: extern volatile __bit G1DBR5 @ (((unsigned) &COG1DBR)*8) + 5;
[; ;pic16f1708.h: 12673: extern volatile __bit G1EN @ (((unsigned) &COG1CON0)*8) + 7;
[; ;pic16f1708.h: 12675: extern volatile __bit G1FDBS @ (((unsigned) &COG1CON1)*8) + 6;
[; ;pic16f1708.h: 12677: extern volatile __bit G1FIS0 @ (((unsigned) &COG1FIS)*8) + 0;
[; ;pic16f1708.h: 12679: extern volatile __bit G1FIS1 @ (((unsigned) &COG1FIS)*8) + 1;
[; ;pic16f1708.h: 12681: extern volatile __bit G1FIS2 @ (((unsigned) &COG1FIS)*8) + 2;
[; ;pic16f1708.h: 12683: extern volatile __bit G1FIS3 @ (((unsigned) &COG1FIS)*8) + 3;
[; ;pic16f1708.h: 12685: extern volatile __bit G1FIS4 @ (((unsigned) &COG1FIS)*8) + 4;
[; ;pic16f1708.h: 12687: extern volatile __bit G1FIS5 @ (((unsigned) &COG1FIS)*8) + 5;
[; ;pic16f1708.h: 12689: extern volatile __bit G1FIS6 @ (((unsigned) &COG1FIS)*8) + 6;
[; ;pic16f1708.h: 12691: extern volatile __bit G1FSIM0 @ (((unsigned) &COG1FSIM)*8) + 0;
[; ;pic16f1708.h: 12693: extern volatile __bit G1FSIM1 @ (((unsigned) &COG1FSIM)*8) + 1;
[; ;pic16f1708.h: 12695: extern volatile __bit G1FSIM2 @ (((unsigned) &COG1FSIM)*8) + 2;
[; ;pic16f1708.h: 12697: extern volatile __bit G1FSIM3 @ (((unsigned) &COG1FSIM)*8) + 3;
[; ;pic16f1708.h: 12699: extern volatile __bit G1FSIM4 @ (((unsigned) &COG1FSIM)*8) + 4;
[; ;pic16f1708.h: 12701: extern volatile __bit G1FSIM5 @ (((unsigned) &COG1FSIM)*8) + 5;
[; ;pic16f1708.h: 12703: extern volatile __bit G1FSIM6 @ (((unsigned) &COG1FSIM)*8) + 6;
[; ;pic16f1708.h: 12705: extern volatile __bit G1LD @ (((unsigned) &COG1CON0)*8) + 6;
[; ;pic16f1708.h: 12707: extern volatile __bit G1MD0 @ (((unsigned) &COG1CON0)*8) + 0;
[; ;pic16f1708.h: 12709: extern volatile __bit G1MD1 @ (((unsigned) &COG1CON0)*8) + 1;
[; ;pic16f1708.h: 12711: extern volatile __bit G1MD2 @ (((unsigned) &COG1CON0)*8) + 2;
[; ;pic16f1708.h: 12713: extern volatile __bit G1PHF0 @ (((unsigned) &COG1PHF)*8) + 0;
[; ;pic16f1708.h: 12715: extern volatile __bit G1PHF1 @ (((unsigned) &COG1PHF)*8) + 1;
[; ;pic16f1708.h: 12717: extern volatile __bit G1PHF2 @ (((unsigned) &COG1PHF)*8) + 2;
[; ;pic16f1708.h: 12719: extern volatile __bit G1PHF3 @ (((unsigned) &COG1PHF)*8) + 3;
[; ;pic16f1708.h: 12721: extern volatile __bit G1PHF4 @ (((unsigned) &COG1PHF)*8) + 4;
[; ;pic16f1708.h: 12723: extern volatile __bit G1PHF5 @ (((unsigned) &COG1PHF)*8) + 5;
[; ;pic16f1708.h: 12725: extern volatile __bit G1PHR0 @ (((unsigned) &COG1PHR)*8) + 0;
[; ;pic16f1708.h: 12727: extern volatile __bit G1PHR1 @ (((unsigned) &COG1PHR)*8) + 1;
[; ;pic16f1708.h: 12729: extern volatile __bit G1PHR2 @ (((unsigned) &COG1PHR)*8) + 2;
[; ;pic16f1708.h: 12731: extern volatile __bit G1PHR3 @ (((unsigned) &COG1PHR)*8) + 3;
[; ;pic16f1708.h: 12733: extern volatile __bit G1PHR4 @ (((unsigned) &COG1PHR)*8) + 4;
[; ;pic16f1708.h: 12735: extern volatile __bit G1PHR5 @ (((unsigned) &COG1PHR)*8) + 5;
[; ;pic16f1708.h: 12737: extern volatile __bit G1POLA @ (((unsigned) &COG1CON1)*8) + 0;
[; ;pic16f1708.h: 12739: extern volatile __bit G1POLB @ (((unsigned) &COG1CON1)*8) + 1;
[; ;pic16f1708.h: 12741: extern volatile __bit G1POLC @ (((unsigned) &COG1CON1)*8) + 2;
[; ;pic16f1708.h: 12743: extern volatile __bit G1POLD @ (((unsigned) &COG1CON1)*8) + 3;
[; ;pic16f1708.h: 12745: extern volatile __bit G1RDBS @ (((unsigned) &COG1CON1)*8) + 7;
[; ;pic16f1708.h: 12747: extern volatile __bit G1RIS0 @ (((unsigned) &COG1RIS)*8) + 0;
[; ;pic16f1708.h: 12749: extern volatile __bit G1RIS1 @ (((unsigned) &COG1RIS)*8) + 1;
[; ;pic16f1708.h: 12751: extern volatile __bit G1RIS2 @ (((unsigned) &COG1RIS)*8) + 2;
[; ;pic16f1708.h: 12753: extern volatile __bit G1RIS3 @ (((unsigned) &COG1RIS)*8) + 3;
[; ;pic16f1708.h: 12755: extern volatile __bit G1RIS4 @ (((unsigned) &COG1RIS)*8) + 4;
[; ;pic16f1708.h: 12757: extern volatile __bit G1RIS5 @ (((unsigned) &COG1RIS)*8) + 5;
[; ;pic16f1708.h: 12759: extern volatile __bit G1RIS6 @ (((unsigned) &COG1RIS)*8) + 6;
[; ;pic16f1708.h: 12761: extern volatile __bit G1RSIM0 @ (((unsigned) &COG1RSIM)*8) + 0;
[; ;pic16f1708.h: 12763: extern volatile __bit G1RSIM1 @ (((unsigned) &COG1RSIM)*8) + 1;
[; ;pic16f1708.h: 12765: extern volatile __bit G1RSIM2 @ (((unsigned) &COG1RSIM)*8) + 2;
[; ;pic16f1708.h: 12767: extern volatile __bit G1RSIM3 @ (((unsigned) &COG1RSIM)*8) + 3;
[; ;pic16f1708.h: 12769: extern volatile __bit G1RSIM4 @ (((unsigned) &COG1RSIM)*8) + 4;
[; ;pic16f1708.h: 12771: extern volatile __bit G1RSIM5 @ (((unsigned) &COG1RSIM)*8) + 5;
[; ;pic16f1708.h: 12773: extern volatile __bit G1RSIM6 @ (((unsigned) &COG1RSIM)*8) + 6;
[; ;pic16f1708.h: 12775: extern volatile __bit G1SDATA @ (((unsigned) &COG1STR)*8) + 4;
[; ;pic16f1708.h: 12777: extern volatile __bit G1SDATB @ (((unsigned) &COG1STR)*8) + 5;
[; ;pic16f1708.h: 12779: extern volatile __bit G1SDATC @ (((unsigned) &COG1STR)*8) + 6;
[; ;pic16f1708.h: 12781: extern volatile __bit G1SDATD @ (((unsigned) &COG1STR)*8) + 7;
[; ;pic16f1708.h: 12783: extern volatile __bit G1STRA @ (((unsigned) &COG1STR)*8) + 0;
[; ;pic16f1708.h: 12785: extern volatile __bit G1STRB @ (((unsigned) &COG1STR)*8) + 1;
[; ;pic16f1708.h: 12787: extern volatile __bit G1STRC @ (((unsigned) &COG1STR)*8) + 2;
[; ;pic16f1708.h: 12789: extern volatile __bit G1STRD @ (((unsigned) &COG1STR)*8) + 3;
[; ;pic16f1708.h: 12791: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1708.h: 12793: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1708.h: 12795: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1708.h: 12797: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1708.h: 12799: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1708.h: 12801: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1708.h: 12803: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1708.h: 12805: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16f1708.h: 12807: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16f1708.h: 12809: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16f1708.h: 12811: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16f1708.h: 12813: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16f1708.h: 12815: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16f1708.h: 12817: extern volatile __bit INLVLB4 @ (((unsigned) &INLVLB)*8) + 4;
[; ;pic16f1708.h: 12819: extern volatile __bit INLVLB5 @ (((unsigned) &INLVLB)*8) + 5;
[; ;pic16f1708.h: 12821: extern volatile __bit INLVLB6 @ (((unsigned) &INLVLB)*8) + 6;
[; ;pic16f1708.h: 12823: extern volatile __bit INLVLB7 @ (((unsigned) &INLVLB)*8) + 7;
[; ;pic16f1708.h: 12825: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16f1708.h: 12827: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16f1708.h: 12829: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16f1708.h: 12831: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16f1708.h: 12833: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16f1708.h: 12835: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16f1708.h: 12837: extern volatile __bit INLVLC6 @ (((unsigned) &INLVLC)*8) + 6;
[; ;pic16f1708.h: 12839: extern volatile __bit INLVLC7 @ (((unsigned) &INLVLC)*8) + 7;
[; ;pic16f1708.h: 12841: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1708.h: 12843: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1708.h: 12845: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1708.h: 12847: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1708.h: 12849: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1708.h: 12851: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1708.h: 12853: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1708.h: 12855: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1708.h: 12857: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1708.h: 12859: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1708.h: 12861: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1708.h: 12863: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1708.h: 12865: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1708.h: 12867: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1708.h: 12869: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1708.h: 12871: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1708.h: 12873: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1708.h: 12875: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1708.h: 12877: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1708.h: 12879: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1708.h: 12881: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1708.h: 12883: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1708.h: 12885: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1708.h: 12887: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1708.h: 12889: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1708.h: 12891: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1708.h: 12893: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1708.h: 12895: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1708.h: 12897: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1708.h: 12899: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1708.h: 12901: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1708.h: 12903: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1708.h: 12905: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1708.h: 12907: extern volatile __bit IOCCF0 @ (((unsigned) &IOCCF)*8) + 0;
[; ;pic16f1708.h: 12909: extern volatile __bit IOCCF1 @ (((unsigned) &IOCCF)*8) + 1;
[; ;pic16f1708.h: 12911: extern volatile __bit IOCCF2 @ (((unsigned) &IOCCF)*8) + 2;
[; ;pic16f1708.h: 12913: extern volatile __bit IOCCF3 @ (((unsigned) &IOCCF)*8) + 3;
[; ;pic16f1708.h: 12915: extern volatile __bit IOCCF4 @ (((unsigned) &IOCCF)*8) + 4;
[; ;pic16f1708.h: 12917: extern volatile __bit IOCCF5 @ (((unsigned) &IOCCF)*8) + 5;
[; ;pic16f1708.h: 12919: extern volatile __bit IOCCF6 @ (((unsigned) &IOCCF)*8) + 6;
[; ;pic16f1708.h: 12921: extern volatile __bit IOCCF7 @ (((unsigned) &IOCCF)*8) + 7;
[; ;pic16f1708.h: 12923: extern volatile __bit IOCCN0 @ (((unsigned) &IOCCN)*8) + 0;
[; ;pic16f1708.h: 12925: extern volatile __bit IOCCN1 @ (((unsigned) &IOCCN)*8) + 1;
[; ;pic16f1708.h: 12927: extern volatile __bit IOCCN2 @ (((unsigned) &IOCCN)*8) + 2;
[; ;pic16f1708.h: 12929: extern volatile __bit IOCCN3 @ (((unsigned) &IOCCN)*8) + 3;
[; ;pic16f1708.h: 12931: extern volatile __bit IOCCN4 @ (((unsigned) &IOCCN)*8) + 4;
[; ;pic16f1708.h: 12933: extern volatile __bit IOCCN5 @ (((unsigned) &IOCCN)*8) + 5;
[; ;pic16f1708.h: 12935: extern volatile __bit IOCCN6 @ (((unsigned) &IOCCN)*8) + 6;
[; ;pic16f1708.h: 12937: extern volatile __bit IOCCN7 @ (((unsigned) &IOCCN)*8) + 7;
[; ;pic16f1708.h: 12939: extern volatile __bit IOCCP0 @ (((unsigned) &IOCCP)*8) + 0;
[; ;pic16f1708.h: 12941: extern volatile __bit IOCCP1 @ (((unsigned) &IOCCP)*8) + 1;
[; ;pic16f1708.h: 12943: extern volatile __bit IOCCP2 @ (((unsigned) &IOCCP)*8) + 2;
[; ;pic16f1708.h: 12945: extern volatile __bit IOCCP3 @ (((unsigned) &IOCCP)*8) + 3;
[; ;pic16f1708.h: 12947: extern volatile __bit IOCCP4 @ (((unsigned) &IOCCP)*8) + 4;
[; ;pic16f1708.h: 12949: extern volatile __bit IOCCP5 @ (((unsigned) &IOCCP)*8) + 5;
[; ;pic16f1708.h: 12951: extern volatile __bit IOCCP6 @ (((unsigned) &IOCCP)*8) + 6;
[; ;pic16f1708.h: 12953: extern volatile __bit IOCCP7 @ (((unsigned) &IOCCP)*8) + 7;
[; ;pic16f1708.h: 12955: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1708.h: 12957: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1708.h: 12959: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1708.h: 12961: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1708.h: 12963: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1708.h: 12965: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1708.h: 12967: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1708.h: 12969: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1708.h: 12971: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1708.h: 12973: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1708.h: 12975: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1708.h: 12977: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1708.h: 12979: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1708.h: 12981: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1708.h: 12983: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1708.h: 12985: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1708.h: 12987: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1708.h: 12989: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1708.h: 12991: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1708.h: 12993: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1708.h: 12995: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1708.h: 12997: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1708.h: 12999: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1708.h: 13001: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1708.h: 13003: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1708.h: 13005: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1708.h: 13007: extern volatile __bit LC1D1S3 @ (((unsigned) &CLC1SEL0)*8) + 3;
[; ;pic16f1708.h: 13009: extern volatile __bit LC1D1S4 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1708.h: 13011: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1708.h: 13013: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1708.h: 13015: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1708.h: 13017: extern volatile __bit LC1D2S3 @ (((unsigned) &CLC1SEL1)*8) + 3;
[; ;pic16f1708.h: 13019: extern volatile __bit LC1D2S4 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1708.h: 13021: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL2)*8) + 0;
[; ;pic16f1708.h: 13023: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL2)*8) + 1;
[; ;pic16f1708.h: 13025: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL2)*8) + 2;
[; ;pic16f1708.h: 13027: extern volatile __bit LC1D3S3 @ (((unsigned) &CLC1SEL2)*8) + 3;
[; ;pic16f1708.h: 13029: extern volatile __bit LC1D3S4 @ (((unsigned) &CLC1SEL2)*8) + 4;
[; ;pic16f1708.h: 13031: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL3)*8) + 0;
[; ;pic16f1708.h: 13033: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL3)*8) + 1;
[; ;pic16f1708.h: 13035: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL3)*8) + 2;
[; ;pic16f1708.h: 13037: extern volatile __bit LC1D4S3 @ (((unsigned) &CLC1SEL3)*8) + 3;
[; ;pic16f1708.h: 13039: extern volatile __bit LC1D4S4 @ (((unsigned) &CLC1SEL3)*8) + 4;
[; ;pic16f1708.h: 13041: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1708.h: 13043: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1708.h: 13045: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1708.h: 13047: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1708.h: 13049: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1708.h: 13051: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1708.h: 13053: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1708.h: 13055: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1708.h: 13057: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1708.h: 13059: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1708.h: 13061: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1708.h: 13063: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1708.h: 13065: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1708.h: 13067: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1708.h: 13069: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1708.h: 13071: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1708.h: 13073: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1708.h: 13075: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1708.h: 13077: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1708.h: 13079: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1708.h: 13081: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1708.h: 13083: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1708.h: 13085: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1708.h: 13087: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1708.h: 13089: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1708.h: 13091: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1708.h: 13093: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1708.h: 13095: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1708.h: 13097: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1708.h: 13099: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1708.h: 13101: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1708.h: 13103: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1708.h: 13105: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1708.h: 13107: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1708.h: 13109: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1708.h: 13111: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1708.h: 13113: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1708.h: 13115: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1708.h: 13117: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1708.h: 13119: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1708.h: 13121: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1708.h: 13123: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1708.h: 13125: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1708.h: 13127: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1708.h: 13129: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1708.h: 13131: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1708.h: 13133: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1708.h: 13135: extern volatile __bit LC2D1S3 @ (((unsigned) &CLC2SEL0)*8) + 3;
[; ;pic16f1708.h: 13137: extern volatile __bit LC2D1S4 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1708.h: 13139: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1708.h: 13141: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1708.h: 13143: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1708.h: 13145: extern volatile __bit LC2D2S3 @ (((unsigned) &CLC2SEL1)*8) + 3;
[; ;pic16f1708.h: 13147: extern volatile __bit LC2D2S4 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1708.h: 13149: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL2)*8) + 0;
[; ;pic16f1708.h: 13151: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL2)*8) + 1;
[; ;pic16f1708.h: 13153: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL2)*8) + 2;
[; ;pic16f1708.h: 13155: extern volatile __bit LC2D3S3 @ (((unsigned) &CLC2SEL2)*8) + 3;
[; ;pic16f1708.h: 13157: extern volatile __bit LC2D3S4 @ (((unsigned) &CLC2SEL2)*8) + 4;
[; ;pic16f1708.h: 13159: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL3)*8) + 0;
[; ;pic16f1708.h: 13161: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL3)*8) + 1;
[; ;pic16f1708.h: 13163: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL3)*8) + 2;
[; ;pic16f1708.h: 13165: extern volatile __bit LC2D4S3 @ (((unsigned) &CLC2SEL3)*8) + 3;
[; ;pic16f1708.h: 13167: extern volatile __bit LC2D4S4 @ (((unsigned) &CLC2SEL3)*8) + 4;
[; ;pic16f1708.h: 13169: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1708.h: 13171: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1708.h: 13173: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1708.h: 13175: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1708.h: 13177: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1708.h: 13179: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1708.h: 13181: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1708.h: 13183: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1708.h: 13185: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1708.h: 13187: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1708.h: 13189: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1708.h: 13191: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1708.h: 13193: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1708.h: 13195: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1708.h: 13197: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1708.h: 13199: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1708.h: 13201: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1708.h: 13203: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1708.h: 13205: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1708.h: 13207: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1708.h: 13209: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1708.h: 13211: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1708.h: 13213: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1708.h: 13215: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1708.h: 13217: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1708.h: 13219: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1708.h: 13221: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1708.h: 13223: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1708.h: 13225: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1708.h: 13227: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1708.h: 13229: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1708.h: 13231: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1708.h: 13233: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1708.h: 13235: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1708.h: 13237: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1708.h: 13239: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1708.h: 13241: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1708.h: 13243: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1708.h: 13245: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1708.h: 13247: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1708.h: 13249: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1708.h: 13251: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1708.h: 13253: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1708.h: 13255: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1708.h: 13257: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic16f1708.h: 13259: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic16f1708.h: 13261: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic16f1708.h: 13263: extern volatile __bit LC3D1S3 @ (((unsigned) &CLC3SEL0)*8) + 3;
[; ;pic16f1708.h: 13265: extern volatile __bit LC3D1S4 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic16f1708.h: 13267: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic16f1708.h: 13269: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic16f1708.h: 13271: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic16f1708.h: 13273: extern volatile __bit LC3D2S3 @ (((unsigned) &CLC3SEL1)*8) + 3;
[; ;pic16f1708.h: 13275: extern volatile __bit LC3D2S4 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic16f1708.h: 13277: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL2)*8) + 0;
[; ;pic16f1708.h: 13279: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL2)*8) + 1;
[; ;pic16f1708.h: 13281: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL2)*8) + 2;
[; ;pic16f1708.h: 13283: extern volatile __bit LC3D3S3 @ (((unsigned) &CLC3SEL2)*8) + 3;
[; ;pic16f1708.h: 13285: extern volatile __bit LC3D3S4 @ (((unsigned) &CLC3SEL2)*8) + 4;
[; ;pic16f1708.h: 13287: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL3)*8) + 0;
[; ;pic16f1708.h: 13289: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL3)*8) + 1;
[; ;pic16f1708.h: 13291: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL3)*8) + 2;
[; ;pic16f1708.h: 13293: extern volatile __bit LC3D4S3 @ (((unsigned) &CLC3SEL3)*8) + 3;
[; ;pic16f1708.h: 13295: extern volatile __bit LC3D4S4 @ (((unsigned) &CLC3SEL3)*8) + 4;
[; ;pic16f1708.h: 13297: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic16f1708.h: 13299: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic16f1708.h: 13301: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic16f1708.h: 13303: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic16f1708.h: 13305: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic16f1708.h: 13307: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic16f1708.h: 13309: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic16f1708.h: 13311: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic16f1708.h: 13313: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic16f1708.h: 13315: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic16f1708.h: 13317: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic16f1708.h: 13319: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic16f1708.h: 13321: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic16f1708.h: 13323: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic16f1708.h: 13325: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic16f1708.h: 13327: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic16f1708.h: 13329: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic16f1708.h: 13331: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic16f1708.h: 13333: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic16f1708.h: 13335: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic16f1708.h: 13337: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic16f1708.h: 13339: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic16f1708.h: 13341: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic16f1708.h: 13343: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic16f1708.h: 13345: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic16f1708.h: 13347: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic16f1708.h: 13349: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic16f1708.h: 13351: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic16f1708.h: 13353: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic16f1708.h: 13355: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic16f1708.h: 13357: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic16f1708.h: 13359: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic16f1708.h: 13361: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic16f1708.h: 13363: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic16f1708.h: 13365: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic16f1708.h: 13367: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic16f1708.h: 13369: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic16f1708.h: 13371: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic16f1708.h: 13373: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic16f1708.h: 13375: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic16f1708.h: 13377: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic16f1708.h: 13379: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic16f1708.h: 13381: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic16f1708.h: 13383: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic16f1708.h: 13385: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1708.h: 13387: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1708.h: 13389: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1708.h: 13391: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1708.h: 13393: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1708.h: 13395: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1708.h: 13397: extern volatile __bit MCLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic16f1708.h: 13399: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1708.h: 13401: extern volatile __bit MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f1708.h: 13403: extern volatile __bit MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f1708.h: 13405: extern volatile __bit MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f1708.h: 13407: extern volatile __bit MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f1708.h: 13409: extern volatile __bit MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f1708.h: 13411: extern volatile __bit MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f1708.h: 13413: extern volatile __bit MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f1708.h: 13415: extern volatile __bit MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f1708.h: 13417: extern volatile __bit ODA0 @ (((unsigned) &ODCONA)*8) + 0;
[; ;pic16f1708.h: 13419: extern volatile __bit ODA1 @ (((unsigned) &ODCONA)*8) + 1;
[; ;pic16f1708.h: 13421: extern volatile __bit ODA2 @ (((unsigned) &ODCONA)*8) + 2;
[; ;pic16f1708.h: 13423: extern volatile __bit ODA4 @ (((unsigned) &ODCONA)*8) + 4;
[; ;pic16f1708.h: 13425: extern volatile __bit ODA5 @ (((unsigned) &ODCONA)*8) + 5;
[; ;pic16f1708.h: 13427: extern volatile __bit ODB4 @ (((unsigned) &ODCONB)*8) + 4;
[; ;pic16f1708.h: 13429: extern volatile __bit ODB5 @ (((unsigned) &ODCONB)*8) + 5;
[; ;pic16f1708.h: 13431: extern volatile __bit ODB6 @ (((unsigned) &ODCONB)*8) + 6;
[; ;pic16f1708.h: 13433: extern volatile __bit ODB7 @ (((unsigned) &ODCONB)*8) + 7;
[; ;pic16f1708.h: 13435: extern volatile __bit ODC0 @ (((unsigned) &ODCONC)*8) + 0;
[; ;pic16f1708.h: 13437: extern volatile __bit ODC1 @ (((unsigned) &ODCONC)*8) + 1;
[; ;pic16f1708.h: 13439: extern volatile __bit ODC2 @ (((unsigned) &ODCONC)*8) + 2;
[; ;pic16f1708.h: 13441: extern volatile __bit ODC3 @ (((unsigned) &ODCONC)*8) + 3;
[; ;pic16f1708.h: 13443: extern volatile __bit ODC4 @ (((unsigned) &ODCONC)*8) + 4;
[; ;pic16f1708.h: 13445: extern volatile __bit ODC5 @ (((unsigned) &ODCONC)*8) + 5;
[; ;pic16f1708.h: 13447: extern volatile __bit ODC6 @ (((unsigned) &ODCONC)*8) + 6;
[; ;pic16f1708.h: 13449: extern volatile __bit ODC7 @ (((unsigned) &ODCONC)*8) + 7;
[; ;pic16f1708.h: 13451: extern volatile __bit OERR @ (((unsigned) &RC1STA)*8) + 1;
[; ;pic16f1708.h: 13453: extern volatile __bit OPA1EN @ (((unsigned) &OPA1CON)*8) + 7;
[; ;pic16f1708.h: 13455: extern volatile __bit OPA1PCH0 @ (((unsigned) &OPA1CON)*8) + 0;
[; ;pic16f1708.h: 13457: extern volatile __bit OPA1PCH1 @ (((unsigned) &OPA1CON)*8) + 1;
[; ;pic16f1708.h: 13459: extern volatile __bit OPA1SP @ (((unsigned) &OPA1CON)*8) + 6;
[; ;pic16f1708.h: 13461: extern volatile __bit OPA1UG @ (((unsigned) &OPA1CON)*8) + 4;
[; ;pic16f1708.h: 13463: extern volatile __bit OPA2EN @ (((unsigned) &OPA2CON)*8) + 7;
[; ;pic16f1708.h: 13465: extern volatile __bit OPA2PCH0 @ (((unsigned) &OPA2CON)*8) + 0;
[; ;pic16f1708.h: 13467: extern volatile __bit OPA2PCH1 @ (((unsigned) &OPA2CON)*8) + 1;
[; ;pic16f1708.h: 13469: extern volatile __bit OPA2SP @ (((unsigned) &OPA2CON)*8) + 6;
[; ;pic16f1708.h: 13471: extern volatile __bit OPA2UG @ (((unsigned) &OPA2CON)*8) + 4;
[; ;pic16f1708.h: 13473: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1708.h: 13475: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1708.h: 13477: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1708.h: 13479: extern volatile __bit P3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic16f1708.h: 13481: extern volatile __bit P3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic16f1708.h: 13483: extern volatile __bit P4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic16f1708.h: 13485: extern volatile __bit P4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic16f1708.h: 13487: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1708.h: 13489: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1708.h: 13491: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1708.h: 13493: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1708.h: 13495: extern volatile __bit PPSLOCKED @ (((unsigned) &PPSLOCK)*8) + 0;
[; ;pic16f1708.h: 13497: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1708.h: 13499: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1708.h: 13501: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1708.h: 13503: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1708.h: 13505: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1708.h: 13507: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1708.h: 13509: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1708.h: 13511: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1708.h: 13513: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1708.h: 13515: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1708.h: 13517: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1708.h: 13519: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1708.h: 13521: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1708.h: 13523: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1708.h: 13525: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1708.h: 13527: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1708.h: 13529: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1708.h: 13531: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1708.h: 13533: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1708.h: 13535: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1708.h: 13537: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1708.h: 13539: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1708.h: 13541: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1708.h: 13543: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1708.h: 13545: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1708.h: 13547: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1708.h: 13549: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1708.h: 13551: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1708.h: 13553: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1708.h: 13555: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1708.h: 13557: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1708.h: 13559: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1708.h: 13561: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1708.h: 13563: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1708.h: 13565: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1708.h: 13567: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1708.h: 13569: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1708.h: 13571: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1708.h: 13573: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1708.h: 13575: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1708.h: 13577: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1708.h: 13579: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1708.h: 13581: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1708.h: 13583: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1708.h: 13585: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1708.h: 13587: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1708.h: 13589: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1708.h: 13591: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1708.h: 13593: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1708.h: 13595: extern volatile __bit RCIDL @ (((unsigned) &BAUD1CON)*8) + 6;
[; ;pic16f1708.h: 13597: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1708.h: 13599: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1708.h: 13601: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1708.h: 13603: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1708.h: 13605: extern volatile __bit RX9 @ (((unsigned) &RC1STA)*8) + 6;
[; ;pic16f1708.h: 13607: extern volatile __bit RX9D @ (((unsigned) &RC1STA)*8) + 0;
[; ;pic16f1708.h: 13609: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1708.h: 13611: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1708.h: 13613: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1708.h: 13615: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1708.h: 13617: extern volatile __bit SCKP @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic16f1708.h: 13619: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1708.h: 13621: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1708.h: 13623: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1708.h: 13625: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1708.h: 13627: extern volatile __bit SENDB @ (((unsigned) &TX1STA)*8) + 3;
[; ;pic16f1708.h: 13629: extern volatile __bit SLRA0 @ (((unsigned) &SLRCONA)*8) + 0;
[; ;pic16f1708.h: 13631: extern volatile __bit SLRA1 @ (((unsigned) &SLRCONA)*8) + 1;
[; ;pic16f1708.h: 13633: extern volatile __bit SLRA2 @ (((unsigned) &SLRCONA)*8) + 2;
[; ;pic16f1708.h: 13635: extern volatile __bit SLRA4 @ (((unsigned) &SLRCONA)*8) + 4;
[; ;pic16f1708.h: 13637: extern volatile __bit SLRA5 @ (((unsigned) &SLRCONA)*8) + 5;
[; ;pic16f1708.h: 13639: extern volatile __bit SLRB4 @ (((unsigned) &SLRCONB)*8) + 4;
[; ;pic16f1708.h: 13641: extern volatile __bit SLRB5 @ (((unsigned) &SLRCONB)*8) + 5;
[; ;pic16f1708.h: 13643: extern volatile __bit SLRB6 @ (((unsigned) &SLRCONB)*8) + 6;
[; ;pic16f1708.h: 13645: extern volatile __bit SLRB7 @ (((unsigned) &SLRCONB)*8) + 7;
[; ;pic16f1708.h: 13647: extern volatile __bit SLRC0 @ (((unsigned) &SLRCONC)*8) + 0;
[; ;pic16f1708.h: 13649: extern volatile __bit SLRC1 @ (((unsigned) &SLRCONC)*8) + 1;
[; ;pic16f1708.h: 13651: extern volatile __bit SLRC2 @ (((unsigned) &SLRCONC)*8) + 2;
[; ;pic16f1708.h: 13653: extern volatile __bit SLRC3 @ (((unsigned) &SLRCONC)*8) + 3;
[; ;pic16f1708.h: 13655: extern volatile __bit SLRC4 @ (((unsigned) &SLRCONC)*8) + 4;
[; ;pic16f1708.h: 13657: extern volatile __bit SLRC5 @ (((unsigned) &SLRCONC)*8) + 5;
[; ;pic16f1708.h: 13659: extern volatile __bit SLRC6 @ (((unsigned) &SLRCONC)*8) + 6;
[; ;pic16f1708.h: 13661: extern volatile __bit SLRC7 @ (((unsigned) &SLRCONC)*8) + 7;
[; ;pic16f1708.h: 13663: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1708.h: 13665: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1708.h: 13667: extern volatile __bit SPEN @ (((unsigned) &RC1STA)*8) + 7;
[; ;pic16f1708.h: 13669: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1708.h: 13671: extern volatile __bit SREN @ (((unsigned) &RC1STA)*8) + 5;
[; ;pic16f1708.h: 13673: extern volatile __bit SSP1ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f1708.h: 13675: extern volatile __bit SSP1ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f1708.h: 13677: extern volatile __bit SSP1ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f1708.h: 13679: extern volatile __bit SSP1ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f1708.h: 13681: extern volatile __bit SSP1ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f1708.h: 13683: extern volatile __bit SSP1ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f1708.h: 13685: extern volatile __bit SSP1ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f1708.h: 13687: extern volatile __bit SSP1ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f1708.h: 13689: extern volatile __bit SSP1BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f1708.h: 13691: extern volatile __bit SSP1BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f1708.h: 13693: extern volatile __bit SSP1BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f1708.h: 13695: extern volatile __bit SSP1BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f1708.h: 13697: extern volatile __bit SSP1BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f1708.h: 13699: extern volatile __bit SSP1BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f1708.h: 13701: extern volatile __bit SSP1BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f1708.h: 13703: extern volatile __bit SSP1BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f1708.h: 13705: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1708.h: 13707: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1708.h: 13709: extern volatile __bit SSP1MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f1708.h: 13711: extern volatile __bit SSP1MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f1708.h: 13713: extern volatile __bit SSP1MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f1708.h: 13715: extern volatile __bit SSP1MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f1708.h: 13717: extern volatile __bit SSP1MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f1708.h: 13719: extern volatile __bit SSP1MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f1708.h: 13721: extern volatile __bit SSP1MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f1708.h: 13723: extern volatile __bit SSP1MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f1708.h: 13725: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f1708.h: 13727: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f1708.h: 13729: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f1708.h: 13731: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f1708.h: 13733: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f1708.h: 13735: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f1708.h: 13737: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1708.h: 13739: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1708.h: 13741: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1708.h: 13743: extern volatile __bit SYNC @ (((unsigned) &TX1STA)*8) + 4;
[; ;pic16f1708.h: 13745: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1708.h: 13747: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1708.h: 13749: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1708.h: 13751: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1708.h: 13753: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1708.h: 13755: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1708.h: 13757: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1708.h: 13759: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1708.h: 13761: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1708.h: 13763: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1708.h: 13765: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1708.h: 13767: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1708.h: 13769: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1708.h: 13771: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1708.h: 13773: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1708.h: 13775: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1708.h: 13777: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1708.h: 13779: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1708.h: 13781: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1708.h: 13783: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1708.h: 13785: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1708.h: 13787: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1708.h: 13789: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1708.h: 13791: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1708.h: 13793: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1708.h: 13795: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1708.h: 13797: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1708.h: 13799: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1708.h: 13801: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1708.h: 13803: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1708.h: 13805: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1708.h: 13807: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1708.h: 13809: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1708.h: 13811: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1708.h: 13813: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1708.h: 13815: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1708.h: 13817: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1708.h: 13819: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1708.h: 13821: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1708.h: 13823: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1708.h: 13825: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1708.h: 13827: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1708.h: 13829: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1708.h: 13831: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1708.h: 13833: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1708.h: 13835: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1708.h: 13837: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1708.h: 13839: extern volatile __bit TMR4IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic16f1708.h: 13841: extern volatile __bit TMR4IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic16f1708.h: 13843: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1708.h: 13845: extern volatile __bit TMR6IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1708.h: 13847: extern volatile __bit TMR6IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1708.h: 13849: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1708.h: 13851: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1708.h: 13853: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1708.h: 13855: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1708.h: 13857: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1708.h: 13859: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1708.h: 13861: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1708.h: 13863: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1708.h: 13865: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1708.h: 13867: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1708.h: 13869: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1708.h: 13871: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1708.h: 13873: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1708.h: 13875: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1708.h: 13877: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1708.h: 13879: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1708.h: 13881: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1708.h: 13883: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1708.h: 13885: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1708.h: 13887: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1708.h: 13889: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1708.h: 13891: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1708.h: 13893: extern volatile __bit TRMT @ (((unsigned) &TX1STA)*8) + 1;
[; ;pic16f1708.h: 13895: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1708.h: 13897: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1708.h: 13899: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1708.h: 13901: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1708.h: 13903: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1708.h: 13905: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1708.h: 13907: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1708.h: 13909: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1708.h: 13911: extern volatile __bit TX9 @ (((unsigned) &TX1STA)*8) + 6;
[; ;pic16f1708.h: 13913: extern volatile __bit TX9D @ (((unsigned) &TX1STA)*8) + 0;
[; ;pic16f1708.h: 13915: extern volatile __bit TXEN @ (((unsigned) &TX1STA)*8) + 5;
[; ;pic16f1708.h: 13917: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1708.h: 13919: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1708.h: 13921: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1708.h: 13923: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1708.h: 13925: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f1708.h: 13927: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1708.h: 13929: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1708.h: 13931: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1708.h: 13933: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1708.h: 13935: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1708.h: 13937: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1708.h: 13939: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1708.h: 13941: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1708.h: 13943: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1708.h: 13945: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1708.h: 13947: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1708.h: 13949: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1708.h: 13951: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1708.h: 13953: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1708.h: 13955: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1708.h: 13957: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16f1708.h: 13959: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16f1708.h: 13961: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16f1708.h: 13963: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16f1708.h: 13965: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16f1708.h: 13967: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16f1708.h: 13969: extern volatile __bit WPUC6 @ (((unsigned) &WPUC)*8) + 6;
[; ;pic16f1708.h: 13971: extern volatile __bit WPUC7 @ (((unsigned) &WPUC)*8) + 7;
[; ;pic16f1708.h: 13973: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1708.h: 13975: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1708.h: 13977: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1708.h: 13979: extern volatile __bit WUE @ (((unsigned) &BAUD1CON)*8) + 1;
[; ;pic16f1708.h: 13981: extern volatile __bit ZCD1EN @ (((unsigned) &ZCD1CON)*8) + 7;
[; ;pic16f1708.h: 13983: extern volatile __bit ZCD1INTN @ (((unsigned) &ZCD1CON)*8) + 0;
[; ;pic16f1708.h: 13985: extern volatile __bit ZCD1INTP @ (((unsigned) &ZCD1CON)*8) + 1;
[; ;pic16f1708.h: 13987: extern volatile __bit ZCD1OUT @ (((unsigned) &ZCD1CON)*8) + 5;
[; ;pic16f1708.h: 13989: extern volatile __bit ZCD1POL @ (((unsigned) &ZCD1CON)*8) + 4;
[; ;pic16f1708.h: 13991: extern volatile __bit ZCDIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1708.h: 13993: extern volatile __bit ZCDIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1708.h: 13995: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1708.h: 13997: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1708.h: 13999: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1708.h: 14001: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1708.h: 14003: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1708.h: 14005: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1708.h: 14007: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1708.h: 14009: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1708.h: 14011: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1708.h: 14013: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1708.h: 14015: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 76: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 150: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 184: extern unsigned char __resetbits;
[; ;pic.h: 185: extern __bit __powerdown;
[; ;pic.h: 186: extern __bit __timeout;
[; ;pin_manager.h: 353: void PIN_MANAGER_Initialize(void);
[; ;pin_manager.h: 365: void PIN_MANAGER_IOC(void);
[; ;stdbool.h: 12: typedef unsigned char bool;
"30 mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize `(v ~T0 @X0 1 ef ]
{
[; ;pin_manager.c: 30: void PIN_MANAGER_Initialize(void) {
[e :U _PIN_MANAGER_Initialize ]
[f ]
[; ;pin_manager.c: 31: LATA = 0x00;
"31
[e = _LATA -> -> 0 `i `uc ]
[; ;pin_manager.c: 32: TRISA = 0x27;
"32
[e = _TRISA -> -> 39 `i `uc ]
[; ;pin_manager.c: 33: ANSELA = 0x04;
"33
[e = _ANSELA -> -> 4 `i `uc ]
[; ;pin_manager.c: 34: WPUA = 0x03;
"34
[e = _WPUA -> -> 3 `i `uc ]
[; ;pin_manager.c: 36: LATB = 0x00;
"36
[e = _LATB -> -> 0 `i `uc ]
[; ;pin_manager.c: 37: TRISB = 0xF0;
"37
[e = _TRISB -> -> 240 `i `uc ]
[; ;pin_manager.c: 38: ANSELB = 0x00;
"38
[e = _ANSELB -> -> 0 `i `uc ]
[; ;pin_manager.c: 39: WPUB = 0xF0;
"39
[e = _WPUB -> -> 240 `i `uc ]
[; ;pin_manager.c: 41: LATC = 0x00;
"41
[e = _LATC -> -> 0 `i `uc ]
[; ;pin_manager.c: 42: TRISC = 0x00;
"42
[e = _TRISC -> -> 0 `i `uc ]
[; ;pin_manager.c: 43: ANSELC = 0x00;
"43
[e = _ANSELC -> -> 0 `i `uc ]
[; ;pin_manager.c: 44: WPUC = 0x00;
"44
[e = _WPUC -> -> 0 `i `uc ]
[; ;pin_manager.c: 46: OPTION_REGbits.nWPUEN = 0x00;
"46
[e = . . _OPTION_REGbits 0 5 -> -> 0 `i `uc ]
[; ;pin_manager.c: 49: IOCAN0 = 1;
"49
[e = _IOCAN0 -> -> 1 `i `b ]
[; ;pin_manager.c: 50: IOCAN1 = 1;
"50
[e = _IOCAN1 -> -> 1 `i `b ]
[; ;pin_manager.c: 53: INTCONbits.IOCIE = 1;
"53
[e = . . _INTCONbits 0 3 -> -> 1 `i `uc ]
"55
[v _state `uc ~T0 @X0 1 a ]
[; ;pin_manager.c: 55: bool state = GIE;
[e = _state -> -> _GIE `i `uc ]
[; ;pin_manager.c: 56: GIE = 0;
"56
[e = _GIE -> -> 0 `i `b ]
[; ;pin_manager.c: 57: PPSLOCK = 0x55;
"57
[e = _PPSLOCK -> -> 85 `i `uc ]
[; ;pin_manager.c: 58: PPSLOCK = 0xAA;
"58
[e = _PPSLOCK -> -> 170 `i `uc ]
[; ;pin_manager.c: 59: PPSLOCKbits.PPSLOCKED = 0x00;
"59
[e = . . _PPSLOCKbits 0 0 -> -> 0 `i `uc ]
[; ;pin_manager.c: 61: RXPPSbits.RXPPS = 0x05;
"61
[e = . . _RXPPSbits 0 0 -> -> 5 `i `uc ]
[; ;pin_manager.c: 62: PPSLOCK = 0x55;
"62
[e = _PPSLOCK -> -> 85 `i `uc ]
[; ;pin_manager.c: 63: PPSLOCK = 0xAA;
"63
[e = _PPSLOCK -> -> 170 `i `uc ]
[; ;pin_manager.c: 64: PPSLOCKbits.PPSLOCKED = 0x01;
"64
[e = . . _PPSLOCKbits 0 0 -> -> 1 `i `uc ]
[; ;pin_manager.c: 65: GIE = state;
"65
[e = _GIE -> _state `b ]
[; ;pin_manager.c: 66: }
"66
[e :UE 619 ]
}
"68
[v _PIN_MANAGER_IOC `(v ~T0 @X0 1 ef ]
{
[; ;pin_manager.c: 68: void PIN_MANAGER_IOC(void) {
[e :U _PIN_MANAGER_IOC ]
[f ]
[; ;pin_manager.c: 69: if ((IOCAN0 == 1) && (IOCAF0 == 1)) {
"69
[e $ ! && == -> _IOCAN0 `i -> 1 `i == -> _IOCAF0 `i -> 1 `i 621  ]
{
[; ;pin_manager.c: 73: IOCAF0 = 0;
"73
[e = _IOCAF0 -> -> 0 `i `b ]
"74
}
[; ;pin_manager.c: 74: } else if ((IOCAN1 == 1) && (IOCAF1 == 1)) {
[e $U 622  ]
[e :U 621 ]
[e $ ! && == -> _IOCAN1 `i -> 1 `i == -> _IOCAF1 `i -> 1 `i 623  ]
{
[; ;pin_manager.c: 78: IOCAF1 = 0;
"78
[e = _IOCAF1 -> -> 0 `i `b ]
"79
}
[e :U 623 ]
"80
[e :U 622 ]
[; ;pin_manager.c: 79: }
[; ;pin_manager.c: 80: }
[e :UE 620 ]
}
