
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>x86/mm: Rip out the TLB benchmarking knob - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    x86/mm: Rip out the TLB benchmarking knob</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=7500">Borislav Petkov</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Oct. 14, 2017, 12:34 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20171014123429.iyim4k6gyztmbqmo@pd.tnic&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10006395/mbox/"
   >mbox</a>
|
   <a href="/patch/10006395/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10006395/">/patch/10006395/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	C9FB2601E9 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Sat, 14 Oct 2017 12:34:49 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id AB68729052
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Sat, 14 Oct 2017 12:34:49 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 9FE08291BF; Sat, 14 Oct 2017 12:34:49 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 0A20829052
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Sat, 14 Oct 2017 12:34:48 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753562AbdJNMeo (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Sat, 14 Oct 2017 08:34:44 -0400
Received: from mail.skyhub.de ([5.9.137.197]:35334 &quot;EHLO mail.skyhub.de&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1751840AbdJNMen (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Sat, 14 Oct 2017 08:34:43 -0400
X-Virus-Scanned: Nedap ESD1 at mail.skyhub.de
Received: from mail.skyhub.de ([127.0.0.1])
	by localhost (blast.alien8.de [127.0.0.1]) (amavisd-new, port 10026)
	with ESMTP id kzhVnUb17HRB; Sat, 14 Oct 2017 14:34:41 +0200 (CEST)
Received: from pd.tnic (p2003008C2F638D00A843DA5E8027BE35.dip0.t-ipconnect.de
	[IPv6:2003:8c:2f63:8d00:a843:da5e:8027:be35])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256
	bits)) (No client certificate requested)
	by mail.skyhub.de (SuperMail on ZX Spectrum 128k) with ESMTPSA id
	638BF1EC01E2; Sat, 14 Oct 2017 14:34:41 +0200 (CEST)
Date: Sat, 14 Oct 2017 14:34:29 +0200
From: Borislav Petkov &lt;bp@alien8.de&gt;
To: Andy Lutomirski &lt;luto@kernel.org&gt;
Cc: linux-tip-commits@vger.kernel.org, rkagan@virtuozzo.com,
	johannes.hirte@datenkhaos.de, bp@suse.de, keescook@chromium.org,
	hpa@zytor.com, peterz@infradead.org, luto@kernel.org,
	nadav.amit@gmail.com, kilobyte@angband.pl, riel@redhat.com,
	tglx@linutronix.de, kirill.shutemov@linux.intel.com,
	linux-kernel@vger.kernel.org, markus@trippelsdorf.de,
	mingo@kernel.org, daniel@iogearbox.net, ebiggers@google.com,
	brgerst@gmail.com, torvalds@linux-foundation.org
Subject: [PATCH] x86/mm: Rip out the TLB benchmarking knob
Message-ID: &lt;20171014123429.iyim4k6gyztmbqmo@pd.tnic&gt;
References: &lt;20171009170231.fkpraqokz6e4zeco@pd.tnic&gt;
	&lt;tip-b956575bed91ecfb136a8300742ecbbf451471ab@git.kernel.org&gt;
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: &lt;tip-b956575bed91ecfb136a8300742ecbbf451471ab@git.kernel.org&gt;
User-Agent: NeoMutt/20170113 (1.7.2)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=7500">Borislav Petkov</a> - Oct. 14, 2017, 12:34 p.m.</div>
<pre class="content">
On Sat, Oct 14, 2017 at 03:49:12AM -0700, tip-bot for Andy Lutomirski wrote:
<span class="quote">&gt; Commit-ID:  b956575bed91ecfb136a8300742ecbbf451471ab</span>
<span class="quote">&gt; Gitweb:     https://git.kernel.org/tip/b956575bed91ecfb136a8300742ecbbf451471ab</span>
<span class="quote">&gt; Author:     Andy Lutomirski &lt;luto@kernel.org&gt;</span>
<span class="quote">&gt; AuthorDate: Mon, 9 Oct 2017 09:50:49 -0700</span>
<span class="quote">&gt; Committer:  Ingo Molnar &lt;mingo@kernel.org&gt;</span>
<span class="quote">&gt; CommitDate: Sat, 14 Oct 2017 09:21:24 +0200</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; x86/mm: Flush more aggressively in lazy TLB mode</span>

Andy,

I know you&#39;re busy so lemme send out the piece removing the benchmarking
knob. The good thing is, if you revert this patch, you get the knob back
so it is actually there for those who wanna do benchmarking :-)

It boots, but please check me nevertheless.

Thx.

---
<span class="from">From: Borislav Petkov &lt;bp@suse.de&gt;</span>
Date: Sat, 14 Oct 2017 14:11:14 +0200
Subject: [PATCH] x86/mm: Rip out the TLB benchmarking knob

This is not really useful to have it upstream as it is only for
benchmarking PCID vs !PCID and once the code is settled it will become
one useless knob.

So rip it out. Reverting this commit gives the functionality back to
those who still want to benchmark, so win-win. :)
<span class="signed-off-by">
Signed-off-by: Borislav Petkov &lt;bp@suse.de&gt;</span>
---
 arch/x86/include/asm/tlbflush.h |  7 -----
 arch/x86/mm/tlb.c               | 62 ++---------------------------------------
 2 files changed, 3 insertions(+), 66 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=125831">Andrew Lutomirski</a> - Oct. 14, 2017, 5:01 p.m.</div>
<pre class="content">
On Sat, Oct 14, 2017 at 5:34 AM, Borislav Petkov &lt;bp@alien8.de&gt; wrote:
<span class="quote">&gt; On Sat, Oct 14, 2017 at 03:49:12AM -0700, tip-bot for Andy Lutomirski wrote:</span>
<span class="quote">&gt;&gt; Commit-ID:  b956575bed91ecfb136a8300742ecbbf451471ab</span>
<span class="quote">&gt;&gt; Gitweb:     https://git.kernel.org/tip/b956575bed91ecfb136a8300742ecbbf451471ab</span>
<span class="quote">&gt;&gt; Author:     Andy Lutomirski &lt;luto@kernel.org&gt;</span>
<span class="quote">&gt;&gt; AuthorDate: Mon, 9 Oct 2017 09:50:49 -0700</span>
<span class="quote">&gt;&gt; Committer:  Ingo Molnar &lt;mingo@kernel.org&gt;</span>
<span class="quote">&gt;&gt; CommitDate: Sat, 14 Oct 2017 09:21:24 +0200</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; x86/mm: Flush more aggressively in lazy TLB mode</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Andy,</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; I know you&#39;re busy so lemme send out the piece removing the benchmarking</span>
<span class="quote">&gt; knob. The good thing is, if you revert this patch, you get the knob back</span>
<span class="quote">&gt; so it is actually there for those who wanna do benchmarking :-)</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; It boots, but please check me nevertheless.</span>

Ingo, please don&#39;t apply -- please use the one I just sent instead.
<span class="quote">
&gt;</span>
<span class="quote">&gt; Thx.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt; From: Borislav Petkov &lt;bp@suse.de&gt;</span>
<span class="quote">&gt; Date: Sat, 14 Oct 2017 14:11:14 +0200</span>
<span class="quote">&gt; Subject: [PATCH] x86/mm: Rip out the TLB benchmarking knob</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; This is not really useful to have it upstream as it is only for</span>
<span class="quote">&gt; benchmarking PCID vs !PCID and once the code is settled it will become</span>
<span class="quote">&gt; one useless knob.</span>

It&#39;s actually for benchmarking the two modes against each other on a
PCID CPU.  It&#39;s possible, though rather unlikely, that some workloads
are improved significantly when the knob changed.
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">index d362161d3291..447ef4cd7301 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_chunk">@@ -83,13 +83,6 @@</span> <span class="p_context"> static inline u64 inc_mm_tlb_gen(struct mm_struct *mm)</span>
 #endif
 
 /*
<span class="p_del">- * If tlb_use_lazy_mode is true, then we try to avoid switching CR3 to point</span>
<span class="p_del">- * to init_mm when we switch to a kernel thread (e.g. the idle thread).  If</span>
<span class="p_del">- * it&#39;s false, then we immediately switch CR3 when entering a kernel thread.</span>
<span class="p_del">- */</span>
<span class="p_del">-DECLARE_STATIC_KEY_TRUE(tlb_use_lazy_mode);</span>
<span class="p_del">-</span>
<span class="p_del">-/*</span>
  * 6 because 6 should be plenty and struct tlb_state will fit in
  * two cache lines.
  */
<span class="p_header">diff --git a/arch/x86/mm/tlb.c b/arch/x86/mm/tlb.c</span>
<span class="p_header">index 658bf0090565..7d410b25d9aa 100644</span>
<span class="p_header">--- a/arch/x86/mm/tlb.c</span>
<span class="p_header">+++ b/arch/x86/mm/tlb.c</span>
<span class="p_chunk">@@ -30,8 +30,6 @@</span> <span class="p_context"></span>
 
 atomic64_t last_mm_ctx_id = ATOMIC64_INIT(1);
 
<span class="p_del">-DEFINE_STATIC_KEY_TRUE(tlb_use_lazy_mode);</span>
<span class="p_del">-</span>
 static void choose_new_asid(struct mm_struct *next, u64 next_tlb_gen,
 			    u16 *new_asid, bool *need_flush)
 {
<span class="p_chunk">@@ -227,7 +225,9 @@</span> <span class="p_context"> void enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)</span>
 	if (this_cpu_read(cpu_tlbstate.loaded_mm) == &amp;init_mm)
 		return;
 
<span class="p_del">-	if (static_branch_unlikely(&amp;tlb_use_lazy_mode)) {</span>
<span class="p_add">+	if (static_cpu_has(X86_FEATURE_PCID)) {</span>
<span class="p_add">+		switch_mm(NULL, &amp;init_mm, NULL);</span>
<span class="p_add">+	} else {</span>
 		/*
 		 * There&#39;s a significant optimization that may be possible
 		 * here.  We have accurate enough TLB flush tracking that we
<span class="p_chunk">@@ -238,8 +238,6 @@</span> <span class="p_context"> void enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)</span>
 		 * tlb_remove_page() happens.
 		 */
 		this_cpu_write(cpu_tlbstate.is_lazy, true);
<span class="p_del">-	} else {</span>
<span class="p_del">-		switch_mm(NULL, &amp;init_mm, NULL);</span>
 	}
 }
 
<span class="p_chunk">@@ -626,57 +624,3 @@</span> <span class="p_context"> static int __init create_tlb_single_page_flush_ceiling(void)</span>
 	return 0;
 }
 late_initcall(create_tlb_single_page_flush_ceiling);
<span class="p_del">-</span>
<span class="p_del">-static ssize_t tlblazy_read_file(struct file *file, char __user *user_buf,</span>
<span class="p_del">-				 size_t count, loff_t *ppos)</span>
<span class="p_del">-{</span>
<span class="p_del">-	char buf[2];</span>
<span class="p_del">-</span>
<span class="p_del">-	buf[0] = static_branch_likely(&amp;tlb_use_lazy_mode) ? &#39;1&#39; : &#39;0&#39;;</span>
<span class="p_del">-	buf[1] = &#39;\n&#39;;</span>
<span class="p_del">-</span>
<span class="p_del">-	return simple_read_from_buffer(user_buf, count, ppos, buf, 2);</span>
<span class="p_del">-}</span>
<span class="p_del">-</span>
<span class="p_del">-static ssize_t tlblazy_write_file(struct file *file,</span>
<span class="p_del">-		 const char __user *user_buf, size_t count, loff_t *ppos)</span>
<span class="p_del">-{</span>
<span class="p_del">-	bool val;</span>
<span class="p_del">-</span>
<span class="p_del">-	if (kstrtobool_from_user(user_buf, count, &amp;val))</span>
<span class="p_del">-		return -EINVAL;</span>
<span class="p_del">-</span>
<span class="p_del">-	if (val)</span>
<span class="p_del">-		static_branch_enable(&amp;tlb_use_lazy_mode);</span>
<span class="p_del">-	else</span>
<span class="p_del">-		static_branch_disable(&amp;tlb_use_lazy_mode);</span>
<span class="p_del">-</span>
<span class="p_del">-	return count;</span>
<span class="p_del">-}</span>
<span class="p_del">-</span>
<span class="p_del">-static const struct file_operations fops_tlblazy = {</span>
<span class="p_del">-	.read = tlblazy_read_file,</span>
<span class="p_del">-	.write = tlblazy_write_file,</span>
<span class="p_del">-	.llseek = default_llseek,</span>
<span class="p_del">-};</span>
<span class="p_del">-</span>
<span class="p_del">-static int __init init_tlb_use_lazy_mode(void)</span>
<span class="p_del">-{</span>
<span class="p_del">-	if (boot_cpu_has(X86_FEATURE_PCID)) {</span>
<span class="p_del">-		/*</span>
<span class="p_del">-		 * Heuristic: with PCID on, switching to and from</span>
<span class="p_del">-		 * init_mm is reasonably fast, but remote flush IPIs</span>
<span class="p_del">-		 * as expensive as ever, so turn off lazy TLB mode.</span>
<span class="p_del">-		 *</span>
<span class="p_del">-		 * We can&#39;t do this in setup_pcid() because static keys</span>
<span class="p_del">-		 * haven&#39;t been initialized yet, and it would blow up</span>
<span class="p_del">-		 * badly.</span>
<span class="p_del">-		 */</span>
<span class="p_del">-		static_branch_disable(&amp;tlb_use_lazy_mode);</span>
<span class="p_del">-	}</span>
<span class="p_del">-</span>
<span class="p_del">-	debugfs_create_file(&quot;tlb_use_lazy_mode&quot;, S_IRUSR | S_IWUSR,</span>
<span class="p_del">-			    arch_debugfs_dir, NULL, &amp;fops_tlblazy);</span>
<span class="p_del">-	return 0;</span>
<span class="p_del">-}</span>
<span class="p_del">-late_initcall(init_tlb_use_lazy_mode);</span>

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



