// Seed: 1075191368
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  assign id_0 = id_1;
  assign id_0 = id_2 || 1;
endmodule
