SYSCFG:
  MEMRMP:
    FB_MODE:
      Normal: [0, "Flash Bank 1 mapped at 0x0800 0000 (and aliased @0x0000 0000(1)) and Flash Bank 2 mapped at offset"]
      Inverted:
        [1, "Flash Bank 2 mapped at 0x0800 0000 (and aliased @0x0000 0000(1)) and Flash Bank 1 mapped at offset"]
    MEM_MODE:
      MainFlash: [0, Main Flash memory mapped at 0x00000000]
      SystemFlash: [1, System Flash memory mapped at 0x00000000]
      FMC: [2, FMC bank 1 (NOR/PSRAM 1 and 2) mapped at 0x00000000]
      SRAM1: [3, SRAM1 mapped at 0x00000000]
      OCTOSPI1: [4, OCTOSPI1 memory mapped at 0x00000000]
      OCTOSPI2: [5, OCTOSPI2 memory mapped at 0x00000000]

  CFGR1:
    FPU_IE?:
      Disabled: [0, Interrupt disabled]
      Enabled: [1, Interrupt enabled]
    I2C?_FMP:
      Disabled: [0, "Fm+ mode is not enabled on I2Cx pins selected through AF selection bits"]
      Enabled: [1, "Fm+ mode is enabled on I2Cx pins selected through AF selection bits"]
    I2C_PB?_FMP:
      Disabled: [0, PBx pin operates in standard mode]
      Enabled: [1, "Fm+ mode enabled on PB7 pin, and the Speed control is bypassed"]
    ANASWVDD:
      VDDA: [0, I/O analog switches supplied by VDDA or booster when booster is ON]
      VDD: [1, I/O analog switches supplied by VDD]
    BOOSTEN:
      Disabled:
        [
          0,
          I/O analog switches are supplied by VDDA voltage. This is the recommended configuration when using the ADC in high VDDA voltage operation,
        ]
      Enabled:
        [
          1,
          I/O analog switches are supplied by a dedicated voltage booster (supplied by VDD). This is the recommended configuration when using the ADC in low VDDA voltage operation,
        ]
    FWDIS:
      Disabled: [1, Firewall protection disabled]
      Enabled: [0, Firewall protection enabled]

  EXTICR1:
    _derive:
      EXTI[123]: EXTI0
    EXTI0:
      _name: ExtiAbcdefgh
      PA: [0, Select PAx as the source input for the EXTIx external interrupt]
      PB: [1, Select PBx as the source input for the EXTIx external interrupt]
      PC: [2, Select PCx as the source input for the EXTIx external interrupt]
      PD: [3, Select PDx as the source input for the EXTIx external interrupt]
      PE: [4, Select PEx as the source input for the EXTIx external interrupt]
      PF: [5, Select PFx as the source input for the EXTIx external interrupt]
      PG: [6, Select PGx as the source input for the EXTIx external interrupt]
      PH: [7, Select PHx as the source input for the EXTIx external interrupt]
      PI: [8, Select PIx as the source input for the EXTIx external interrupt]

  EXTICR[23]:
    _derive:
      EXTI*: EXTICR1.EXTI0

  EXTICR4:
    _derive:
      EXTI1[345]: EXTI12
    EXTI12:
      _name: ExtiAbcdefgh
      PA: [0, Select PAx as the source input for the EXTIx external interrupt]
      PB: [1, Select PBx as the source input for the EXTIx external interrupt]
      PC: [2, Select PCx as the source input for the EXTIx external interrupt]
      PD: [3, Select PDx as the source input for the EXTIx external interrupt]
      PE: [4, Select PEx as the source input for the EXTIx external interrupt]
      PF: [5, Select PFx as the source input for the EXTIx external interrupt]
      PG: [6, Select PGx as the source input for the EXTIx external interrupt]
      PH: [7, Select PHx as the source input for the EXTIx external interrupt]

  SCSR:
    SRAM2BS:
      NotBusy: [0, No SRAM2 erase operation is on going]
      Busy: [1, SRAM2 erase operation is on going]
    SRAM2ER:
      Erase: [1, Setting this bit starts a hardware SRAM2 erase operation]

  CFGR2:
    SPF:
      Cleared: [0, No SRAM2 parity error detected]
      Set: [1, SRAM2 parity error detected]
    ECCL:
      Disconnected: [0, ECC error disconnected from TIM1/8/15/16/17 Break input]
      Connected: [1, ECC error connected to TIM1/8/15/16/17 Break input]
    PVDL:
      Disconnected:
        [
          0,
          "PVD interrupt disconnected from TIM1/8/15/16/17 Break input. PVDE and PLS[2:0] bits can be programmed by the application",
        ]
      Connected: [1, "PVD interrupt connected to TIM1/8/15/16/17 Break input, PVDE and PLS[2:0] bits are read only"]
    SPL:
      Disconnected: [0, SRAM2 parity error signal disconnected from TIM1/8/15/16/17 Break inputs]
      Connected: [1, SRAM2 parity error signal connected to TIM1/8/15/16/17 Break inputs]
    CLL:
      Disconnected: [0, "Cortex®-M4 LOCKUP output disconnected from TIM1/8/15/16/17 Break inputs"]
      Connected: [1, "Cortex®-M4 LOCKUP output connected to TIM1/8/15/16/17 Break inputs"]

  SWPR:
    P*WP:
      Disabled: [0, Write protection of SRAM2 page x is disabled]
      Enabled: [1, Write protection of SRAM2 page x is enabled]

  SKR:
    KEY:
      Key1: [0xCA, "1. Write 0xCA into Key[7:0]"]
      Key2: [0x53, "2. Write 0x53 into Key[7:0]"]

  SWPR2:
    P*WP:
      Disabled: [0, Write protection of SRAM2 page x is disabled]
      Enabled: [1, Write protection of SRAM2 page x is enabled]
