{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758064024692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758064024693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 16 17:07:04 2025 " "Processing started: Tue Sep 16 17:07:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758064024693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064024693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064024693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758064025034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758064025034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegMux " "Found entity 1: RegMux" {  } { { "Mux.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064031893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064031893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "regfile.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/regfile.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064031895 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegBank " "Found entity 2: RegBank" {  } { { "regfile.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/regfile.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064031895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064031895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_hex " "Found entity 1: seven_seg_hex" {  } { { "seven_seg_hex.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/seven_seg_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064031896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064031896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 cpu.v(10) " "Verilog HDL Declaration information at cpu.v(10): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "cpu.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/cpu.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758064031897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 cpu.v(10) " "Verilog HDL Declaration information at cpu.v(10): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "cpu.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/cpu.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758064031897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064031898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064031898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064031899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064031899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064031900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064031900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_test2 " "Found entity 1: FSM_test2" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064031901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064031901 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "twoInputMuxv.v(9) " "Verilog HDL information at twoInputMuxv.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "twoInputMuxv.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/twoInputMuxv.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1758064031902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoinputmuxv.v 1 1 " "Found 1 design units, including 1 entities, in source file twoinputmuxv.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "twoInputMuxv.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/twoInputMuxv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064031903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064031903 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset cpu.v(54) " "Verilog HDL Implicit Net warning at cpu.v(54): created implicit net for \"reset\"" {  } { { "cpu.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/cpu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064031903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758064031925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_test2 FSM_test2:fsm2 " "Elaborating entity \"FSM_test2\" for hierarchy \"FSM_test2:fsm2\"" {  } { { "cpu.v" "fsm2" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/cpu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064031947 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "16 15 0 regEnable FSM_test2.v(145) " "Verilog HDL error at FSM_test2.v(145): index 16 cannot fall outside the declared range \[15:0\] for vector \"regEnable\"" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 145 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064031950 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode FSM_test2.v(77) " "Verilog HDL Always Construct warning at FSM_test2.v(77): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1758064031951 "|cpu|FSM_test2:fsm2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagEn FSM_test2.v(77) " "Verilog HDL Always Construct warning at FSM_test2.v(77): inferring latch(es) for variable \"flagEn\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1758064031951 "|cpu|FSM_test2:fsm2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rsrc FSM_test2.v(77) " "Verilog HDL Always Construct warning at FSM_test2.v(77): inferring latch(es) for variable \"Rsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1758064031951 "|cpu|FSM_test2:fsm2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rdest FSM_test2.v(77) " "Verilog HDL Always Construct warning at FSM_test2.v(77): inferring latch(es) for variable \"Rdest\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1758064031951 "|cpu|FSM_test2:fsm2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm FSM_test2.v(77) " "Verilog HDL Always Construct warning at FSM_test2.v(77): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1758064031951 "|cpu|FSM_test2:fsm2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RorI FSM_test2.v(77) " "Verilog HDL Always Construct warning at FSM_test2.v(77): inferring latch(es) for variable \"RorI\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1758064031951 "|cpu|FSM_test2:fsm2"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FSM_test2:fsm2 " "Can't elaborate user hierarchy \"FSM_test2:fsm2\"" {  } { { "cpu.v" "fsm2" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/cpu.v" 47 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064031952 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE/ECE 3710/GFlipFlops/CPU/output_files/cpu.map.smsg " "Generated suppressed messages file C:/ECE/ECE 3710/GFlipFlops/CPU/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064031991 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758064032039 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 16 17:07:12 2025 " "Processing ended: Tue Sep 16 17:07:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758064032039 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758064032039 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758064032039 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064032039 ""}
