
*** Running vivado
    with args -log design1_xlslice_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_xlslice_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design1_xlslice_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:01:09 . Memory (MB): peak = 291.801 ; gain = 82.371
INFO: [Synth 8-638] synthesizing module 'design1_xlslice_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.srcs/sources_1/bd/design1/ip/design1_xlslice_0_0/synth/design1_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.srcs/sources_1/bd/design1/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.srcs/sources_1/bd/design1/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'design1_xlslice_0_0' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/projeto/projeto.srcs/sources_1/bd/design1/ip/design1_xlslice_0_0/synth/design1_xlslice_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:01:12 . Memory (MB): peak = 329.219 ; gain = 119.789
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:01:13 . Memory (MB): peak = 329.219 ; gain = 119.789
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.881 . Memory (MB): peak = 534.875 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:02:03 . Memory (MB): peak = 534.875 ; gain = 325.445
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:02:03 . Memory (MB): peak = 534.875 ; gain = 325.445
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:02:03 . Memory (MB): peak = 534.875 ; gain = 325.445
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:02:03 . Memory (MB): peak = 534.875 ; gain = 325.445
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:02:05 . Memory (MB): peak = 534.875 ; gain = 325.445
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:02:35 . Memory (MB): peak = 566.180 ; gain = 356.750
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:02:35 . Memory (MB): peak = 566.180 ; gain = 356.750
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:02:35 . Memory (MB): peak = 575.793 ; gain = 366.363
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:02:37 . Memory (MB): peak = 575.793 ; gain = 366.363
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:02:37 . Memory (MB): peak = 575.793 ; gain = 366.363
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:02:37 . Memory (MB): peak = 575.793 ; gain = 366.363
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:02:37 . Memory (MB): peak = 575.793 ; gain = 366.363
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:02:37 . Memory (MB): peak = 575.793 ; gain = 366.363
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:02:37 . Memory (MB): peak = 575.793 ; gain = 366.363

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:02:37 . Memory (MB): peak = 575.793 ; gain = 366.363
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:48 . Memory (MB): peak = 591.863 ; gain = 376.227
