
*** Running vivado
    with args -log TEST_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TEST_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TEST_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Sergaljerk/WSU-CPTE/IP_REPOS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 285.223 ; gain = 35.160
Command: link_design -top TEST_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0/TEST_clk_wiz_0_board.xdc] for cell 'TEST_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0/TEST_clk_wiz_0_board.xdc] for cell 'TEST_i/clk_wiz/inst'
Parsing XDC File [c:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0/TEST_clk_wiz_0.xdc] for cell 'TEST_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0/TEST_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0/TEST_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.129 ; gain = 558.250
Finished Parsing XDC File [c:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0/TEST_clk_wiz_0.xdc] for cell 'TEST_i/clk_wiz/inst'
Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_RED[3]'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GREEN[3]'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_BLUE[3]'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_0_tmds_clk_p'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_0_tmds_data_p[2]'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_0_tmds_data_p[1]'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_0_tmds_data_p[0]'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_0_tmds_clk_p'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_0_tmds_data_p[2]'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_0_tmds_data_p[1]'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_0_tmds_data_p[0]'. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.srcs/constrs_1/imports/new/hdmi_cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1162.129 ; gain = 876.906
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.950 . Memory (MB): peak = 1162.129 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 18c8dc40c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1178.559 ; gain = 16.430

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18c8dc40c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18c8dc40c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16fd5f635

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16fd5f635

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 115d0ec5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 115d0ec5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1178.559 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 115d0ec5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1178.559 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 115d0ec5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1178.559 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 115d0ec5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.runs/impl_1/TEST_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TEST_wrapper_drc_opted.rpt -pb TEST_wrapper_drc_opted.pb -rpx TEST_wrapper_drc_opted.rpx
Command: report_drc -file TEST_wrapper_drc_opted.rpt -pb TEST_wrapper_drc_opted.pb -rpx TEST_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.runs/impl_1/TEST_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1178.559 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6b3c724b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1178.559 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16f1978d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ef062960

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.619 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ef062960

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 1178.559 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ef062960

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.622 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f903d510

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1178.559 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ae51dfcb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.559 ; gain = 0.000
Phase 2 Global Placement | Checksum: 236a4a9ca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 236a4a9ca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17aa6da96

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d8e28572

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23ed2f1c9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 23ed2f1c9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2554e5399

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 156b536a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13a7701e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13a7701e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 13a7701e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.559 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13a7701e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 161bbe37b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 161bbe37b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.520. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12fba6953

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.559 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12fba6953

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12fba6953

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12fba6953

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.559 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 158dc77da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.559 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158dc77da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.559 ; gain = 0.000
Ending Placer Task | Checksum: e93623a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.runs/impl_1/TEST_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TEST_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TEST_wrapper_utilization_placed.rpt -pb TEST_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1178.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TEST_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1178.559 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2e8065f8 ConstDB: 0 ShapeSum: bab5bdab RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 149a066ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.230 ; gain = 46.672
Post Restoration Checksum: NetGraph: 6424a9c3 NumContArr: e57bbd3c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 149a066ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.230 ; gain = 46.672

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 149a066ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1231.219 ; gain = 52.660

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 149a066ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1231.219 ; gain = 52.660
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 287059492

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.961 ; gain = 55.402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.465  | TNS=0.000  | WHS=-0.219 | THS=-10.333|

Phase 2 Router Initialization | Checksum: 1e7ca1d50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.961 ; gain = 55.402

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 252344b72

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.961 ; gain = 55.402

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.454  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ff7e3a7d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.961 ; gain = 55.402
Phase 4 Rip-up And Reroute | Checksum: 1ff7e3a7d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.961 ; gain = 55.402

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ff7e3a7d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.961 ; gain = 55.402

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ff7e3a7d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.961 ; gain = 55.402
Phase 5 Delay and Skew Optimization | Checksum: 1ff7e3a7d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.961 ; gain = 55.402

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26911f4c6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.961 ; gain = 55.402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.603  | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26911f4c6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.961 ; gain = 55.402
Phase 6 Post Hold Fix | Checksum: 26911f4c6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.961 ; gain = 55.402

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0561655 %
  Global Horizontal Routing Utilization  = 0.0471048 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26f07f89c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.961 ; gain = 55.402

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26f07f89c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.266 ; gain = 55.707

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 202d2615d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.266 ; gain = 55.707

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.603  | TNS=0.000  | WHS=0.065  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 202d2615d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.266 ; gain = 55.707
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.266 ; gain = 55.707

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1234.266 ; gain = 55.707
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1234.934 ; gain = 0.668
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.runs/impl_1/TEST_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TEST_wrapper_drc_routed.rpt -pb TEST_wrapper_drc_routed.pb -rpx TEST_wrapper_drc_routed.rpx
Command: report_drc -file TEST_wrapper_drc_routed.rpt -pb TEST_wrapper_drc_routed.pb -rpx TEST_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.runs/impl_1/TEST_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TEST_wrapper_methodology_drc_routed.rpt -pb TEST_wrapper_methodology_drc_routed.pb -rpx TEST_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TEST_wrapper_methodology_drc_routed.rpt -pb TEST_wrapper_methodology_drc_routed.pb -rpx TEST_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.runs/impl_1/TEST_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TEST_wrapper_power_routed.rpt -pb TEST_wrapper_power_summary_routed.pb -rpx TEST_wrapper_power_routed.rpx
Command: report_power -file TEST_wrapper_power_routed.rpt -pb TEST_wrapper_power_summary_routed.pb -rpx TEST_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TEST_wrapper_route_status.rpt -pb TEST_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TEST_wrapper_timing_summary_routed.rpt -pb TEST_wrapper_timing_summary_routed.pb -rpx TEST_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TEST_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file TEST_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TEST_wrapper_bus_skew_routed.rpt -pb TEST_wrapper_bus_skew_routed.pb -rpx TEST_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force TEST_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TEST_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Sergaljerk/WSU-CPTE/Module_13.1/Module_13.1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Dec  4 16:09:07 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1677.066 ; gain = 405.074
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 16:09:07 2018...
