# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PROJET_SYSTEME_INFO.srcs/sources_1/new/Memoire_de_donneees.vhd" \
"../../../../PROJET_SYSTEME_INFO.srcs/sim_1/new/testDonnees.vhd" \

# Do not sort compile order
nosort
