Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: code.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "code.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "code"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : code
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\7th semester\DSD LAB\lab09\code\code.v" into library work
Parsing module <code>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <code>.
WARNING:HDLCompiler:413 - "F:\7th semester\DSD LAB\lab09\code\code.v" Line 34: Result of 6-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:\7th semester\DSD LAB\lab09\code\code.v" Line 35: Result of 6-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:\7th semester\DSD LAB\lab09\code\code.v" Line 36: Result of 6-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:\7th semester\DSD LAB\lab09\code\code.v" Line 58: Result of 17-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "F:\7th semester\DSD LAB\lab09\code\code.v" Line 63: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "F:\7th semester\DSD LAB\lab09\code\code.v" Line 66: Assignment to t5 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "F:\7th semester\DSD LAB\lab09\code\code.v" Line 31: Net <OF_1> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <code>.
    Related source file is "F:\7th semester\DSD LAB\lab09\code\code.v".
WARNING:Xst:653 - Signal <OF_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <x2>.
    Found 8-bit register for signal <x1>.
    Found 8-bit adder for signal <cf> created at line 56.
    Found 8-bit adder for signal <n0057[7:0]> created at line 61.
    Found 2-bit adder for signal <n0038> created at line 57.
    Found 8x1-bit multiplier for signal <n0028> created at line 51.
    Found 8x1-bit multiplier for signal <n0029> created at line 52.
    Found 8x1-bit multiplier for signal <n0030> created at line 53.
    Summary:
	inferred   3 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <code> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 8x1-bit multiplier                                    : 3
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 2
 8-bit register                                        : 2
# Multiplexers                                         : 2
 8-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 8x1-bit multiplier                                    : 3
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 2
 8-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <x2_7> of sequential type is unconnected in block <code>.

Optimizing unit <code> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block code, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : code.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 51
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 8
#      LUT4                        : 7
#      LUT5                        : 6
#      MUXCY                       : 14
#      XORCY                       : 14
# FlipFlops/Latches                : 15
#      FDC                         : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 9
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              15  out of  18224     0%  
 Number of Slice LUTs:                   22  out of   9112     0%  
    Number used as Logic:                22  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     33
   Number with an unused Flip Flop:      18  out of     33    54%  
   Number with an unused LUT:            11  out of     33    33%  
   Number of fully used LUT-FF pairs:     4  out of     33    12%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.165ns (Maximum Frequency: 858.185MHz)
   Minimum input arrival time before clock: 3.418ns
   Maximum output required time after clock: 6.635ns
   Maximum combinational path delay: 7.512ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            x1_0 (FF)
  Destination:       x2_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: x1_0 to x2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  x1_0 (x1_0)
     FDC:D                     0.102          x2_0
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              3.418ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       x1_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to x1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_IBUF (rst_IBUF)
     INV:I->O             15   0.206   0.981  rst_inv1_INV_0 (rst_inv)
     FDC:CLR                   0.430          x1_0
    ----------------------------------------
    Total                      3.418ns (1.858ns logic, 1.560ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 530 / 16
-------------------------------------------------------------------------
Offset:              6.635ns (Levels of Logic = 17)
  Source:            x1_0 (FF)
  Destination:       y<7> (PAD)
  Source Clock:      clk rising

  Data Path: x1_0 to y<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.617  x1_0 (x1_0)
     LUT2:I1->O            1   0.205   0.000  Madd_cf_lut<0> (Madd_cf_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_cf_cy<0> (Madd_cf_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cf_cy<1> (Madd_cf_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cf_cy<2> (Madd_cf_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cf_cy<3> (Madd_cf_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cf_cy<4> (Madd_cf_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cf_cy<5> (Madd_cf_cy<5>)
     XORCY:CI->O          15   0.180   1.086  Madd_cf_xor<6> (cf<6>)
     LUT5:I3->O            1   0.203   0.000  Madd_n0057[7:0]_lut<0> (Madd_n0057[7:0]_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_n0057[7:0]_cy<0> (Madd_n0057[7:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0057[7:0]_cy<1> (Madd_n0057[7:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0057[7:0]_cy<2> (Madd_n0057[7:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0057[7:0]_cy<3> (Madd_n0057[7:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0057[7:0]_cy<4> (Madd_n0057[7:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0057[7:0]_cy<5> (Madd_n0057[7:0]_cy<5>)
     MUXCY:CI->O           1   0.213   0.579  Madd_n0057[7:0]_cy<6> (Madd_n0057[7:0]_cy<6>)
     OBUF:I->O                 2.571          y_7_OBUF (y<7>)
    ----------------------------------------
    Total                      6.635ns (4.353ns logic, 2.282ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 812 / 16
-------------------------------------------------------------------------
Delay:               7.512ns (Levels of Logic = 18)
  Source:            x<0> (PAD)
  Destination:       y<7> (PAD)

  Data Path: x<0> to y<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  x_0_IBUF (x_0_IBUF)
     LUT2:I0->O            1   0.203   0.000  Madd_cf_lut<0> (Madd_cf_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_cf_cy<0> (Madd_cf_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cf_cy<1> (Madd_cf_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cf_cy<2> (Madd_cf_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cf_cy<3> (Madd_cf_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cf_cy<4> (Madd_cf_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cf_cy<5> (Madd_cf_cy<5>)
     XORCY:CI->O          15   0.180   1.086  Madd_cf_xor<6> (cf<6>)
     LUT5:I3->O            1   0.203   0.000  Madd_n0057[7:0]_lut<0> (Madd_n0057[7:0]_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_n0057[7:0]_cy<0> (Madd_n0057[7:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0057[7:0]_cy<1> (Madd_n0057[7:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0057[7:0]_cy<2> (Madd_n0057[7:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0057[7:0]_cy<3> (Madd_n0057[7:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0057[7:0]_cy<4> (Madd_n0057[7:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0057[7:0]_cy<5> (Madd_n0057[7:0]_cy<5>)
     MUXCY:CI->O           1   0.213   0.579  Madd_n0057[7:0]_cy<6> (Madd_n0057[7:0]_cy<6>)
     OBUF:I->O                 2.571          y_7_OBUF (y<7>)
    ----------------------------------------
    Total                      7.512ns (5.126ns logic, 2.386ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.72 secs
 
--> 

Total memory usage is 243592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

