INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'yobuwen' on host 'yobuwen' (Linux_x86_64 version 4.15.0-126-generic) on Tue Mar 02 23:23:40 CST 2021
INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS
INFO: [HLS 200-10] In directory '/home/yobuwen/hello-one/HLS_Convolution'
Sourcing Tcl script '/home/yobuwen/hello-one/HLS_Convolution/conv_acc/solution4/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project conv_acc 
INFO: [HLS 200-10] Opening project '/home/yobuwen/hello-one/HLS_Convolution/conv_acc'.
INFO: [HLS 200-1510] Running: set_top conv_acc4t 
INFO: [HLS 200-1510] Running: add_files source/conv_acc1t.cpp 
INFO: [HLS 200-10] Adding design file 'source/conv_acc1t.cpp' to the project
INFO: [HLS 200-1510] Running: add_files source/conv_acc2t.cpp 
INFO: [HLS 200-10] Adding design file 'source/conv_acc2t.cpp' to the project
INFO: [HLS 200-1510] Running: add_files source/conv_acc3t.cpp 
INFO: [HLS 200-10] Adding design file 'source/conv_acc3t.cpp' to the project
INFO: [HLS 200-1510] Running: add_files source/conv_acc4t.cpp 
INFO: [HLS 200-10] Adding design file 'source/conv_acc4t.cpp' to the project
INFO: [HLS 200-1510] Running: add_files source/main.h 
INFO: [HLS 200-10] Adding design file 'source/main.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench/testbench.c 
INFO: [HLS 200-10] Adding test bench file 'testbench/testbench.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution4 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/yobuwen/hello-one/HLS_Convolution/conv_acc/solution4'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.825 MB.
INFO: [HLS 200-10] Analyzing design file 'source/conv_acc4t.cpp' ... 
WARNING: [HLS 207-989] '__MAIN_H__' is used as a header guard here, followed by #define of a different macro: source/main.h:1:9
INFO: [HLS 207-923] '__MAIN_H_' is defined here; did you mean '__MAIN_H__'?: source/main.h:2:9
WARNING: [HLS 207-1017] unknown pragma ignored: source/conv_acc4t.cpp:104:9
INFO: [HLS 200-10] Analyzing design file 'source/conv_acc3t.cpp' ... 
WARNING: [HLS 207-989] '__MAIN_H__' is used as a header guard here, followed by #define of a different macro: source/main.h:1:9
INFO: [HLS 207-923] '__MAIN_H_' is defined here; did you mean '__MAIN_H__'?: source/main.h:2:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc3t.cpp:149:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc3t.cpp:149:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc3t.cpp:150:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc3t.cpp:150:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc3t.cpp:151:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc3t.cpp:151:9
INFO: [HLS 200-10] Analyzing design file 'source/conv_acc2t.cpp' ... 
WARNING: [HLS 207-989] '__MAIN_H__' is used as a header guard here, followed by #define of a different macro: source/main.h:1:9
INFO: [HLS 207-923] '__MAIN_H_' is defined here; did you mean '__MAIN_H__'?: source/main.h:2:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc2t.cpp:27:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc2t.cpp:27:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc2t.cpp:28:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc2t.cpp:28:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc2t.cpp:29:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: source/conv_acc2t.cpp:29:9
INFO: [HLS 200-10] Analyzing design file 'source/conv_acc1t.cpp' ... 
WARNING: [HLS 207-989] '__MAIN_H__' is used as a header guard here, followed by #define of a different macro: source/main.h:1:9
INFO: [HLS 207-923] '__MAIN_H_' is defined here; did you mean '__MAIN_H__'?: source/main.h:2:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.11 seconds. CPU system time: 0.71 seconds. Elapsed time: 1.63 seconds; current allocated memory: 193.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_in(float*, float (*) [16][16])' into 'process(float*, float*, float (*) [16][16], float (*) [4][3][3], float (*) [14][14])' (source/conv_acc4t.cpp:103:0)
INFO: [HLS 214-178] Inlining function 'load_w(float*, float (*) [4][3][3])' into 'process(float*, float*, float (*) [16][16], float (*) [4][3][3], float (*) [14][14])' (source/conv_acc4t.cpp:103:0)
INFO: [HLS 214-178] Inlining function 'process(float*, float*, float (*) [16][16], float (*) [4][3][3], float (*) [14][14])' into 'conv_acc4t(float*, float*, float*)' (source/conv_acc4t.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'offload_out(float*, float (*) [14][14])' into 'conv_acc4t(float*, float*, float*)' (source/conv_acc4t.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (source/conv_acc4t.cpp:46:49)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_acc4t(float*, float*, float*)' (source/conv_acc4t.cpp:111:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_acc4t(float*, float*, float*)' (source/conv_acc4t.cpp:111:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_acc4t(float*, float*, float*)' (source/conv_acc4t.cpp:111:0)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'INDATA_LOAD'(source/conv_acc4t.cpp:24:5) has been inferred on port 'In_ddr' (source/conv_acc4t.cpp:24:5)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'WDATA_LOAD'(source/conv_acc4t.cpp:38:5) has been inferred on port 'W_ddr' (source/conv_acc4t.cpp:38:5)
INFO: [HLS 214-115] Multiple burst writes of length 784 and bit width 32 in loop 'OUTDATA_WRITE'(source/conv_acc4t.cpp:55:5) has been inferred on port 'Out_ddr' (source/conv_acc4t.cpp:55:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.03 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.72 seconds; current allocated memory: 195.739 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.740 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 197.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 196.424 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_2' (source/conv_acc4t.cpp:28) in function 'conv_acc4t' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (source/conv_acc4t.cpp:44) in function 'conv_acc4t' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (source/conv_acc4t.cpp:59) in function 'conv_acc4t' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_row' (source/conv_acc4t.cpp:69) in function 'convolution' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Output_column' (source/conv_acc4t.cpp:73) in function 'convolution' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Kernel_row' (source/conv_acc4t.cpp:76) in function 'convolution' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Kernel_column' (source/conv_acc4t.cpp:79) in function 'convolution' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Output_channel' (source/conv_acc4t.cpp:82) in function 'convolution' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Input_channel' (source/conv_acc4t.cpp:86) in function 'convolution' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'in'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w' (source/conv_acc4t.cpp:123) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w' (source/conv_acc4t.cpp:123) in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[0][0]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[0][0]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[0][1]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[0][1]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[0][2]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[0][2]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[0][3]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[0][3]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[1][0]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[1][0]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[1][1]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[1][1]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[1][2]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[1][2]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[1][3]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[1][3]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[2][0]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[2][0]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[2][1]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[2][1]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[2][2]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[2][2]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[2][3]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[2][3]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[3][0]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[3][0]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[3][1]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[3][1]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[3][2]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[3][2]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[3][3]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'w[3][3]' in function 'conv_acc4t' (source/conv_acc4t.cpp:46:21).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.21 seconds; current allocated memory: 221.291 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (source/conv_acc4t.cpp:26:35) in function 'conv_acc4t'.
INFO: [XFORM 203-541] Flattening a loop nest 'INDATA_LOAD' (source/conv_acc4t.cpp:24:14) in function 'conv_acc4t'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (source/conv_acc4t.cpp:42:39) in function 'conv_acc4t'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (source/conv_acc4t.cpp:40:35) in function 'conv_acc4t'.
INFO: [XFORM 203-541] Flattening a loop nest 'WDATA_LOAD' (source/conv_acc4t.cpp:38:14) in function 'conv_acc4t'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (source/conv_acc4t.cpp:57:35) in function 'conv_acc4t'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTDATA_WRITE' (source/conv_acc4t.cpp:55:14) in function 'conv_acc4t'.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (source/conv_acc4t.cpp:89:44)
INFO: [HLS 200-472] Inferring partial write operation for 'in.0' (source/conv_acc4t.cpp:30:39)
INFO: [HLS 200-472] Inferring partial write operation for 'w[0][0]' (source/conv_acc4t.cpp:46:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.22 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 239.787 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_acc4t' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Output_row'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('in_0_load_2', source/conv_acc4t.cpp:89) on array 'in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 24, Depth = 159, loop 'Output_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64.54 seconds. CPU system time: 0.09 seconds. Elapsed time: 64.64 seconds; current allocated memory: 266.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 23.65 seconds. CPU system time: 0.11 seconds. Elapsed time: 23.77 seconds; current allocated memory: 305.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_acc4t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INDATA_LOAD_VITIS_LOOP_26_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'INDATA_LOAD_VITIS_LOOP_26_1_VITIS_LOOP_28_2'
INFO: [SCHED 204-61] Pipelining loop 'WDATA_LOAD_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WDATA_LOAD_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-61] Pipelining loop 'OUTDATA_WRITE_VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'OUTDATA_WRITE_VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.73 seconds. CPU system time: 0.12 seconds. Elapsed time: 18.87 seconds; current allocated memory: 306.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 307.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution' is 12032 from HDL expression: ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 84 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 84 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.99 seconds; current allocated memory: 332.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc4t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_acc4t/In_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_acc4t/W_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_acc4t/Out_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_acc4t' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc4t'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 30.29 seconds. CPU system time: 0.23 seconds. Elapsed time: 30.66 seconds; current allocated memory: 422.019 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_acc4t_in_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conv_acc4t_out_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_acc4t_w_0_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.22 seconds. CPU system time: 0.12 seconds. Elapsed time: 10.36 seconds; current allocated memory: 436.541 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_acc4t.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_acc4t.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 169.94 seconds. CPU system time: 1.93 seconds. Elapsed time: 172.32 seconds; current allocated memory: 437.792 MB.
INFO: [HLS 200-112] Total CPU user time: 174.25 seconds. Total CPU system time: 2.72 seconds. Total elapsed time: 175.72 seconds; peak allocated memory: 436.541 MB.
