INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/ALUdecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUdecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/MAINdecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAINdecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/mux1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/regFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/riscvsingle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvsingle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_s/riscv.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
