OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 128 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_decoder
Die area:                 ( 0 0 ) ( 102648 102648 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     389626
Number of terminals:      71
Number of snets:          2
Number of nets:           32212

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
[INFO DRT-0164] Number of unique instances = 244.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1335704.
[INFO DRT-0033] V1 shape region query size = 1072760.
[INFO DRT-0033] M2 shape region query size = 38323.
[INFO DRT-0033] V2 shape region query size = 9855.
[INFO DRT-0033] M3 shape region query size = 19710.
[INFO DRT-0033] V3 shape region query size = 6570.
[INFO DRT-0033] M4 shape region query size = 16478.
[INFO DRT-0033] V4 shape region query size = 6570.
[INFO DRT-0033] M5 shape region query size = 6768.
[INFO DRT-0033] V5 shape region query size = 324.
[INFO DRT-0033] M6 shape region query size = 180.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0078]   Complete 812 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 234 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0084]   Complete 32174 groups.
#scanned instances     = 389626
#unique  instances     = 240
#stdCellGenAp          = 8309
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 6599
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 96782
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:07:22, elapsed time = 00:00:36, memory = 1181.98 (MB), peak = 1181.98 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     334886

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 190 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 190 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 86283.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 72758.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 61469.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 37893.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 14186.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 5717.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 275.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 162213 vertical wires in 4 frboxes and 116368 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 13097 vertical wires in 4 frboxes and 7339 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:06, memory = 2060.34 (MB), peak = 2076.36 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.76 (MB), peak = 2076.36 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 8034.43 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:11, memory = 8072.57 (MB).
    Completing 30% with 1175 violations.
    elapsed time = 00:00:30, memory = 11319.70 (MB).
    Completing 40% with 1175 violations.
    elapsed time = 00:00:34, memory = 9614.99 (MB).
    Completing 50% with 1175 violations.
    elapsed time = 00:00:38, memory = 7890.39 (MB).
    Completing 60% with 2424 violations.
    elapsed time = 00:01:01, memory = 12049.36 (MB).
    Completing 70% with 2424 violations.
    elapsed time = 00:01:04, memory = 10203.24 (MB).
    Completing 80% with 3421 violations.
    elapsed time = 00:01:31, memory = 13684.72 (MB).
    Completing 90% with 3421 violations.
    elapsed time = 00:01:35, memory = 12236.60 (MB).
    Completing 100% with 4277 violations.
    elapsed time = 00:01:44, memory = 9328.42 (MB).
[INFO DRT-0199]   Number of violations = 18328.
[INFO DRT-0267] cpu time = 00:22:41, elapsed time = 00:01:47, memory = 9768.81 (MB), peak = 14325.11 (MB)
Total wire length = 132425 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9158 um.
Total wire length on LAYER M3 = 38379 um.
Total wire length on LAYER M4 = 33140 um.
Total wire length on LAYER M5 = 28894 um.
Total wire length on LAYER M6 = 19899 um.
Total wire length on LAYER M7 = 2952 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 275485.
Up-via summary (total 275485):.

-----------------
 Active         0
     M1     96219
     M2    100183
     M3     50082
     M4     18723
     M5      9457
     M6       821
     M7         0
     M8         0
     M9         0
-----------------
           275485


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 18328 violations.
    elapsed time = 00:00:22, memory = 14644.94 (MB).
    Completing 20% with 18328 violations.
    elapsed time = 00:00:27, memory = 11973.64 (MB).
    Completing 30% with 12447 violations.
    elapsed time = 00:00:54, memory = 16362.18 (MB).
    Completing 40% with 12447 violations.
    elapsed time = 00:01:00, memory = 13817.51 (MB).
    Completing 50% with 12447 violations.
    elapsed time = 00:01:04, memory = 11165.60 (MB).
    Completing 60% with 8184 violations.
    elapsed time = 00:01:34, memory = 15757.11 (MB).
    Completing 70% with 8184 violations.
    elapsed time = 00:01:38, memory = 13160.86 (MB).
    Completing 80% with 3658 violations.
    elapsed time = 00:02:08, memory = 17208.45 (MB).
    Completing 90% with 3658 violations.
    elapsed time = 00:02:14, memory = 15128.70 (MB).
    Completing 100% with 431 violations.
    elapsed time = 00:02:23, memory = 12087.06 (MB).
[INFO DRT-0199]   Number of violations = 9397.
[INFO DRT-0267] cpu time = 00:31:10, elapsed time = 00:02:25, memory = 12087.06 (MB), peak = 17413.23 (MB)
Total wire length = 131664 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9638 um.
Total wire length on LAYER M3 = 38183 um.
Total wire length on LAYER M4 = 32597 um.
Total wire length on LAYER M5 = 28603 um.
Total wire length on LAYER M6 = 19701 um.
Total wire length on LAYER M7 = 2940 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271988.
Up-via summary (total 271988):.

-----------------
 Active         0
     M1     96223
     M2    100746
     M3     47336
     M4     17966
     M5      8952
     M6       765
     M7         0
     M8         0
     M9         0
-----------------
           271988


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9397 violations.
    elapsed time = 00:00:25, memory = 16528.92 (MB).
    Completing 20% with 9397 violations.
    elapsed time = 00:00:28, memory = 13932.71 (MB).
    Completing 30% with 6825 violations.
    elapsed time = 00:00:53, memory = 17876.67 (MB).
    Completing 40% with 6825 violations.
    elapsed time = 00:01:02, memory = 15578.79 (MB).
    Completing 50% with 6825 violations.
    elapsed time = 00:01:06, memory = 12657.62 (MB).
    Completing 60% with 4217 violations.
    elapsed time = 00:01:37, memory = 17287.57 (MB).
    Completing 70% with 4217 violations.
    elapsed time = 00:01:40, memory = 14375.51 (MB).
    Completing 80% with 3096 violations.
    elapsed time = 00:02:07, memory = 18556.51 (MB).
    Completing 90% with 3096 violations.
    elapsed time = 00:02:14, memory = 16403.54 (MB).
    Completing 100% with 1326 violations.
    elapsed time = 00:02:24, memory = 13535.79 (MB).
[INFO DRT-0199]   Number of violations = 9326.
[INFO DRT-0267] cpu time = 00:31:28, elapsed time = 00:02:26, memory = 13536.31 (MB), peak = 18722.92 (MB)
Total wire length = 131337 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9681 um.
Total wire length on LAYER M3 = 38080 um.
Total wire length on LAYER M4 = 32524 um.
Total wire length on LAYER M5 = 28478 um.
Total wire length on LAYER M6 = 19625 um.
Total wire length on LAYER M7 = 2947 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271235.
Up-via summary (total 271235):.

-----------------
 Active         0
     M1     96219
     M2    100475
     M3     47011
     M4     17905
     M5      8834
     M6       791
     M7         0
     M8         0
     M9         0
-----------------
           271235


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9326 violations.
    elapsed time = 00:00:13, memory = 18096.30 (MB).
    Completing 20% with 9326 violations.
    elapsed time = 00:00:15, memory = 15436.11 (MB).
    Completing 30% with 6273 violations.
    elapsed time = 00:00:35, memory = 19835.04 (MB).
    Completing 40% with 6273 violations.
    elapsed time = 00:00:37, memory = 17564.27 (MB).
    Completing 50% with 6273 violations.
    elapsed time = 00:00:44, memory = 14395.36 (MB).
    Completing 60% with 4594 violations.
    elapsed time = 00:01:03, memory = 18516.83 (MB).
    Completing 70% with 4594 violations.
    elapsed time = 00:01:04, memory = 16053.92 (MB).
    Completing 80% with 1570 violations.
    elapsed time = 00:01:24, memory = 19796.47 (MB).
    Completing 90% with 1570 violations.
    elapsed time = 00:01:26, memory = 18118.41 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:01:37, memory = 14787.55 (MB).
[INFO DRT-0199]   Number of violations = 9.
[INFO DRT-0267] cpu time = 00:17:35, elapsed time = 00:01:38, memory = 14790.88 (MB), peak = 20295.73 (MB)
Total wire length = 131332 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9733 um.
Total wire length on LAYER M3 = 38108 um.
Total wire length on LAYER M4 = 32494 um.
Total wire length on LAYER M5 = 28455 um.
Total wire length on LAYER M6 = 19598 um.
Total wire length on LAYER M7 = 2940 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271049.
Up-via summary (total 271049):.

-----------------
 Active         0
     M1     96219
     M2    100496
     M3     46858
     M4     17865
     M5      8818
     M6       793
     M7         0
     M8         0
     M9         0
-----------------
           271049


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 14790.88 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 14790.88 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 14790.88 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 14790.88 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:22, memory = 14795.29 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:22, memory = 14795.29 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:22, memory = 14795.29 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:22, memory = 14795.29 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:22, memory = 14795.29 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:23, memory = 14795.29 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:24, memory = 14795.29 (MB), peak = 20295.73 (MB)
Total wire length = 131331 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9734 um.
Total wire length on LAYER M3 = 38108 um.
Total wire length on LAYER M4 = 32493 um.
Total wire length on LAYER M5 = 28455 um.
Total wire length on LAYER M6 = 19598 um.
Total wire length on LAYER M7 = 2940 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271048.
Up-via summary (total 271048):.

-----------------
 Active         0
     M1     96219
     M2    100499
     M3     46854
     M4     17865
     M5      8818
     M6       793
     M7         0
     M8         0
     M9         0
-----------------
           271048


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 14795.29 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 14795.29 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 14795.29 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 14795.29 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:20, memory = 14795.29 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:20, memory = 14795.29 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:20, memory = 14795.29 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:20, memory = 14795.29 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:20, memory = 14795.29 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:20, memory = 14795.29 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:21, memory = 14795.29 (MB), peak = 20295.73 (MB)
Total wire length = 131331 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9734 um.
Total wire length on LAYER M3 = 38108 um.
Total wire length on LAYER M4 = 32493 um.
Total wire length on LAYER M5 = 28455 um.
Total wire length on LAYER M6 = 19598 um.
Total wire length on LAYER M7 = 2940 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271048.
Up-via summary (total 271048):.

-----------------
 Active         0
     M1     96219
     M2    100499
     M3     46854
     M4     17865
     M5      8818
     M6       793
     M7         0
     M8         0
     M9         0
-----------------
           271048


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 14795.29 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 14795.29 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:02, memory = 14795.29 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:02, memory = 14795.29 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:14, memory = 14795.29 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:14, memory = 14795.29 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:14, memory = 14795.29 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:14, memory = 14795.29 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:14, memory = 14795.29 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:14, memory = 14795.29 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:15, memory = 14795.29 (MB), peak = 20295.73 (MB)
Total wire length = 131333 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9735 um.
Total wire length on LAYER M3 = 38109 um.
Total wire length on LAYER M4 = 32492 um.
Total wire length on LAYER M5 = 28454 um.
Total wire length on LAYER M6 = 19600 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271073.
Up-via summary (total 271073):.

-----------------
 Active         0
     M1     96219
     M2    100513
     M3     46869
     M4     17859
     M5      8820
     M6       793
     M7         0
     M8         0
     M9         0
-----------------
           271073


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 14795.29 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 14795.29 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:07, memory = 14803.48 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:07, memory = 14803.48 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:08, memory = 14803.48 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:08, memory = 14803.48 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:08, memory = 14803.48 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:08, memory = 14803.48 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:08, memory = 14803.48 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:08, memory = 14803.48 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:09, memory = 14803.48 (MB), peak = 20295.73 (MB)
Total wire length = 131333 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9735 um.
Total wire length on LAYER M3 = 38109 um.
Total wire length on LAYER M4 = 32492 um.
Total wire length on LAYER M5 = 28454 um.
Total wire length on LAYER M6 = 19600 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271073.
Up-via summary (total 271073):.

-----------------
 Active         0
     M1     96219
     M2    100513
     M3     46869
     M4     17859
     M5      8820
     M6       793
     M7         0
     M8         0
     M9         0
-----------------
           271073


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 14803.48 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 14803.48 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:03, memory = 14803.48 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:03, memory = 14803.48 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:03, memory = 14803.48 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:04, memory = 14803.48 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:04, memory = 14803.48 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:04, memory = 14803.48 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:04, memory = 14803.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 14803.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:04, memory = 14803.48 (MB), peak = 20295.73 (MB)
Total wire length = 131333 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9736 um.
Total wire length on LAYER M3 = 38110 um.
Total wire length on LAYER M4 = 32493 um.
Total wire length on LAYER M5 = 28455 um.
Total wire length on LAYER M6 = 19597 um.
Total wire length on LAYER M7 = 2939 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271075.
Up-via summary (total 271075):.

-----------------
 Active         0
     M1     96219
     M2    100518
     M3     46867
     M4     17864
     M5      8816
     M6       791
     M7         0
     M8         0
     M9         0
-----------------
           271075


[INFO DRT-0198] Complete detail routing.
Total wire length = 131333 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9736 um.
Total wire length on LAYER M3 = 38110 um.
Total wire length on LAYER M4 = 32493 um.
Total wire length on LAYER M5 = 28455 um.
Total wire length on LAYER M6 = 19597 um.
Total wire length on LAYER M7 = 2939 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271075.
Up-via summary (total 271075):.

-----------------
 Active         0
     M1     96219
     M2    100518
     M3     46867
     M4     17864
     M5      8816
     M6       791
     M7         0
     M8         0
     M9         0
-----------------
           271075


[INFO DRT-0267] cpu time = 01:45:02, elapsed time = 00:09:32, memory = 14803.48 (MB), peak = 20295.73 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 10:22.90[h:]min:sec. CPU time: user 6366.86 sys 406.73 (1087%). Peak memory: 20782824KB.
