# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC_MicroProcessor.srcs/sources_1/new/16_bit_Processor.v" \
"../../../../RISC_MicroProcessor.srcs/sources_1/new/ALU.v" \
"../../../../RISC_MicroProcessor.srcs/sources_1/new/ALU_Control_Unit.v" \
"../../../../RISC_MicroProcessor.srcs/sources_1/new/Control_Unit.v" \
"../../../../RISC_MicroProcessor.srcs/sources_1/new/Data_Memory.v" \
"../../../../RISC_MicroProcessor.srcs/sources_1/new/Data_path.v" \
"../../../../RISC_MicroProcessor.srcs/sources_1/new/Instruction_Mem.v" \
"../../../../RISC_MicroProcessor.srcs/sources_1/new/Register.v" \
"../../../../RISC_MicroProcessor.srcs/sources_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
