{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582777612110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582777612110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 12:26:51 2020 " "Processing started: Thu Feb 27 12:26:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582777612110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582777612110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RVCore -c RVCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off RVCore -c RVCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582777612110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1582777612532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rvcore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rvcore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RVCore " "Found entity 1: RVCore" {  } { { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777612594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777612594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-Behavioral " "Found design unit 1: ADDER-Behavioral" {  } { { "ADDER.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ADDER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ADDER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32 " "Found entity 1: Mux32" {  } { { "Mux32.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/Mux32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant4.vhd 4 2 " "Found 4 design units, including 2 entities, in source file constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constant4_lpm_constant_v09-RTL " "Found design unit 1: Constant4_lpm_constant_v09-RTL" {  } { { "Constant4.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/Constant4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constant4-RTL " "Found design unit 2: constant4-RTL" {  } { { "Constant4.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/Constant4.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Constant4_lpm_constant_v09 " "Found entity 1: Constant4_lpm_constant_v09" {  } { { "Constant4.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/Constant4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""} { "Info" "ISGN_ENTITY_NAME" "2 Constant4 " "Found entity 2: Constant4" {  } { { "Constant4.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/Constant4.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777612985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romblock-SYN " "Found design unit 1: romblock-SYN" {  } { { "ROMBlock.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ROMBlock.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMBlock " "Found entity 1: ROMBlock" {  } { { "ROMBlock.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ROMBlock.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMMED-Behavioral " "Found design unit 1: IMMED-Behavioral" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMMED " "Found entity 1: IMMED" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ControlUnit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-Behavioral " "Found design unit 1: ALUControl-Behavioral" {  } { { "ALUControl.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALUControl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALUControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jumpunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JumpUnit " "Found entity 1: JumpUnit" {  } { { "JumpUnit.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/JumpUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rampart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rampart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rampart-SYN " "Found design unit 1: rampart-SYN" {  } { { "RAMPart.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/RAMPart.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMPart " "Found entity 1: RAMPart" {  } { { "RAMPart.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/RAMPart.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MMU-Behavioral " "Found design unit 1: MMU-Behavioral" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""} { "Info" "ISGN_ENTITY_NAME" "1 MMU " "Found entity 1: MMU" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_execute.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode_execute.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE_EXECUTE " "Found entity 1: DECODE_EXECUTE" {  } { { "DECODE_EXECUTE.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DECODE_EXECUTE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_memaccess.bdf 1 1 " "Found 1 design units, including 1 entities, in source file execute_memaccess.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXECUTE_MEMACCESS " "Found entity 1: EXECUTE_MEMACCESS" {  } { { "EXECUTE_MEMACCESS.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/EXECUTE_MEMACCESS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memaccess_writeback.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memaccess_writeback.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEMACCESS_WRITEBACK " "Found entity 1: MEMACCESS_WRITEBACK" {  } { { "MEMACCESS_WRITEBACK.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/MEMACCESS_WRITEBACK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECTOR-Behavioral " "Found design unit 1: SELECTOR-Behavioral" {  } { { "SELECTOR.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/SELECTOR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613032 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECTOR " "Found entity 1: SELECTOR" {  } { { "SELECTOR.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/SELECTOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beater.bdf 1 1 " "Found 1 design units, including 1 entities, in source file beater.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Beater " "Found entity 1: Beater" {  } { { "Beater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/Beater.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbgbeater.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dbgbeater.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DBGBeater " "Found entity 1: DBGBeater" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777613047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RVCore " "Elaborating entity \"RVCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582777613941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst14 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst14\"" {  } { { "RVCore.bdf" "inst14" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 304 3528 3832 448 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777613941 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CALC_RESULT ALU.vhd(21) " "VHDL Process Statement warning at ALU.vhd(21): inferring latch(es) for signal or variable \"CALC_RESULT\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[0\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[0\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[1\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[1\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[2\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[2\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[3\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[3\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[4\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[4\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[5\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[5\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[6\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[6\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[7\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[7\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[8\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[8\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[9\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[9\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[10\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[10\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[11\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[11\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[12\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[12\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[13\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[13\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[14\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[14\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[15\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[15\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[16\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[16\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[17\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[17\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[18\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[18\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[19\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[19\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[20\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[20\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[21\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[21\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[22\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[22\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[23\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[23\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[24\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[24\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[25\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[25\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[26\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[26\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[27\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[27\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[28\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[28\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[29\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[29\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[30\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[30\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CALC_RESULT\[31\] ALU.vhd(21) " "Inferred latch for \"CALC_RESULT\[31\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777613941 "|RVCore|ALU:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE_EXECUTE DECODE_EXECUTE:inst22 " "Elaborating entity \"DECODE_EXECUTE\" for hierarchy \"DECODE_EXECUTE:inst22\"" {  } { { "RVCore.bdf" "inst22" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 272 2512 2968 592 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777613941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74173 DECODE_EXECUTE:inst22\|74173:inst6 " "Elaborating entity \"74173\" for hierarchy \"DECODE_EXECUTE:inst22\|74173:inst6\"" {  } { { "DECODE_EXECUTE.bdf" "inst6" { Schematic "C:/Users/zhangz/Desktop/RVCore/DECODE_EXECUTE.bdf" { { 688 640 760 880 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777613957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DECODE_EXECUTE:inst22\|74173:inst6 " "Elaborated megafunction instantiation \"DECODE_EXECUTE:inst22\|74173:inst6\"" {  } { { "DECODE_EXECUTE.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DECODE_EXECUTE.bdf" { { 688 640 760 880 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582777613957 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitregister.bdf 1 1 " "Using design file 8bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8BitRegister " "Found entity 1: 8BitRegister" {  } { { "8bitregister.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/8bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582777613973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8BitRegister DECODE_EXECUTE:inst22\|8BitRegister:inst8 " "Elaborating entity \"8BitRegister\" for hierarchy \"DECODE_EXECUTE:inst22\|8BitRegister:inst8\"" {  } { { "DECODE_EXECUTE.bdf" "inst8" { Schematic "C:/Users/zhangz/Desktop/RVCore/DECODE_EXECUTE.bdf" { { 1424 600 792 1520 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777613973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "32bitregister.bdf 1 1 " "Using design file 32bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 32BitRegister " "Found entity 1: 32BitRegister" {  } { { "32bitregister.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/32bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777613987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582777613987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32BitRegister DECODE_EXECUTE:inst22\|32BitRegister:inst3 " "Elaborating entity \"32BitRegister\" for hierarchy \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\"" {  } { { "DECODE_EXECUTE.bdf" "inst3" { Schematic "C:/Users/zhangz/Desktop/RVCore/DECODE_EXECUTE.bdf" { { 328 600 808 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777613987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst40 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst40\"" {  } { { "RVCore.bdf" "inst40" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 288 1912 2152 560 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614050 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fetch_decode.bdf 1 1 " "Using design file fetch_decode.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FETCH_DECODE " "Found entity 1: FETCH_DECODE" {  } { { "fetch_decode.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/fetch_decode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777614112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582777614112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FETCH_DECODE FETCH_DECODE:inst " "Elaborating entity \"FETCH_DECODE\" for hierarchy \"FETCH_DECODE:inst\"" {  } { { "RVCore.bdf" "inst" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 312 1184 1696 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DBGBeater DBGBeater:inst6 " "Elaborating entity \"DBGBeater\" for hierarchy \"DBGBeater:inst6\"" {  } { { "RVCore.bdf" "inst6" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 752 -216 -48 912 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "RVCore.bdf" "PC" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 312 288 640 440 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32 ProgramCounter:PC\|Mux32:inst " "Elaborating entity \"Mux32\" for hierarchy \"ProgramCounter:PC\|Mux32:inst\"" {  } { { "ProgramCounter.bdf" "inst" { Schematic "C:/Users/zhangz/Desktop/RVCore/ProgramCounter.bdf" { { 304 200 424 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614159 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Mux32.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/Mux32.bdf" { { 288 480 528 320 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:PC_INCREASER " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:PC_INCREASER\"" {  } { { "RVCore.bdf" "PC_INCREASER" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 152 440 672 232 "PC_INCREASER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant4 Constant4:Increasement " "Elaborating entity \"Constant4\" for hierarchy \"Constant4:Increasement\"" {  } { { "RVCore.bdf" "Increasement" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 160 248 360 208 "Increasement" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant4_lpm_constant_v09 Constant4:Increasement\|Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component " "Elaborating entity \"Constant4_lpm_constant_v09\" for hierarchy \"Constant4:Increasement\|Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component\"" {  } { { "Constant4.vhd" "Constant4_lpm_constant_v09_component" { Text "C:/Users/zhangz/Desktop/RVCore/Constant4.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpUnit JumpUnit:inst15 " "Elaborating entity \"JumpUnit\" for hierarchy \"JumpUnit:inst15\"" {  } { { "RVCore.bdf" "inst15" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 48 3528 3760 176 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMBlock ROMBlock:Program " "Elaborating entity \"ROMBlock\" for hierarchy \"ROMBlock:Program\"" {  } { { "RVCore.bdf" "Program" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 312 840 1056 440 "Program" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROMBlock:Program\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROMBlock:Program\|altsyncram:altsyncram_component\"" {  } { { "ROMBlock.vhd" "altsyncram_component" { Text "C:/Users/zhangz/Desktop/RVCore/ROMBlock.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROMBlock:Program\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROMBlock:Program\|altsyncram:altsyncram_component\"" {  } { { "ROMBlock.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ROMBlock.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROMBlock:Program\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROMBlock:Program\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PROGRAM.hex " "Parameter \"init_file\" = \"PROGRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614254 ""}  } { { "ROMBlock.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ROMBlock.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582777614254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b6u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b6u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b6u3 " "Found entity 1: altsyncram_b6u3" {  } { { "db/altsyncram_b6u3.tdf" "" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_b6u3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777614317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777614317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b6u3 ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated " "Elaborating entity \"altsyncram_b6u3\" for hierarchy \"ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_onu2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_onu2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_onu2 " "Found entity 1: altsyncram_onu2" {  } { { "db/altsyncram_onu2.tdf" "" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_onu2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777614394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777614394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_onu2 ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\|altsyncram_onu2:altsyncram1 " "Elaborating entity \"altsyncram_onu2\" for hierarchy \"ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\|altsyncram_onu2:altsyncram1\"" {  } { { "db/altsyncram_b6u3.tdf" "altsyncram1" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_b6u3.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_b6u3.tdf" "mgl_prim2" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_b6u3.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_b6u3.tdf" "" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_b6u3.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582777614582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1347571527 " "Parameter \"NODE_NAME\" = \"1347571527\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614582 ""}  } { { "db/altsyncram_b6u3.tdf" "" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_b6u3.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582777614582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ROMBlock:Program\|altsyncram:altsyncram_component\|altsyncram_b6u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMMED IMMED:inst4 " "Elaborating entity \"IMMED\" for hierarchy \"IMMED:inst4\"" {  } { { "RVCore.bdf" "inst4" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 608 1896 2168 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614613 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP2 IMMED.vhd(26) " "VHDL Process Statement warning at IMMED.vhd(26): signal \"TMP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP IMMED.vhd(29) " "VHDL Process Statement warning at IMMED.vhd(29): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP3 IMMED.vhd(32) " "VHDL Process Statement warning at IMMED.vhd(32): signal \"TMP3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP IMMED.vhd(35) " "VHDL Process Statement warning at IMMED.vhd(35): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP IMMED.vhd(38) " "VHDL Process Statement warning at IMMED.vhd(38): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP IMMED.vhd(47) " "VHDL Process Statement warning at IMMED.vhd(47): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TMP2 IMMED.vhd(17) " "VHDL Process Statement warning at IMMED.vhd(17): inferring latch(es) for signal or variable \"TMP2\", which holds its previous value in one or more paths through the process" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TMP IMMED.vhd(17) " "VHDL Process Statement warning at IMMED.vhd(17): inferring latch(es) for signal or variable \"TMP\", which holds its previous value in one or more paths through the process" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TMP3 IMMED.vhd(17) " "VHDL Process Statement warning at IMMED.vhd(17): inferring latch(es) for signal or variable \"TMP3\", which holds its previous value in one or more paths through the process" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[0\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[0\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[1\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[1\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[2\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[2\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[3\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[3\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[4\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[4\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[5\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[5\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[6\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[6\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[7\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[7\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[8\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[8\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[9\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[9\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[10\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[10\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[11\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[11\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[12\] IMMED.vhd(17) " "Inferred latch for \"TMP3\[12\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[0\] IMMED.vhd(17) " "Inferred latch for \"TMP\[0\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[1\] IMMED.vhd(17) " "Inferred latch for \"TMP\[1\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[2\] IMMED.vhd(17) " "Inferred latch for \"TMP\[2\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[3\] IMMED.vhd(17) " "Inferred latch for \"TMP\[3\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[4\] IMMED.vhd(17) " "Inferred latch for \"TMP\[4\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[5\] IMMED.vhd(17) " "Inferred latch for \"TMP\[5\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[6\] IMMED.vhd(17) " "Inferred latch for \"TMP\[6\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[7\] IMMED.vhd(17) " "Inferred latch for \"TMP\[7\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[8\] IMMED.vhd(17) " "Inferred latch for \"TMP\[8\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[9\] IMMED.vhd(17) " "Inferred latch for \"TMP\[9\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[10\] IMMED.vhd(17) " "Inferred latch for \"TMP\[10\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP\[11\] IMMED.vhd(17) " "Inferred latch for \"TMP\[11\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[0\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[0\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[1\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[1\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[2\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[2\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[3\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[3\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[4\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[4\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[5\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[5\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[6\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[6\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[7\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[7\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[8\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[8\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[9\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[9\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[10\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[10\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[11\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[11\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[12\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[12\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[13\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[13\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[14\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[14\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[15\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[15\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[16\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[16\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[17\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[17\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[18\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[18\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[19\] IMMED.vhd(17) " "Inferred latch for \"TMP2\[19\]\" at IMMED.vhd(17)" {  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777614628 "|RVCore|IMMED:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "registersequence.bdf 1 1 " "Using design file registersequence.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSequence " "Found entity 1: RegisterSequence" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777614644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582777614644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSequence RegisterSequence:inst1 " "Elaborating entity \"RegisterSequence\" for hierarchy \"RegisterSequence:inst1\"" {  } { { "RVCore.bdf" "inst1" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 120 1896 2208 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614644 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst63 " "Block or symbol \"AND2\" of instance \"inst63\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 24 1104 1168 72 "inst63" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst68 " "Block or symbol \"AND2\" of instance \"inst68\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 128 1104 1168 176 "inst68" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst70 " "Block or symbol \"AND2\" of instance \"inst70\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 232 1104 1168 280 "inst70" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst72 " "Block or symbol \"AND2\" of instance \"inst72\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 336 1104 1168 384 "inst72" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst74 " "Block or symbol \"AND2\" of instance \"inst74\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 440 1104 1168 488 "inst74" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst76 " "Block or symbol \"AND2\" of instance \"inst76\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 544 1104 1168 592 "inst76" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst78 " "Block or symbol \"AND2\" of instance \"inst78\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 648 1104 1168 696 "inst78" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst80 " "Block or symbol \"AND2\" of instance \"inst80\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 752 1104 1168 800 "inst80" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst82 " "Block or symbol \"AND2\" of instance \"inst82\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 856 1104 1168 904 "inst82" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst84 " "Block or symbol \"AND2\" of instance \"inst84\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 960 1104 1168 1008 "inst84" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst86 " "Block or symbol \"AND2\" of instance \"inst86\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 1064 1104 1168 1112 "inst86" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst88 " "Block or symbol \"AND2\" of instance \"inst88\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 1168 1104 1168 1216 "inst88" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst90 " "Block or symbol \"AND2\" of instance \"inst90\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 1272 1104 1168 1320 "inst90" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst92 " "Block or symbol \"AND2\" of instance \"inst92\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 1376 1104 1168 1424 "inst92" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst94 " "Block or symbol \"AND2\" of instance \"inst94\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 1480 1104 1168 1528 "inst94" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst96 " "Block or symbol \"AND2\" of instance \"inst96\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 1592 1104 1168 1640 "inst96" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst98 " "Block or symbol \"AND2\" of instance \"inst98\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 1696 1104 1168 1744 "inst98" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst100 " "Block or symbol \"AND2\" of instance \"inst100\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 1800 1104 1168 1848 "inst100" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst102 " "Block or symbol \"AND2\" of instance \"inst102\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 1904 1104 1168 1952 "inst102" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst104 " "Block or symbol \"AND2\" of instance \"inst104\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 2008 1104 1168 2056 "inst104" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst106 " "Block or symbol \"AND2\" of instance \"inst106\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 2112 1104 1168 2160 "inst106" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst108 " "Block or symbol \"AND2\" of instance \"inst108\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 2216 1104 1168 2264 "inst108" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst110 " "Block or symbol \"AND2\" of instance \"inst110\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 2320 1104 1168 2368 "inst110" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst112 " "Block or symbol \"AND2\" of instance \"inst112\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 2424 1104 1168 2472 "inst112" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst114 " "Block or symbol \"AND2\" of instance \"inst114\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 2528 1104 1168 2576 "inst114" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst116 " "Block or symbol \"AND2\" of instance \"inst116\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 2632 1104 1168 2680 "inst116" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst118 " "Block or symbol \"AND2\" of instance \"inst118\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 2736 1104 1168 2784 "inst118" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst120 " "Block or symbol \"AND2\" of instance \"inst120\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 2840 1104 1168 2888 "inst120" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst122 " "Block or symbol \"AND2\" of instance \"inst122\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 2944 1104 1168 2992 "inst122" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst124 " "Block or symbol \"AND2\" of instance \"inst124\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 3048 1104 1168 3096 "inst124" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst139 " "Block or symbol \"AND2\" of instance \"inst139\" overlaps another block or symbol" {  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 3184 1104 1168 3232 "inst139" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1582777614660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder5_32.vhd 2 1 " "Using design file decoder5_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder5_32-Behavioral " "Found design unit 1: Decoder5_32-Behavioral" {  } { { "decoder5_32.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777614675 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder5_32 " "Found entity 1: Decoder5_32" {  } { { "decoder5_32.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777614675 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582777614675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder5_32 RegisterSequence:inst1\|Decoder5_32:inst1 " "Elaborating entity \"Decoder5_32\" for hierarchy \"RegisterSequence:inst1\|Decoder5_32:inst1\"" {  } { { "registersequence.bdf" "inst1" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { -8 312 568 72 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777614675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMACCESS_WRITEBACK MEMACCESS_WRITEBACK:inst39 " "Elaborating entity \"MEMACCESS_WRITEBACK\" for hierarchy \"MEMACCESS_WRITEBACK:inst39\"" {  } { { "RVCore.bdf" "inst39" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 288 5552 5984 448 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXECUTE_MEMACCESS EXECUTE_MEMACCESS:inst41 " "Elaborating entity \"EXECUTE_MEMACCESS\" for hierarchy \"EXECUTE_MEMACCESS:inst41\"" {  } { { "RVCore.bdf" "inst41" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 304 4176 4616 496 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMU MMU:inst26 " "Elaborating entity \"MMU\" for hierarchy \"MMU:inst26\"" {  } { { "RVCore.bdf" "inst26" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 304 4920 5160 448 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615331 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_IN_0 MMU.vhd(129) " "VHDL Process Statement warning at MMU.vhd(129): signal \"MEM_IN_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_IN_1 MMU.vhd(131) " "VHDL Process Statement warning at MMU.vhd(131): signal \"MEM_IN_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_IN_2 MMU.vhd(133) " "VHDL Process Statement warning at MMU.vhd(133): signal \"MEM_IN_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_IN_3 MMU.vhd(135) " "VHDL Process Statement warning at MMU.vhd(135): signal \"MEM_IN_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_IN_0 MMU.vhd(139) " "VHDL Process Statement warning at MMU.vhd(139): signal \"MEM_IN_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_IN_1 MMU.vhd(141) " "VHDL Process Statement warning at MMU.vhd(141): signal \"MEM_IN_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_IN_2 MMU.vhd(143) " "VHDL Process Statement warning at MMU.vhd(143): signal \"MEM_IN_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_IN_3 MMU.vhd(145) " "VHDL Process Statement warning at MMU.vhd(145): signal \"MEM_IN_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MEM_IN_0 MMU.vhd(29) " "VHDL Process Statement warning at MMU.vhd(29): inferring latch(es) for signal or variable \"MEM_IN_0\", which holds its previous value in one or more paths through the process" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MEM_IN_1 MMU.vhd(29) " "VHDL Process Statement warning at MMU.vhd(29): inferring latch(es) for signal or variable \"MEM_IN_1\", which holds its previous value in one or more paths through the process" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MEM_IN_2 MMU.vhd(29) " "VHDL Process Statement warning at MMU.vhd(29): inferring latch(es) for signal or variable \"MEM_IN_2\", which holds its previous value in one or more paths through the process" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MEM_IN_3 MMU.vhd(29) " "VHDL Process Statement warning at MMU.vhd(29): inferring latch(es) for signal or variable \"MEM_IN_3\", which holds its previous value in one or more paths through the process" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTPUT MMU.vhd(29) " "VHDL Process Statement warning at MMU.vhd(29): inferring latch(es) for signal or variable \"OUTPUT\", which holds its previous value in one or more paths through the process" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[0\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[1\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[2\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[3\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[4\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[5\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[6\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[7\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[8\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[9\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[10\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[11\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[12\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[13\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[14\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[14\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[15\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[15\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[16\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[16\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[17\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[17\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[18\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[18\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[19\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[19\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[20\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[20\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[21\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[21\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[22\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[22\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[23\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[23\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[24\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[24\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[25\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[25\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[26\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[26\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[27\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[27\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[28\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[28\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[29\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[29\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[30\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[30\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[31\] MMU.vhd(29) " "Inferred latch for \"OUTPUT\[31\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_3\[0\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_3\[0\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_3\[1\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_3\[1\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_3\[2\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_3\[2\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_3\[3\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_3\[3\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_3\[4\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_3\[4\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_3\[5\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_3\[5\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_3\[6\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_3\[6\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615347 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_3\[7\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_3\[7\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_2\[0\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_2\[0\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_2\[1\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_2\[1\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_2\[2\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_2\[2\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_2\[3\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_2\[3\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_2\[4\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_2\[4\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_2\[5\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_2\[5\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_2\[6\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_2\[6\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_2\[7\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_2\[7\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_1\[0\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_1\[0\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_1\[1\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_1\[1\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_1\[2\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_1\[2\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_1\[3\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_1\[3\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_1\[4\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_1\[4\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_1\[5\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_1\[5\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_1\[6\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_1\[6\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_1\[7\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_1\[7\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_0\[0\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_0\[0\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_0\[1\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_0\[1\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_0\[2\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_0\[2\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_0\[3\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_0\[3\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_0\[4\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_0\[4\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_0\[5\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_0\[5\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_0\[6\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_0\[6\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_IN_0\[7\] MMU.vhd(29) " "Inferred latch for \"MEM_IN_0\[7\]\" at MMU.vhd(29)" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582777615363 "|RVCore|MMU:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMPart MMU:inst26\|RAMPart:RAMUnit0 " "Elaborating entity \"RAMPart\" for hierarchy \"MMU:inst26\|RAMPart:RAMUnit0\"" {  } { { "MMU.vhd" "RAMUnit0" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\"" {  } { { "RAMPart.vhd" "altsyncram_component" { Text "C:/Users/zhangz/Desktop/RVCore/RAMPart.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\"" {  } { { "RAMPart.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/RAMPart.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component " "Instantiated megafunction \"MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAMU " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAMU\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615441 ""}  } { { "RAMPart.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/RAMPart.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582777615441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2s3 " "Found entity 1: altsyncram_i2s3" {  } { { "db/altsyncram_i2s3.tdf" "" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_i2s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777615504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777615504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2s3 MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\|altsyncram_i2s3:auto_generated " "Elaborating entity \"altsyncram_i2s3\" for hierarchy \"MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\|altsyncram_i2s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gp2 " "Found entity 1: altsyncram_1gp2" {  } { { "db/altsyncram_1gp2.tdf" "" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_1gp2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582777615565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582777615565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gp2 MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\|altsyncram_i2s3:auto_generated\|altsyncram_1gp2:altsyncram1 " "Elaborating entity \"altsyncram_1gp2\" for hierarchy \"MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\|altsyncram_i2s3:auto_generated\|altsyncram_1gp2:altsyncram1\"" {  } { { "db/altsyncram_i2s3.tdf" "altsyncram1" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_i2s3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\|altsyncram_i2s3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\|altsyncram_i2s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_i2s3.tdf" "mgl_prim2" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_i2s3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\|altsyncram_i2s3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\|altsyncram_i2s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_i2s3.tdf" "" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_i2s3.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582777615581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\|altsyncram_i2s3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MMU:inst26\|RAMPart:RAMUnit0\|altsyncram:altsyncram_component\|altsyncram_i2s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011349 " "Parameter \"NODE_NAME\" = \"1380011349\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615581 ""}  } { { "db/altsyncram_i2s3.tdf" "" { Text "C:/Users/zhangz/Desktop/RVCore/db/altsyncram_i2s3.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582777615581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECTOR SELECTOR:inst30 " "Elaborating entity \"SELECTOR\" for hierarchy \"SELECTOR:inst30\"" {  } { { "RVCore.bdf" "inst30" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 336 6520 6736 448 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582777615628 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|74173:ins322t\|42 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|74173:ins322t\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|74173:ins322t\|43 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|74173:ins322t\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|74173:ins322t\|44 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|74173:ins322t\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE_MEMACCESS:inst41\|74173:ins322t\|45 " "Converted tri-state buffer \"EXECUTE_MEMACCESS:inst41\|74173:ins322t\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"MEMACCESS_WRITEBACK:inst39\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst17\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst16\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst14\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst15\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst13\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst11\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst12\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst10\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst30\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst31\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst29\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst27\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst28\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst26\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst25\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst24\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst22\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst23\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst21\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst19\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst20\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst18\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst9\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst8\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst6\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst7\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst5\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst4\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"ProgramCounter:PC\|32BitRegister:PC_REG\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"FETCH_DECODE:inst\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst2\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst1\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst3\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst2\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|32BitRegister:inst3\|8BitRegister:inst1\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst1\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst1\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst1\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst1\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst1\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst1\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst1\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst1\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|8BitRegister:inst8\|74173:inst\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst4\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst4\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst4\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst4\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst4\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst4\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst4\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst4\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:instR\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:instR\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:instR\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:instR\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:instR\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:instR\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:instR\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:instR\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst7\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst7\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst7\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst7\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst7\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst7\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst7\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst7\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst6\|42 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst6\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst6\|43 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst6\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst6\|44 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst6\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE_EXECUTE:inst22\|74173:inst6\|45 " "Converted tri-state buffer \"DECODE_EXECUTE:inst22\|74173:inst6\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1582777617081 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1582777617081 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterSequence:inst1\|Decoder5_32:inst2\|Ram0 " "RAM logic \"RegisterSequence:inst1\|Decoder5_32:inst2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "decoder5_32.vhd" "Ram0" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1582777617988 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterSequence:inst1\|Decoder5_32:inst34\|Ram0 " "RAM logic \"RegisterSequence:inst1\|Decoder5_32:inst34\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "decoder5_32.vhd" "Ram0" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1582777617988 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0 " "RAM logic \"RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "decoder5_32.vhd" "Ram0" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1582777617988 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1582777617988 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|42 LED_SIGNAL\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|42\" to the node \"LED_SIGNAL\[31\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|43 LED_SIGNAL\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|43\" to the node \"LED_SIGNAL\[30\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|44 LED_SIGNAL\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|44\" to the node \"LED_SIGNAL\[29\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|45 LED_SIGNAL\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|45\" to the node \"LED_SIGNAL\[28\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|42 LED_SIGNAL\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|42\" to the node \"LED_SIGNAL\[27\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|43 LED_SIGNAL\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|43\" to the node \"LED_SIGNAL\[26\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|44 LED_SIGNAL\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|44\" to the node \"LED_SIGNAL\[25\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|45 LED_SIGNAL\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|45\" to the node \"LED_SIGNAL\[24\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|42 LED_SIGNAL\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|42\" to the node \"LED_SIGNAL\[23\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|43 LED_SIGNAL\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|43\" to the node \"LED_SIGNAL\[22\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|44 LED_SIGNAL\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|44\" to the node \"LED_SIGNAL\[21\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|45 LED_SIGNAL\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|45\" to the node \"LED_SIGNAL\[20\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|42 LED_SIGNAL\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|42\" to the node \"LED_SIGNAL\[19\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|43 LED_SIGNAL\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|43\" to the node \"LED_SIGNAL\[18\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|44 LED_SIGNAL\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|44\" to the node \"LED_SIGNAL\[17\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|45 LED_SIGNAL\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|45\" to the node \"LED_SIGNAL\[16\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|42 LED_SIGNAL\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|42\" to the node \"LED_SIGNAL\[15\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|43 LED_SIGNAL\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|43\" to the node \"LED_SIGNAL\[14\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|44 LED_SIGNAL\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|44\" to the node \"LED_SIGNAL\[13\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|45 LED_SIGNAL\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|45\" to the node \"LED_SIGNAL\[12\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|42 LED_SIGNAL\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|42\" to the node \"LED_SIGNAL\[11\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|43 LED_SIGNAL\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|43\" to the node \"LED_SIGNAL\[10\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|44 LED_SIGNAL\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|44\" to the node \"LED_SIGNAL\[9\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|45 LED_SIGNAL\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|45\" to the node \"LED_SIGNAL\[8\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|42 LED_SIGNAL\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|42\" to the node \"LED_SIGNAL\[7\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|43 LED_SIGNAL\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|43\" to the node \"LED_SIGNAL\[6\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|44 LED_SIGNAL\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|44\" to the node \"LED_SIGNAL\[5\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|45 LED_SIGNAL\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|45\" to the node \"LED_SIGNAL\[4\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|42 LED_SIGNAL\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|42\" to the node \"LED_SIGNAL\[3\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|43 LED_SIGNAL\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|43\" to the node \"LED_SIGNAL\[2\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|44 LED_SIGNAL\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|44\" to the node \"LED_SIGNAL\[1\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|45 LED_SIGNAL\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|45\" to the node \"LED_SIGNAL\[0\]\" into a wire" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1582777620706 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1582777620706 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|42 RegisterSequence:inst1\|inst139\[31\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|42\" to the node \"RegisterSequence:inst1\|inst139\[31\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|43 RegisterSequence:inst1\|inst139\[30\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|43\" to the node \"RegisterSequence:inst1\|inst139\[30\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|44 RegisterSequence:inst1\|inst139\[29\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|44\" to the node \"RegisterSequence:inst1\|inst139\[29\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|45 RegisterSequence:inst1\|inst139\[28\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst\|45\" to the node \"RegisterSequence:inst1\|inst139\[28\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|42 RegisterSequence:inst1\|inst139\[27\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|42\" to the node \"RegisterSequence:inst1\|inst139\[27\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|43 RegisterSequence:inst1\|inst139\[26\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|43\" to the node \"RegisterSequence:inst1\|inst139\[26\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|44 RegisterSequence:inst1\|inst139\[25\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|44\" to the node \"RegisterSequence:inst1\|inst139\[25\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|45 RegisterSequence:inst1\|inst139\[24\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst3\|74173:inst1\|45\" to the node \"RegisterSequence:inst1\|inst139\[24\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|42 RegisterSequence:inst1\|inst139\[23\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|42\" to the node \"RegisterSequence:inst1\|inst139\[23\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|43 RegisterSequence:inst1\|inst139\[22\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|43\" to the node \"RegisterSequence:inst1\|inst139\[22\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|44 RegisterSequence:inst1\|inst139\[21\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|44\" to the node \"RegisterSequence:inst1\|inst139\[21\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|45 RegisterSequence:inst1\|inst139\[20\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst\|45\" to the node \"RegisterSequence:inst1\|inst139\[20\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|42 RegisterSequence:inst1\|inst139\[19\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|42\" to the node \"RegisterSequence:inst1\|inst139\[19\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|43 RegisterSequence:inst1\|inst139\[18\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|43\" to the node \"RegisterSequence:inst1\|inst139\[18\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|44 RegisterSequence:inst1\|inst139\[17\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|44\" to the node \"RegisterSequence:inst1\|inst139\[17\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|45 RegisterSequence:inst1\|inst139\[16\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst2\|74173:inst1\|45\" to the node \"RegisterSequence:inst1\|inst139\[16\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|42 RegisterSequence:inst1\|inst139\[15\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|42\" to the node \"RegisterSequence:inst1\|inst139\[15\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|43 RegisterSequence:inst1\|inst139\[14\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|43\" to the node \"RegisterSequence:inst1\|inst139\[14\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|44 RegisterSequence:inst1\|inst139\[13\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|44\" to the node \"RegisterSequence:inst1\|inst139\[13\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|45 RegisterSequence:inst1\|inst139\[12\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst\|45\" to the node \"RegisterSequence:inst1\|inst139\[12\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|42 RegisterSequence:inst1\|inst139\[11\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|42\" to the node \"RegisterSequence:inst1\|inst139\[11\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|43 RegisterSequence:inst1\|inst139\[10\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|43\" to the node \"RegisterSequence:inst1\|inst139\[10\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|44 RegisterSequence:inst1\|inst139\[9\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|44\" to the node \"RegisterSequence:inst1\|inst139\[9\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|45 RegisterSequence:inst1\|inst139\[8\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst1\|74173:inst1\|45\" to the node \"RegisterSequence:inst1\|inst139\[8\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|42 RegisterSequence:inst1\|inst139\[7\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|42\" to the node \"RegisterSequence:inst1\|inst139\[7\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|43 RegisterSequence:inst1\|inst139\[6\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|43\" to the node \"RegisterSequence:inst1\|inst139\[6\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|44 RegisterSequence:inst1\|inst139\[5\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|44\" to the node \"RegisterSequence:inst1\|inst139\[5\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|45 RegisterSequence:inst1\|inst139\[4\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst\|45\" to the node \"RegisterSequence:inst1\|inst139\[4\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|42 RegisterSequence:inst1\|inst139\[3\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|42\" to the node \"RegisterSequence:inst1\|inst139\[3\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|43 RegisterSequence:inst1\|inst139\[2\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|43\" to the node \"RegisterSequence:inst1\|inst139\[2\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|44 RegisterSequence:inst1\|inst139\[1\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|44\" to the node \"RegisterSequence:inst1\|inst139\[1\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|45 RegisterSequence:inst1\|inst139\[0\] " "Converted the fan-out from the tri-state buffer \"RegisterSequence:inst1\|32BitRegister:inst32\|8BitRegister:inst\|74173:inst1\|45\" to the node \"RegisterSequence:inst1\|inst139\[0\]\" into an OR gate" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1582777620706 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1582777620706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMMED:inst4\|TMP\[2\] " "Latch IMMED:inst4\|TMP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|8 " "Ports D and ENA on the latch are fed by the same signal FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|8" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 312 592 656 392 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582777620706 ""}  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582777620706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMMED:inst4\|TMP\[0\] " "Latch IMMED:inst4\|TMP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|8 " "Ports D and ENA on the latch are fed by the same signal FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|8" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 312 592 656 392 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582777620706 ""}  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582777620706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMMED:inst4\|TMP\[1\] " "Latch IMMED:inst4\|TMP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|8 " "Ports D and ENA on the latch are fed by the same signal FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|8" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 312 592 656 392 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582777620706 ""}  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582777620706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMMED:inst4\|TMP\[3\] " "Latch IMMED:inst4\|TMP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|8 " "Ports D and ENA on the latch are fed by the same signal FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|8" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 312 592 656 392 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582777620722 ""}  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582777620722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMMED:inst4\|TMP\[4\] " "Latch IMMED:inst4\|TMP\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|8 " "Ports D and ENA on the latch are fed by the same signal FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst\|8" {  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 312 592 656 392 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582777620722 ""}  } { { "IMMED.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/IMMED.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582777620722 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "voice VCC " "Pin \"voice\" is stuck at VCC" {  } { { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 536 -8 168 552 "voice" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582777623316 "|RVCore|voice"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1582777623316 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582777623926 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1582777627003 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1582777627003 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582777627113 "|RVCore|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1582777627113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582777627222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1582777628456 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582777628456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4974 " "Implemented 4974 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1582777629175 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1582777629175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4862 " "Implemented 4862 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1582777629175 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1582777629175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1582777629175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1561 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1561 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582777629300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 12:27:09 2020 " "Processing ended: Thu Feb 27 12:27:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582777629300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582777629300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582777629300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582777629300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582777631363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582777631363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 12:27:10 2020 " "Processing started: Thu Feb 27 12:27:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582777631363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1582777631363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RVCore -c RVCore " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RVCore -c RVCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1582777631363 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1582777632035 ""}
{ "Info" "0" "" "Project  = RVCore" {  } {  } 0 0 "Project  = RVCore" 0 0 "Fitter" 0 0 1582777632050 ""}
{ "Info" "0" "" "Revision = RVCore" {  } {  } 0 0 "Revision = RVCore" 0 0 "Fitter" 0 0 1582777632050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1582777632223 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RVCore EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"RVCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1582777632269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582777632316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582777632316 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582777632706 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582777633003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582777633003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582777633003 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582777633003 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 9095 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582777633019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 9097 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582777633019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 9099 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582777633019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 9101 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582777633019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 9103 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582777633019 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1582777633019 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1582777633034 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1582777633034 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 43 " "No exact pin location assignment(s) for 32 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[31\] " "Pin LED_SIGNAL\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[31] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 656 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[30\] " "Pin LED_SIGNAL\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[30] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 657 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[29\] " "Pin LED_SIGNAL\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[29] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 658 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[28\] " "Pin LED_SIGNAL\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[28] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 659 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[27\] " "Pin LED_SIGNAL\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[27] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 660 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[26\] " "Pin LED_SIGNAL\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[26] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 661 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[25\] " "Pin LED_SIGNAL\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[25] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 662 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[24\] " "Pin LED_SIGNAL\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[24] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 663 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[23\] " "Pin LED_SIGNAL\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[23] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 664 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[22\] " "Pin LED_SIGNAL\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[22] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[21\] " "Pin LED_SIGNAL\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[21] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 666 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[20\] " "Pin LED_SIGNAL\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[20] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 667 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[19\] " "Pin LED_SIGNAL\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[19] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 668 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[18\] " "Pin LED_SIGNAL\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[18] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 669 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[17\] " "Pin LED_SIGNAL\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[17] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 670 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[16\] " "Pin LED_SIGNAL\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[16] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 671 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[15\] " "Pin LED_SIGNAL\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[15] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 672 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[14\] " "Pin LED_SIGNAL\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[14] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 673 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[13\] " "Pin LED_SIGNAL\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[13] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 674 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[12\] " "Pin LED_SIGNAL\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[12] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 675 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[11\] " "Pin LED_SIGNAL\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[11] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 676 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[10\] " "Pin LED_SIGNAL\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[10] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 677 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[9\] " "Pin LED_SIGNAL\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[9] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 678 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[8\] " "Pin LED_SIGNAL\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[8] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 679 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[7\] " "Pin LED_SIGNAL\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[7] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 680 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[6\] " "Pin LED_SIGNAL\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[6] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 681 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[5\] " "Pin LED_SIGNAL\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[5] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[4\] " "Pin LED_SIGNAL\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[4] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 683 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[3\] " "Pin LED_SIGNAL\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[3] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 684 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[2\] " "Pin LED_SIGNAL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[2] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 685 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[1\] " "Pin LED_SIGNAL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[1] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SIGNAL\[0\] " "Pin LED_SIGNAL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED_SIGNAL[0] } } } { "RVCore.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/RVCore.bdf" { { 72 2352 2547 88 "LED_SIGNAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SIGNAL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1582777633425 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1582777633425 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "140 " "TimeQuest Timing Analyzer is analyzing 140 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1582777634144 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1582777634159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1582777634159 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1582777634159 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1582777634159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RVCore.sdc " "Synopsys Design Constraints File file not found: 'RVCore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1582777634175 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst2 " "Node: DBGBeater:inst6\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582777634175 "|RVCore|DBGBeater:inst6|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst1 " "Node: DBGBeater:inst6\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582777634175 "|RVCore|DBGBeater:inst6|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst " "Node: DBGBeater:inst6\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582777634175 "|RVCore|DBGBeater:inst6|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst3 " "Node: DBGBeater:inst6\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582777634175 "|RVCore|DBGBeater:inst6|inst3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|6 " "Node: FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582777634175 "|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst|74173:inst1|6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst5 " "Node: DBGBeater:inst6\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582777634175 "|RVCore|DBGBeater:inst6|inst5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DECODE_EXECUTE:inst22\|74173:inst6\|9 " "Node: DECODE_EXECUTE:inst22\|74173:inst6\|9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582777634175 "|RVCore|DECODE_EXECUTE:inst22|74173:inst6|9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYSTEM_CLOCK " "Node: SYSTEM_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582777634175 "|RVCore|SYSTEM_CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst4 " "Node: DBGBeater:inst6\|inst4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582777634175 "|RVCore|DBGBeater:inst6|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EXECUTE_MEMACCESS:inst41\|74173:ins322t\|6 " "Node: EXECUTE_MEMACCESS:inst41\|74173:ins322t\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582777634175 "|RVCore|EXECUTE_MEMACCESS:inst41|74173:ins322t|6"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1582777634206 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1582777634206 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1582777634206 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1582777634206 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1582777634206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1582777634206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1582777634206 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1582777634206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 8462 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582777634347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBGBeater:inst6\|inst2  " "Automatically promoted node DBGBeater:inst6\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst3 " "Destination node DBGBeater:inst6\|inst3" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 928 992 392 "inst3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1439 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst8 " "Destination node DBGBeater:inst6\|inst8" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 96 696 808 160 "inst8" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1442 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 792 856 392 "inst2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1440 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582777634347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBGBeater:inst6\|inst3  " "Automatically promoted node DBGBeater:inst6\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst4 " "Destination node DBGBeater:inst6\|inst4" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 1056 1120 392 "inst4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1438 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst8~0 " "Destination node DBGBeater:inst6\|inst8~0" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 96 696 808 160 "inst8" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 5875 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 928 992 392 "inst3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1439 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582777634347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBGBeater:inst6\|inst4  " "Automatically promoted node DBGBeater:inst6\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~254 " "Destination node RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~254" {  } { { "decoder5_32.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterSequence:inst1|Decoder5_32:inst1|Ram0~254 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 5590 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst5 " "Destination node DBGBeater:inst6\|inst5" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 1192 1256 392 "inst5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1437 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst8~0 " "Destination node DBGBeater:inst6\|inst8~0" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 96 696 808 160 "inst8" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 5875 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~256 " "Destination node RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~256" {  } { { "decoder5_32.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterSequence:inst1|Decoder5_32:inst1|Ram0~256 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 6037 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~258 " "Destination node RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~258" {  } { { "decoder5_32.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterSequence:inst1|Decoder5_32:inst1|Ram0~258 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 6039 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~261 " "Destination node RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~261" {  } { { "decoder5_32.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterSequence:inst1|Decoder5_32:inst1|Ram0~261 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 6041 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~31 " "Destination node RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~31" {  } { { "decoder5_32.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterSequence:inst1|Decoder5_32:inst1|Ram0~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3394 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~46 " "Destination node RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~46" {  } { { "decoder5_32.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterSequence:inst1|Decoder5_32:inst1|Ram0~46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3395 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~61 " "Destination node RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~61" {  } { { "decoder5_32.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterSequence:inst1|Decoder5_32:inst1|Ram0~61 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3396 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~76 " "Destination node RegisterSequence:inst1\|Decoder5_32:inst1\|Ram0~76" {  } { { "decoder5_32.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/decoder5_32.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterSequence:inst1|Decoder5_32:inst1|Ram0~76 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3397 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 1056 1120 392 "inst4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1438 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582777634347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBGBeater:inst6\|inst1  " "Automatically promoted node DBGBeater:inst6\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst2 " "Destination node DBGBeater:inst6\|inst2" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 792 856 392 "inst2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1440 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst8 " "Destination node DBGBeater:inst6\|inst8" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 96 696 808 160 "inst8" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1442 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 656 720 392 "inst1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1441 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582777634347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXECUTE_MEMACCESS:inst41\|74173:ins322t\|6  " "Automatically promoted node EXECUTE_MEMACCESS:inst41\|74173:ins322t\|6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MMU:inst26\|LOADED\[0\]~6 " "Destination node MMU:inst26\|LOADED\[0\]~6" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MMU:inst26|LOADED[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 5664 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MMU:inst26\|LOADED\[1\]~12 " "Destination node MMU:inst26\|LOADED\[1\]~12" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MMU:inst26|LOADED[1]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 6594 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MMU:inst26\|LOADED\[2\]~13 " "Destination node MMU:inst26\|LOADED\[2\]~13" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MMU:inst26|LOADED[2]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 6596 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MMU:inst26\|LOADED\[3\]~14 " "Destination node MMU:inst26\|LOADED\[3\]~14" {  } { { "MMU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/MMU.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MMU:inst26|LOADED[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 6598 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 632 592 656 712 "6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXECUTE_MEMACCESS:inst41|74173:ins322t|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1988 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582777634347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBGBeater:inst6\|inst  " "Automatically promoted node DBGBeater:inst6\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst1 " "Destination node DBGBeater:inst6\|inst1" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 656 720 392 "inst1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1441 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst8~0 " "Destination node DBGBeater:inst6\|inst8~0" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 96 696 808 160 "inst8" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 5875 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 520 584 392 "inst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1434 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582777634347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBGBeater:inst6\|inst5  " "Automatically promoted node DBGBeater:inst6\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst8~0 " "Destination node DBGBeater:inst6\|inst8~0" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 96 696 808 160 "inst8" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 5875 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBGBeater:inst6\|inst6 " "Destination node DBGBeater:inst6\|inst6" {  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 1328 1392 392 "inst6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1436 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } { { "DBGBeater.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/DBGBeater.bdf" { { 312 1192 1256 392 "inst5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGBeater:inst6|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1437 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582777634347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DECODE_EXECUTE:inst22\|74173:inst6\|9  " "Automatically promoted node DECODE_EXECUTE:inst22\|74173:inst6\|9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst14\|Add0~12 " "Destination node ALU:inst14\|Add0~12" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst14|Add0~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3537 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst14\|Add0~2 " "Destination node ALU:inst14\|Add0~2" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst14|Add0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3527 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst14\|Add0~3 " "Destination node ALU:inst14\|Add0~3" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst14|Add0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3528 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst14\|Add0~4 " "Destination node ALU:inst14\|Add0~4" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst14|Add0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3529 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst14\|Add0~5 " "Destination node ALU:inst14\|Add0~5" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst14|Add0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3530 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst14\|Add0~6 " "Destination node ALU:inst14\|Add0~6" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst14|Add0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3531 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst14\|Add0~7 " "Destination node ALU:inst14\|Add0~7" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst14|Add0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3532 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst14\|Add0~8 " "Destination node ALU:inst14\|Add0~8" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst14|Add0~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3533 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst14\|Add0~9 " "Destination node ALU:inst14\|Add0~9" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst14|Add0~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3534 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst14\|Add0~29 " "Destination node ALU:inst14\|Add0~29" {  } { { "ALU.vhd" "" { Text "C:/Users/zhangz/Desktop/RVCore/ALU.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst14|Add0~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 3743 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } { { "74173.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74173.bdf" { { 152 592 656 232 "9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DECODE_EXECUTE:inst22|74173:inst6|9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1475 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582777634347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterSequence:inst1\|inst33  " "Automatically promoted node RegisterSequence:inst1\|inst33 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1582777634347 ""}  } { { "registersequence.bdf" "" { Schematic "C:/Users/zhangz/Desktop/RVCore/registersequence.bdf" { { 3176 688 752 3224 "inst33" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterSequence:inst1|inst33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 0 { 0 ""} 0 1139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582777634347 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1582777635097 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582777635097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582777635097 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582777635113 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582777635113 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1582777635129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1582777635129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1582777635129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1582777635206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1582777635222 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582777635222 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1582777635222 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1582777635222 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1582777635222 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1582777635222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1582777635222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 9 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1582777635222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 8 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1582777635222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1582777635222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1582777635222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 12 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1582777635222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1582777635222 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1582777635222 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1582777635222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582777635488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582777636472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582777637519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582777637565 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582777639113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582777639113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582777639988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/zhangz/Desktop/RVCore/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1582777641816 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582777641816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582777642410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1582777642410 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1582777642410 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582777642410 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.41 " "Total time spent on timing analysis during the Fitter is 1.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1582777642534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582777642597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582777643129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582777643190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582777643956 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582777644847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zhangz/Desktop/RVCore/output_files/RVCore.fit.smsg " "Generated suppressed messages file C:/Users/zhangz/Desktop/RVCore/output_files/RVCore.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582777645800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5833 " "Peak virtual memory: 5833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582777647003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 12:27:26 2020 " "Processing ended: Thu Feb 27 12:27:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582777647003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582777647003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582777647003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582777647003 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1582777648581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582777648581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 12:27:28 2020 " "Processing started: Thu Feb 27 12:27:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582777648581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1582777648581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RVCore -c RVCore " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RVCore -c RVCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1582777648581 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1582777649488 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1582777649519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582777649879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 12:27:29 2020 " "Processing ended: Thu Feb 27 12:27:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582777649879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582777649879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582777649879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1582777649879 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1582777650597 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1582777651722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582777651737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 12:27:31 2020 " "Processing started: Thu Feb 27 12:27:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582777651737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582777651737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RVCore -c RVCore " "Command: quartus_sta RVCore -c RVCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582777651737 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1582777651831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1582777652097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1582777652128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1582777652128 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "140 " "TimeQuest Timing Analyzer is analyzing 140 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1582777652534 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1582777652628 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1582777652628 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RVCore.sdc " "Synopsys Design Constraints File file not found: 'RVCore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1582777652644 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst2 " "Node: DBGBeater:inst6\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|DBGBeater:inst6|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst1 " "Node: DBGBeater:inst6\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|DBGBeater:inst6|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst " "Node: DBGBeater:inst6\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|DBGBeater:inst6|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst3 " "Node: DBGBeater:inst6\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|DBGBeater:inst6|inst3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|6 " "Node: FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst1|74173:inst|6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|6 " "Node: FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst|74173:inst1|6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYSTEM_CLOCK " "Node: SYSTEM_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|SYSTEM_CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst5 " "Node: DBGBeater:inst6\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|DBGBeater:inst6|inst5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DECODE_EXECUTE:inst22\|74173:inst6\|9 " "Node: DECODE_EXECUTE:inst22\|74173:inst6\|9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|DECODE_EXECUTE:inst22|74173:inst6|9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst4 " "Node: DBGBeater:inst6\|inst4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|DBGBeater:inst6|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EXECUTE_MEMACCESS:inst41\|74173:ins322t\|6 " "Node: EXECUTE_MEMACCESS:inst41\|74173:ins322t\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777652660 "|RVCore|EXECUTE_MEMACCESS:inst41|74173:ins322t|6"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1582777652768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1582777652768 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1582777652768 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1582777652768 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1582777652800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.473 " "Worst-case setup slack is 43.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.473               0.000 altera_reserved_tck  " "   43.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777652847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777652862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.752 " "Worst-case recovery slack is 47.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.752               0.000 altera_reserved_tck  " "   47.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777652878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.343 " "Worst-case removal slack is 1.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.343               0.000 altera_reserved_tck  " "    1.343               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777652893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.455 " "Worst-case minimum pulse width slack is 49.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455               0.000 altera_reserved_tck  " "   49.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777652893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777652893 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1582777653097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1582777653129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1582777653909 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst2 " "Node: DBGBeater:inst6\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|DBGBeater:inst6|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst1 " "Node: DBGBeater:inst6\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|DBGBeater:inst6|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst " "Node: DBGBeater:inst6\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|DBGBeater:inst6|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst3 " "Node: DBGBeater:inst6\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|DBGBeater:inst6|inst3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|6 " "Node: FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst1|74173:inst|6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|6 " "Node: FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst|74173:inst1|6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYSTEM_CLOCK " "Node: SYSTEM_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|SYSTEM_CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst5 " "Node: DBGBeater:inst6\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|DBGBeater:inst6|inst5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DECODE_EXECUTE:inst22\|74173:inst6\|9 " "Node: DECODE_EXECUTE:inst22\|74173:inst6\|9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|DECODE_EXECUTE:inst22|74173:inst6|9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst4 " "Node: DBGBeater:inst6\|inst4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|DBGBeater:inst6|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EXECUTE_MEMACCESS:inst41\|74173:ins322t\|6 " "Node: EXECUTE_MEMACCESS:inst41\|74173:ins322t\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654160 "|RVCore|EXECUTE_MEMACCESS:inst41|74173:ins322t|6"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1582777654160 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1582777654160 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1582777654160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.900 " "Worst-case setup slack is 43.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.900               0.000 altera_reserved_tck  " "   43.900               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777654191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777654207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.034 " "Worst-case recovery slack is 48.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.034               0.000 altera_reserved_tck  " "   48.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777654222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.238 " "Worst-case removal slack is 1.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.238               0.000 altera_reserved_tck  " "    1.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777654222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.306 " "Worst-case minimum pulse width slack is 49.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.306               0.000 altera_reserved_tck  " "   49.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777654238 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1582777654362 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst2 " "Node: DBGBeater:inst6\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|DBGBeater:inst6|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst1 " "Node: DBGBeater:inst6\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|DBGBeater:inst6|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst " "Node: DBGBeater:inst6\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|DBGBeater:inst6|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst3 " "Node: DBGBeater:inst6\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|DBGBeater:inst6|inst3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|6 " "Node: FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst1\|74173:inst\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst1|74173:inst|6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|6 " "Node: FETCH_DECODE:inst\|32BitRegister:instreg\|8BitRegister:inst\|74173:inst1\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst|74173:inst1|6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYSTEM_CLOCK " "Node: SYSTEM_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|SYSTEM_CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst5 " "Node: DBGBeater:inst6\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|DBGBeater:inst6|inst5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DECODE_EXECUTE:inst22\|74173:inst6\|9 " "Node: DECODE_EXECUTE:inst22\|74173:inst6\|9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|DECODE_EXECUTE:inst22|74173:inst6|9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DBGBeater:inst6\|inst4 " "Node: DBGBeater:inst6\|inst4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|DBGBeater:inst6|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EXECUTE_MEMACCESS:inst41\|74173:ins322t\|6 " "Node: EXECUTE_MEMACCESS:inst41\|74173:ins322t\|6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1582777654644 "|RVCore|EXECUTE_MEMACCESS:inst41|74173:ins322t|6"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1582777654660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1582777654660 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1582777654660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.219 " "Worst-case setup slack is 47.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.219               0.000 altera_reserved_tck  " "   47.219               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777654675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 altera_reserved_tck  " "    0.184               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777654690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.166 " "Worst-case recovery slack is 49.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.166               0.000 altera_reserved_tck  " "   49.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777654690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.567 " "Worst-case removal slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 altera_reserved_tck  " "    0.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777654706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.455 " "Worst-case minimum pulse width slack is 49.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455               0.000 altera_reserved_tck  " "   49.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1582777654722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1582777654722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1582777655269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1582777655269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582777655472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 12:27:35 2020 " "Processing ended: Thu Feb 27 12:27:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582777655472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582777655472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582777655472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582777655472 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1622 s " "Quartus II Full Compilation was successful. 0 errors, 1622 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582777656222 ""}
