{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716849251000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716849251007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 00:34:10 2024 " "Processing started: Tue May 28 00:34:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716849251007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849251007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849251007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716849251367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716849251367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_unit-behavioral " "Found design unit 1: pc_unit-behavioral" {  } { { "pc_unit.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/pc_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849259990 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_unit " "Found entity 1: pc_unit" {  } { { "pc_unit.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/pc_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849259990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849259990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849259992 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants-body " "Found design unit 2: constants-body" {  } { { "constants.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/constants.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849259992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849259992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_memory-Behavioral " "Found design unit 1: instr_memory-Behavioral" {  } { { "instr_memory.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/instr_memory.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849259995 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/instr_memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849259995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849259995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavioral " "Found design unit 1: decoder-behavioral" {  } { { "decoder.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/decoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849259997 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849259997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849259997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behavioral " "Found design unit 1: top_level-behavioral" {  } { { "top_level.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849259998 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849259998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849259998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rtl " "Found design unit 1: reg_file-rtl" {  } { { "reg_file.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/reg_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260000 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849260000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/alu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260002 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849260002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behav " "Found design unit 1: data_memory-behav" {  } { { "data_memory.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/data_memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260005 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/data_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849260005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LM-behavioral " "Found design unit 1: LM-behavioral" {  } { { "LM.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/LM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260006 ""} { "Info" "ISGN_ENTITY_NAME" "1 LM " "Found entity 1: LM" {  } { { "LM.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/LM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849260006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-behav " "Found design unit 1: SM-behav" {  } { { "SM.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/SM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260008 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "SM.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/SM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849260008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BC-behav " "Found design unit 1: BC-behav" {  } { { "BC.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/BC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260009 ""} { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/BC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716849260009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849260009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716849260068 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "result_s top_level.vhd(38) " "VHDL Signal Declaration warning at top_level.vhd(38): used implicit default value for signal \"result_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716849260082 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag top_level.vhd(46) " "Verilog HDL or VHDL warning at top_level.vhd(46): object \"zero_flag\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716849260083 "|top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_s top_level.vhd(169) " "VHDL Process Statement warning at top_level.vhd(169): signal \"F_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716849260083 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_unit pc_unit:program_counter " "Elaborating entity \"pc_unit\" for hierarchy \"pc_unit:program_counter\"" {  } { { "top_level.vhd" "program_counter" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716849260123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:instruction_memory " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:instruction_memory\"" {  } { { "top_level.vhd" "instruction_memory" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716849260140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder1\"" {  } { { "top_level.vhd" "decoder1" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716849260187 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm decoder.vhd(71) " "VHDL Process Statement warning at decoder.vhd(71): inferring latch(es) for signal or variable \"imm\", which holds its previous value in one or more paths through the process" {  } { { "decoder.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/decoder.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716849260189 "|top_level|decoder:decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[11\] decoder.vhd(71) " "Inferred latch for \"imm\[11\]\" at decoder.vhd(71)" {  } { { "decoder.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/decoder.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849260190 "|top_level|decoder:decoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:register_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:register_file\"" {  } { { "top_level.vhd" "register_file" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716849260199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU1\"" {  } { { "top_level.vhd" "ALU1" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716849260212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory1 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory1\"" {  } { { "top_level.vhd" "data_memory1" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716849260226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LM LM:LoadMem " "Elaborating entity \"LM\" for hierarchy \"LM:LoadMem\"" {  } { { "top_level.vhd" "LoadMem" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716849260237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:storeMem " "Elaborating entity \"SM\" for hierarchy \"SM:storeMem\"" {  } { { "top_level.vhd" "storeMem" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716849260247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC BC:BranchCounter " "Elaborating entity \"BC\" for hierarchy \"BC:BranchCounter\"" {  } { { "top_level.vhd" "BranchCounter" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716849260272 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Btype BC.vhd(25) " "VHDL Process Statement warning at BC.vhd(25): signal \"Btype\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/BC.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716849260272 "|top_level|BC:BranchCounter"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716849261086 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716849261086 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top_level.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716849261254 "|top_level|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top_level.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/M1_project/RISC_V/myown_riscv/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716849261254 "|top_level|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716849261254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716849261255 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716849261255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716849261255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716849261271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 00:34:21 2024 " "Processing ended: Tue May 28 00:34:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716849261271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716849261271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716849261271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716849261271 ""}
