Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov 19 12:02:37 2020
| Host         : pub running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_timing_summary_routed.rpt -pb au_top_timing_summary_routed.pb -rpx au_top_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.725        0.000                      0                    7        0.194        0.000                      0                    7        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.725        0.000                      0                    7        0.194        0.000                      0                    7        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.456ns (38.597%)  route 0.725ns (61.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.219    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.456     5.675 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=5, routed)           0.725     6.401    reset_conditioner/M_stage_d[3]
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.516    14.921    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_4/C
                         clock pessimism              0.298    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X0Y38          FDSE (Setup_fdse_C_D)       -0.058    15.126    reset_conditioner/M_stage_q_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.345%)  route 0.621ns (57.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.219    reset_conditioner/clk
    SLICE_X1Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.456     5.675 r  reset_conditioner/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.621     6.296    reset_conditioner/M_stage_d[1]
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.516    14.921    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[1]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X0Y38          FDSE (Setup_fdse_C_D)       -0.067    15.095    reset_conditioner/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.474%)  route 0.618ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.219    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.456     5.675 r  reset_conditioner/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.618     6.293    reset_conditioner/M_stage_d[2]
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.516    14.921    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
                         clock pessimism              0.298    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X0Y38          FDSE (Setup_fdse_C_D)       -0.081    15.103    reset_conditioner/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.456ns (45.639%)  route 0.543ns (54.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.219    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.456     5.675 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=5, routed)           0.543     6.219    reset_conditioner/M_stage_d[3]
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.517    14.922    reset_conditioner/clk
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y39          FDSE (Setup_fdse_C_D)       -0.067    15.093    reset_conditioner/M_stage_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.600%)  route 0.544ns (54.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.219    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.456     5.675 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=5, routed)           0.544     6.219    reset_conditioner/M_stage_d[3]
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.517    14.922    reset_conditioner/clk
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_3/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y39          FDSE (Setup_fdse_C_D)       -0.061    15.099    reset_conditioner/M_stage_q_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.456ns (46.096%)  route 0.533ns (53.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.219    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.456     5.675 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=5, routed)           0.533     6.209    reset_conditioner/M_stage_d[3]
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.516    14.921    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
                         clock pessimism              0.298    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X0Y38          FDSE (Setup_fdse_C_D)       -0.061    15.123    reset_conditioner/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  8.914    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.456ns (56.245%)  route 0.355ns (43.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.219    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.456     5.675 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=5, routed)           0.355     6.030    reset_conditioner/M_stage_d[3]
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.517    14.922    reset_conditioner/clk
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_2/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y39          FDSE (Setup_fdse_C_D)       -0.081    15.079    reset_conditioner/M_stage_q_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  9.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.136%)  route 0.135ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.537    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.141     1.678 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=5, routed)           0.135     1.812    reset_conditioner/M_stage_d[3]
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    reset_conditioner/clk
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_2/C
                         clock pessimism             -0.501     1.553    
    SLICE_X0Y39          FDSE (Hold_fdse_C_D)         0.066     1.619    reset_conditioner/M_stage_q_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.964%)  route 0.195ns (58.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.537    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.141     1.678 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=5, routed)           0.195     1.873    reset_conditioner/M_stage_d[3]
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    reset_conditioner/clk
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_3/C
                         clock pessimism             -0.501     1.553    
    SLICE_X0Y39          FDSE (Hold_fdse_C_D)         0.070     1.623    reset_conditioner/M_stage_q_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.353%)  route 0.184ns (56.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.537    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.141     1.678 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=5, routed)           0.184     1.862    reset_conditioner/M_stage_d[3]
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y38          FDSE (Hold_fdse_C_D)         0.070     1.607    reset_conditioner/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.928%)  route 0.212ns (60.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.537    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.141     1.678 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=5, routed)           0.212     1.890    reset_conditioner/M_stage_d[3]
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    reset_conditioner/clk
    SLICE_X0Y39          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica/C
                         clock pessimism             -0.501     1.553    
    SLICE_X0Y39          FDSE (Hold_fdse_C_D)         0.070     1.623    reset_conditioner/M_stage_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.918%)  route 0.204ns (59.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.537    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.141     1.678 r  reset_conditioner/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.204     1.881    reset_conditioner/M_stage_d[2]
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y38          FDSE (Hold_fdse_C_D)         0.066     1.603    reset_conditioner/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.814%)  route 0.232ns (62.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.537    reset_conditioner/clk
    SLICE_X1Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.141     1.678 r  reset_conditioner/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.232     1.910    reset_conditioner/M_stage_d[1]
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[1]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X0Y38          FDSE (Hold_fdse_C_D)         0.070     1.620    reset_conditioner/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.299%)  route 0.247ns (63.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.537    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.141     1.678 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=5, routed)           0.247     1.925    reset_conditioner/M_stage_d[3]
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    reset_conditioner/clk
    SLICE_X0Y38          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]_lopt_replica_4/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y38          FDSE (Hold_fdse_C_D)         0.072     1.609    reset_conditioner/M_stage_q_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    reset_conditioner/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    reset_conditioner/M_stage_q_reg[3]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    reset_conditioner/M_stage_q_reg[3]_lopt_replica_2/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    reset_conditioner/M_stage_q_reg[3]_lopt_replica_3/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[3]_lopt_replica_4/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    reset_conditioner/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    reset_conditioner/M_stage_q_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    reset_conditioner/M_stage_q_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    reset_conditioner/M_stage_q_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    reset_conditioner/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    reset_conditioner/M_stage_q_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    reset_conditioner/M_stage_q_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    reset_conditioner/M_stage_q_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[3]_lopt_replica_4/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    reset_conditioner/M_stage_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    reset_conditioner/M_stage_q_reg[1]/C



