

================================================================
== Vitis HLS Report for 'ban_interface'
================================================================
* Date:           Fri Feb 11 17:22:35 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.311 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       59|  10.000 ns|  0.590 us|    2|   60|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 191
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 15 31 45 53 57 60 76 107 109 168 183 185 186 188 23 191 27 68 72 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 191 7 
6 --> 191 5 11 
7 --> 191 8 
8 --> 9 191 
9 --> 10 191 
10 --> 191 
11 --> 191 
12 --> 13 
13 --> 14 
14 --> 191 
15 --> 16 
16 --> 191 22 17 
17 --> 18 191 
18 --> 19 191 
19 --> 20 191 
20 --> 21 191 
21 --> 191 
22 --> 191 
23 --> 24 191 
24 --> 25 191 
25 --> 26 
26 --> 191 
27 --> 28 191 
28 --> 29 191 
29 --> 30 
30 --> 191 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 191 
42 --> 43 44 
43 --> 191 
44 --> 191 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 191 
50 --> 51 52 
51 --> 191 
52 --> 191 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 191 
57 --> 58 
58 --> 59 
59 --> 191 
60 --> 61 
61 --> 191 62 63 64 65 66 67 
62 --> 191 
63 --> 191 
64 --> 191 
65 --> 191 
66 --> 191 
67 --> 191 
68 --> 69 191 
69 --> 70 191 
70 --> 71 
71 --> 191 
72 --> 73 191 
73 --> 74 191 
74 --> 75 
75 --> 191 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 191 
107 --> 108 
108 --> 191 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 191 
165 --> 166 167 
166 --> 191 
167 --> 191 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 191 
180 --> 181 182 
181 --> 191 
182 --> 191 
183 --> 184 
184 --> 191 
185 --> 191 
186 --> 187 
187 --> 191 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 0"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 193 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op1"   --->   Operation 194 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op2"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f_op"   --->   Operation 198 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op" [../src/ban_interface.cpp:4]   --->   Operation 202 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%f_op_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %f_op" [../src/ban_interface.cpp:4]   --->   Operation 203 'read' 'f_op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%b_op1_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op1" [../src/ban_interface.cpp:10]   --->   Operation 204 'read' 'b_op1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%b_op2_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op2" [../src/ban_interface.cpp:10]   --->   Operation 205 'read' 'b_op2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.86ns)   --->   "%switch_ln8 = switch i32 %op_read, void %_ifconv, i32 0, void, i32 1, void, i32 2, void, i32 3, void, i32 4, void, i32 5, void, i32 6, void, i32 7, void, i32 8, void, i32 9, void %_ifconv40, i32 10, void %_ifconv70, i32 11, void %_ifconv100, i32 12, void %_ifconv145, i32 13, void, i32 14, void, i32 15, void, i32 16, void, i32 17, void, i32 18, void, i32 19, void, i32 20, void %_ifconv190, i32 21, void" [../src/ban_interface.cpp:8]   --->   Operation 206 'switch' 'switch_ln8' <Predicate = true> <Delay = 0.86>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln22_16 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:22]   --->   Operation 207 'trunc' 'trunc_ln22_16' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.26ns)   --->   "%icmp_ln22_1 = icmp_eq  i32 %trunc_ln22_16, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 208 'icmp' 'icmp_ln22_1' <Predicate = (op_read == 18)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (1.52ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 209 'br' 'br_ln22' <Predicate = (op_read == 18)> <Delay = 1.52>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 210 'partselect' 'trunc_ln22_6' <Predicate = (op_read == 18 & icmp_ln22_1)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %trunc_ln22_6" [../src/ban_s3.cpp:22]   --->   Operation 211 'bitcast' 'bitcast_ln22_2' <Predicate = (op_read == 18 & icmp_ln22_1)> <Delay = 0.00>
ST_1 : Operation 212 [2/2] (2.82ns)   --->   "%tmp_115 = fcmp_oeq  i32 %bitcast_ln22_2, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 212 'fcmp' 'tmp_115' <Predicate = (op_read == 18 & icmp_ln22_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:22]   --->   Operation 213 'trunc' 'trunc_ln22' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.26ns)   --->   "%icmp_ln22 = icmp_eq  i32 %trunc_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 214 'icmp' 'icmp_ln22' <Predicate = (op_read == 17)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (1.52ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 215 'br' 'br_ln22' <Predicate = (op_read == 17)> <Delay = 1.52>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 216 'partselect' 'trunc_ln22_5' <Predicate = (op_read == 17 & icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %trunc_ln22_5" [../src/ban_s3.cpp:22]   --->   Operation 217 'bitcast' 'bitcast_ln22_1' <Predicate = (op_read == 17 & icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 218 [2/2] (2.82ns)   --->   "%tmp_112 = fcmp_oeq  i32 %bitcast_ln22_1, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 218 'fcmp' 'tmp_112' <Predicate = (op_read == 17 & icmp_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:18]   --->   Operation 219 'trunc' 'trunc_ln18_2' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:18]   --->   Operation 220 'trunc' 'trunc_ln18_3' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.26ns)   --->   "%icmp_ln18_1 = icmp_eq  i32 %trunc_ln18_2, i32 %trunc_ln18_3" [../src/ban_s3.cpp:18]   --->   Operation 221 'icmp' 'icmp_ln18_1' <Predicate = (op_read == 8)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (1.52ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 222 'br' 'br_ln18' <Predicate = (op_read == 8)> <Delay = 1.52>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln18_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:18]   --->   Operation 223 'partselect' 'trunc_ln18_6' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln18_2 = bitcast i32 %trunc_ln18_6" [../src/ban_s3.cpp:18]   --->   Operation 224 'bitcast' 'bitcast_ln18_2' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln18_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:18]   --->   Operation 225 'partselect' 'trunc_ln18_7' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln18_3 = bitcast i32 %trunc_ln18_7" [../src/ban_s3.cpp:18]   --->   Operation 226 'bitcast' 'bitcast_ln18_3' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 227 [2/2] (2.82ns)   --->   "%tmp_105 = fcmp_oeq  i32 %bitcast_ln18_2, i32 %bitcast_ln18_3" [../src/ban_s3.cpp:18]   --->   Operation 227 'fcmp' 'tmp_105' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:18]   --->   Operation 228 'trunc' 'trunc_ln18' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:18]   --->   Operation 229 'trunc' 'trunc_ln18_1' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (1.26ns)   --->   "%icmp_ln18 = icmp_eq  i32 %trunc_ln18, i32 %trunc_ln18_1" [../src/ban_s3.cpp:18]   --->   Operation 230 'icmp' 'icmp_ln18' <Predicate = (op_read == 7)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (1.52ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 231 'br' 'br_ln18' <Predicate = (op_read == 7)> <Delay = 1.52>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln18_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:18]   --->   Operation 232 'partselect' 'trunc_ln18_4' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %trunc_ln18_4" [../src/ban_s3.cpp:18]   --->   Operation 233 'bitcast' 'bitcast_ln18' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln18_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:18]   --->   Operation 234 'partselect' 'trunc_ln18_5' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %trunc_ln18_5" [../src/ban_s3.cpp:18]   --->   Operation 235 'bitcast' 'bitcast_ln18_1' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 236 [2/2] (2.82ns)   --->   "%tmp_102 = fcmp_oeq  i32 %bitcast_ln18, i32 %bitcast_ln18_1" [../src/ban_s3.cpp:18]   --->   Operation 236 'fcmp' 'tmp_102' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 237 'partselect' 'trunc_ln9' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.52ns)   --->   "%xor_ln131 = xor i32 %trunc_ln9, i32 2147483648" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 238 'xor' 'xor_ln131' <Predicate = (op_read == 4)> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 51> <Delay = 2.82>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln227_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:227]   --->   Operation 239 'partselect' 'trunc_ln227_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln227_2 = bitcast i32 %trunc_ln227_2" [../src/ban_s3.cpp:227]   --->   Operation 240 'bitcast' 'bitcast_ln227_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [2/2] (2.82ns)   --->   "%tmp_95 = fcmp_oeq  i32 %bitcast_ln227_2, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 241 'fcmp' 'tmp_95' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 52> <Delay = 3.79>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln22_30 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:22]   --->   Operation 242 'trunc' 'trunc_ln22_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (1.26ns)   --->   "%icmp_ln22_3 = icmp_ne  i32 %trunc_ln22_30, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 243 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 244 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln22_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 245 'partselect' 'trunc_ln22_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln22_12 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 246 'bitcast' 'bitcast_ln22_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_12, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 247 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln22_31 = trunc i32 %bitcast_ln22_12" [../src/ban_s3.cpp:22]   --->   Operation 248 'trunc' 'trunc_ln22_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.86ns)   --->   "%icmp_ln22_12 = icmp_ne  i8 %tmp_93, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 249 'icmp' 'icmp_ln22_12' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (1.21ns)   --->   "%icmp_ln22_13 = icmp_eq  i23 %trunc_ln22_18, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 250 'icmp' 'icmp_ln22_13' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.48ns)   --->   "%or_ln22_7 = or i1 %icmp_ln22_13, i1 %icmp_ln22_12" [../src/ban_s3.cpp:22]   --->   Operation 251 'or' 'or_ln22_7' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.86ns)   --->   "%icmp_ln22_14 = icmp_ne  i8 %tmp_94, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 252 'icmp' 'icmp_ln22_14' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (1.21ns)   --->   "%icmp_ln22_15 = icmp_eq  i23 %trunc_ln22_31, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 253 'icmp' 'icmp_ln22_15' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.48ns)   --->   "%or_ln22_8 = or i1 %icmp_ln22_15, i1 %icmp_ln22_14" [../src/ban_s3.cpp:22]   --->   Operation 254 'or' 'or_ln22_8' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.48ns)   --->   "%and_ln22_9 = and i1 %or_ln22_7, i1 %or_ln22_8" [../src/ban_s3.cpp:22]   --->   Operation 255 'and' 'and_ln22_9' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/2] (2.82ns)   --->   "%tmp_95 = fcmp_oeq  i32 %bitcast_ln227_2, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 256 'fcmp' 'tmp_95' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.48ns)   --->   "%and_ln22_10 = and i1 %and_ln22_9, i1 %tmp_95" [../src/ban_s3.cpp:22]   --->   Operation 257 'and' 'and_ln22_10' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln22_1)   --->   "%xor_ln22_4 = xor i1 %and_ln22_10, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 258 'xor' 'xor_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln22_1 = or i1 %icmp_ln22_3, i1 %xor_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 259 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %or_ln22_1, void, void %.critedge377" [../src/ban_s3.cpp:22]   --->   Operation 260 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 261 'partselect' 'trunc_ln22_8' <Predicate = (!or_ln22_1)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln22_4 = bitcast i32 %trunc_ln22_8" [../src/ban_s3.cpp:22]   --->   Operation 262 'bitcast' 'bitcast_ln22_4' <Predicate = (!or_ln22_1)> <Delay = 0.00>
ST_3 : Operation 263 [2/2] (2.82ns)   --->   "%tmp_118 = fcmp_oeq  i32 %bitcast_ln22_4, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 263 'fcmp' 'tmp_118' <Predicate = (!or_ln22_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (1.26ns)   --->   "%icmp_ln230_3 = icmp_slt  i32 %trunc_ln22_30, i32 1" [../src/ban_s3.cpp:230]   --->   Operation 264 'icmp' 'icmp_ln230_3' <Predicate = (or_ln22_1)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [2/2] (2.82ns)   --->   "%tmp_116 = fcmp_olt  i32 %bitcast_ln227_2, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 265 'fcmp' 'tmp_116' <Predicate = (or_ln22_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 53> <Delay = 3.30>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 266 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln22_22 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 267 'partselect' 'trunc_ln22_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.86ns)   --->   "%icmp_ln22_24 = icmp_ne  i8 %tmp_117, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 268 'icmp' 'icmp_ln22_24' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (1.21ns)   --->   "%icmp_ln22_25 = icmp_eq  i23 %trunc_ln22_22, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 269 'icmp' 'icmp_ln22_25' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_15)   --->   "%or_ln22_13 = or i1 %icmp_ln22_25, i1 %icmp_ln22_24" [../src/ban_s3.cpp:22]   --->   Operation 270 'or' 'or_ln22_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/2] (2.82ns)   --->   "%tmp_118 = fcmp_oeq  i32 %bitcast_ln22_4, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 271 'fcmp' 'tmp_118' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_15 = and i1 %or_ln22_13, i1 %tmp_118" [../src/ban_s3.cpp:22]   --->   Operation 272 'and' 'and_ln22_15' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_15, void %.critedge377.thread, void %_ZNK3BaneqEf.exit.i300" [../src/ban_s3.cpp:22]   --->   Operation 273 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln22_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 274 'partselect' 'trunc_ln22_12' <Predicate = (and_ln22_15)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln22_8 = bitcast i32 %trunc_ln22_12" [../src/ban_s3.cpp:22]   --->   Operation 275 'bitcast' 'bitcast_ln22_8' <Predicate = (and_ln22_15)> <Delay = 0.00>
ST_4 : Operation 276 [2/2] (2.82ns)   --->   "%tmp_141 = fcmp_oeq  i32 %bitcast_ln22_8, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 276 'fcmp' 'tmp_141' <Predicate = (and_ln22_15)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 54> <Delay = 4.83>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 277 'partselect' 'tmp_140' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln22_26 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 278 'partselect' 'trunc_ln22_26' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.86ns)   --->   "%icmp_ln22_30 = icmp_ne  i8 %tmp_140, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 279 'icmp' 'icmp_ln22_30' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (1.21ns)   --->   "%icmp_ln22_31 = icmp_eq  i23 %trunc_ln22_26, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 280 'icmp' 'icmp_ln22_31' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_18)   --->   "%or_ln22_16 = or i1 %icmp_ln22_31, i1 %icmp_ln22_30" [../src/ban_s3.cpp:22]   --->   Operation 281 'or' 'or_ln22_16' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/2] (2.82ns)   --->   "%tmp_141 = fcmp_oeq  i32 %bitcast_ln22_8, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 282 'fcmp' 'tmp_141' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_18 = and i1 %or_ln22_16, i1 %tmp_141" [../src/ban_s3.cpp:22]   --->   Operation 283 'and' 'and_ln22_18' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (1.52ns)   --->   "%br_ln87 = br i1 %and_ln22_18, void %.critedge377.thread, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.h:87]   --->   Operation 284 'br' 'br_ln87' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 1.52>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge66"   --->   Operation 285 'br' 'br_ln0' <Predicate = (!or_ln22_1 & !and_ln22_18) | (!or_ln22_1 & !and_ln22_15)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %icmp_ln22_3, void %._crit_edge68, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 286 'br' 'br_ln230' <Predicate = (or_ln22_1 & !pl_3) | (!or_ln22_1 & !and_ln22_18) | (!or_ln22_1 & !and_ln22_15)> <Delay = 1.52>
ST_5 : Operation 287 [2/2] (2.82ns)   --->   "%tmp_167 = fcmp_olt  i32 %bitcast_ln227_2, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 287 'fcmp' 'tmp_167' <Predicate = (or_ln22_1 & !pl_3 & !icmp_ln22_3) | (!or_ln22_1 & !and_ln22_18 & !icmp_ln22_3) | (!or_ln22_1 & !and_ln22_15 & !icmp_ln22_3)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 53> <Delay = 5.32>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%pl_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:226]   --->   Operation 288 'bitselect' 'pl_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 289 [1/2] (2.82ns)   --->   "%tmp_116 = fcmp_olt  i32 %bitcast_ln227_2, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 289 'fcmp' 'tmp_116' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.48ns)   --->   "%and_ln230_44 = and i1 %or_ln22_7, i1 %tmp_116" [../src/ban_s3.cpp:230]   --->   Operation 290 'and' 'and_ln230_44' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_3)   --->   "%xor_ln230_13 = xor i1 %and_ln230_44, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 291 'xor' 'xor_ln230_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230_3 = or i1 %icmp_ln230_3, i1 %xor_ln230_13" [../src/ban_s3.cpp:230]   --->   Operation 292 'or' 'or_ln230_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %or_ln230_3, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 293 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %pl_3, void %._crit_edge66, void" [../src/ban_s3.cpp:230]   --->   Operation 294 'br' 'br_ln230' <Predicate = (or_ln230_3)> <Delay = 0.00>
ST_6 : Operation 295 [2/2] (2.82ns)   --->   "%tmp_156 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 295 'fcmp' 'tmp_156' <Predicate = (or_ln230_3 & pl_3)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [2/2] (2.82ns)   --->   "%tmp_157 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 296 'fcmp' 'tmp_157' <Predicate = (or_ln230_3 & pl_3)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 55> <Delay = 4.83>
ST_7 : Operation 297 [1/2] (2.82ns)   --->   "%tmp_167 = fcmp_olt  i32 %bitcast_ln227_2, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 297 'fcmp' 'tmp_167' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [1/1] (0.48ns)   --->   "%and_ln230_54 = and i1 %and_ln22_9, i1 %tmp_167" [../src/ban_s3.cpp:230]   --->   Operation 298 'and' 'and_ln230_54' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %and_ln230_54, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 299 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>
ST_7 : Operation 300 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %and_ln22_10, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 300 'br' 'br_ln230' <Predicate = (!and_ln230_54)> <Delay = 1.52>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln230_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:230]   --->   Operation 301 'partselect' 'trunc_ln230_5' <Predicate = (!and_ln230_54 & and_ln22_10)> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln230_5 = bitcast i32 %trunc_ln230_5" [../src/ban_s3.cpp:230]   --->   Operation 302 'bitcast' 'bitcast_ln230_5' <Predicate = (!and_ln230_54 & and_ln22_10)> <Delay = 0.00>
ST_7 : Operation 303 [2/2] (2.82ns)   --->   "%tmp_172 = fcmp_olt  i32 %bitcast_ln230_5, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 303 'fcmp' 'tmp_172' <Predicate = (!and_ln230_54 & and_ln22_10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 56> <Delay = 4.83>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:230]   --->   Operation 304 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln230_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:230]   --->   Operation 305 'partselect' 'trunc_ln230_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.86ns)   --->   "%icmp_ln230_22 = icmp_ne  i8 %tmp_171, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 306 'icmp' 'icmp_ln230_22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (1.21ns)   --->   "%icmp_ln230_23 = icmp_eq  i23 %trunc_ln230_12, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 307 'icmp' 'icmp_ln230_23' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/1] (0.48ns)   --->   "%or_ln230_32 = or i1 %icmp_ln230_23, i1 %icmp_ln230_22" [../src/ban_s3.cpp:230]   --->   Operation 308 'or' 'or_ln230_32' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/2] (2.82ns)   --->   "%tmp_172 = fcmp_olt  i32 %bitcast_ln230_5, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 309 'fcmp' 'tmp_172' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [1/1] (0.48ns)   --->   "%and_ln230_57 = and i1 %or_ln230_32, i1 %tmp_172" [../src/ban_s3.cpp:230]   --->   Operation 310 'and' 'and_ln230_57' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %and_ln230_57, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 311 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>
ST_8 : Operation 312 [2/2] (2.82ns)   --->   "%tmp_175 = fcmp_oeq  i32 %bitcast_ln230_5, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 312 'fcmp' 'tmp_175' <Predicate = (!and_ln230_57)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 57> <Delay = 4.83>
ST_9 : Operation 313 [1/2] (2.82ns)   --->   "%tmp_175 = fcmp_oeq  i32 %bitcast_ln230_5, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 313 'fcmp' 'tmp_175' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [1/1] (0.48ns)   --->   "%and_ln230_59 = and i1 %or_ln230_32, i1 %tmp_175" [../src/ban_s3.cpp:230]   --->   Operation 314 'and' 'and_ln230_59' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %and_ln230_59, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 315 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln230_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:230]   --->   Operation 316 'partselect' 'trunc_ln230_7' <Predicate = (and_ln230_59)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln230_7 = bitcast i32 %trunc_ln230_7" [../src/ban_s3.cpp:230]   --->   Operation 317 'bitcast' 'bitcast_ln230_7' <Predicate = (and_ln230_59)> <Delay = 0.00>
ST_9 : Operation 318 [2/2] (2.82ns)   --->   "%tmp_177 = fcmp_olt  i32 %bitcast_ln230_7, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 318 'fcmp' 'tmp_177' <Predicate = (and_ln230_59)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 58> <Delay = 3.30>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:230]   --->   Operation 319 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln230_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:230]   --->   Operation 320 'partselect' 'trunc_ln230_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.86ns)   --->   "%icmp_ln230_26 = icmp_ne  i8 %tmp_176, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 321 'icmp' 'icmp_ln230_26' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (1.21ns)   --->   "%icmp_ln230_27 = icmp_eq  i23 %trunc_ln230_14, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 322 'icmp' 'icmp_ln230_27' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_60)   --->   "%or_ln230_34 = or i1 %icmp_ln230_27, i1 %icmp_ln230_26" [../src/ban_s3.cpp:230]   --->   Operation 323 'or' 'or_ln230_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 324 [1/2] (2.82ns)   --->   "%tmp_177 = fcmp_olt  i32 %bitcast_ln230_7, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 324 'fcmp' 'tmp_177' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 325 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_60 = and i1 %or_ln230_34, i1 %tmp_177" [../src/ban_s3.cpp:230]   --->   Operation 325 'and' 'and_ln230_60' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 326 [1/1] (1.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 326 'br' 'br_ln0' <Predicate = true> <Delay = 1.52>

State 11 <SV = 54> <Delay = 3.30>
ST_11 : Operation 327 [1/2] (2.82ns)   --->   "%tmp_156 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 327 'fcmp' 'tmp_156' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_30)   --->   "%and_ln230_50 = and i1 %or_ln22_8, i1 %tmp_156" [../src/ban_s3.cpp:230]   --->   Operation 328 'and' 'and_ln230_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/2] (2.82ns)   --->   "%tmp_157 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 329 'fcmp' 'tmp_157' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_30)   --->   "%and_ln230_51 = and i1 %or_ln22_8, i1 %tmp_157" [../src/ban_s3.cpp:230]   --->   Operation 330 'and' 'and_ln230_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_30)   --->   "%and_ln230_52 = and i1 %and_ln230_44, i1 %and_ln230_51" [../src/ban_s3.cpp:230]   --->   Operation 331 'and' 'and_ln230_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 332 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230_30 = or i1 %and_ln230_50, i1 %and_ln230_52" [../src/ban_s3.cpp:230]   --->   Operation 332 'or' 'or_ln230_30' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 333 [1/1] (1.52ns)   --->   "%br_ln230 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 333 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>

State 12 <SV = 55> <Delay = 2.82>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 334 'partselect' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %trunc_ln22_3" [../src/ban_s3.cpp:22]   --->   Operation 335 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [2/2] (2.82ns)   --->   "%tmp_81 = fcmp_oeq  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 336 'fcmp' 'tmp_81' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [2/2] (2.82ns)   --->   "%tmp_82 = fcmp_olt  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 337 'fcmp' 'tmp_82' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 338 'partselect' 'trunc_ln22_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln22_3 = bitcast i32 %trunc_ln22_7" [../src/ban_s3.cpp:22]   --->   Operation 339 'bitcast' 'bitcast_ln22_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [2/2] (2.82ns)   --->   "%tmp_84 = fcmp_oeq  i32 %bitcast_ln22_3, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 340 'fcmp' 'tmp_84' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln22_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 341 'partselect' 'trunc_ln22_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%bitcast_ln22_7 = bitcast i32 %trunc_ln22_11" [../src/ban_s3.cpp:22]   --->   Operation 342 'bitcast' 'bitcast_ln22_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [2/2] (2.82ns)   --->   "%tmp_86 = fcmp_oeq  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 343 'fcmp' 'tmp_86' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [2/2] (2.82ns)   --->   "%tmp_87 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 344 'fcmp' 'tmp_87' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [2/2] (2.82ns)   --->   "%tmp_88 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 345 'fcmp' 'tmp_88' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 346 [2/2] (2.82ns)   --->   "%tmp_89 = fcmp_olt  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 346 'fcmp' 'tmp_89' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 347 [2/2] (2.82ns)   --->   "%tmp_90 = fcmp_olt  i32 %bitcast_ln22_3, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 347 'fcmp' 'tmp_90' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [2/2] (2.82ns)   --->   "%tmp_91 = fcmp_olt  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 348 'fcmp' 'tmp_91' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 349 [2/2] (2.82ns)   --->   "%tmp_92 = fcmp_ole  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 349 'fcmp' 'tmp_92' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 56> <Delay = 6.70>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln22_21 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:22]   --->   Operation 350 'trunc' 'trunc_ln22_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (1.26ns)   --->   "%icmp_ln22_2 = icmp_ne  i32 %trunc_ln22_21, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 351 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 352 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln22_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 353 'partselect' 'trunc_ln22_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln22_11 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 354 'bitcast' 'bitcast_ln22_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_11, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 355 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln22_23 = trunc i32 %bitcast_ln22_11" [../src/ban_s3.cpp:22]   --->   Operation 356 'trunc' 'trunc_ln22_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.86ns)   --->   "%icmp_ln22_4 = icmp_ne  i8 %tmp_79, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 357 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 358 [1/1] (1.21ns)   --->   "%icmp_ln22_5 = icmp_eq  i23 %trunc_ln22_s, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 358 'icmp' 'icmp_ln22_5' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/1] (0.48ns)   --->   "%or_ln22_2 = or i1 %icmp_ln22_5, i1 %icmp_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 359 'or' 'or_ln22_2' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/1] (0.86ns)   --->   "%icmp_ln22_6 = icmp_ne  i8 %tmp_80, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 360 'icmp' 'icmp_ln22_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 361 [1/1] (1.21ns)   --->   "%icmp_ln22_7 = icmp_eq  i23 %trunc_ln22_23, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 361 'icmp' 'icmp_ln22_7' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 362 [1/1] (0.48ns)   --->   "%or_ln22_3 = or i1 %icmp_ln22_7, i1 %icmp_ln22_6" [../src/ban_s3.cpp:22]   --->   Operation 362 'or' 'or_ln22_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 363 [1/1] (0.48ns)   --->   "%and_ln22 = and i1 %or_ln22_2, i1 %or_ln22_3" [../src/ban_s3.cpp:22]   --->   Operation 363 'and' 'and_ln22' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 364 [1/2] (2.82ns)   --->   "%tmp_81 = fcmp_oeq  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 364 'fcmp' 'tmp_81' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 365 [1/1] (0.48ns)   --->   "%and_ln22_1 = and i1 %and_ln22, i1 %tmp_81" [../src/ban_s3.cpp:22]   --->   Operation 365 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln22)   --->   "%xor_ln22 = xor i1 %and_ln22_1, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 366 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln22 = or i1 %icmp_ln22_2, i1 %xor_ln22" [../src/ban_s3.cpp:22]   --->   Operation 367 'or' 'or_ln22' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%pl_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:226]   --->   Operation 368 'bitselect' 'pl_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (1.26ns)   --->   "%icmp_ln230_2 = icmp_slt  i32 %trunc_ln22_21, i32 1" [../src/ban_s3.cpp:230]   --->   Operation 369 'icmp' 'icmp_ln230_2' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [1/2] (2.82ns)   --->   "%tmp_82 = fcmp_olt  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 370 'fcmp' 'tmp_82' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.48ns)   --->   "%and_ln230_22 = and i1 %or_ln22_2, i1 %tmp_82" [../src/ban_s3.cpp:230]   --->   Operation 371 'and' 'and_ln230_22' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 372 [1/1] (0.48ns)   --->   "%xor_ln230_6 = xor i1 %and_ln230_22, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 372 'xor' 'xor_ln230_6' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_31)   --->   "%or_ln230_2 = or i1 %icmp_ln230_2, i1 %xor_ln230_6" [../src/ban_s3.cpp:230]   --->   Operation 373 'or' 'or_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 374 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln22_15 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 375 'partselect' 'trunc_ln22_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.86ns)   --->   "%icmp_ln22_8 = icmp_ne  i8 %tmp_83, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 376 'icmp' 'icmp_ln22_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 377 [1/1] (1.21ns)   --->   "%icmp_ln22_9 = icmp_eq  i23 %trunc_ln22_15, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 377 'icmp' 'icmp_ln22_9' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 378 [1/1] (0.48ns)   --->   "%or_ln22_4 = or i1 %icmp_ln22_9, i1 %icmp_ln22_8" [../src/ban_s3.cpp:22]   --->   Operation 378 'or' 'or_ln22_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 379 [1/2] (2.82ns)   --->   "%tmp_84 = fcmp_oeq  i32 %bitcast_ln22_3, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 379 'fcmp' 'tmp_84' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [1/1] (0.48ns)   --->   "%and_ln22_2 = and i1 %or_ln22_4, i1 %tmp_84" [../src/ban_s3.cpp:22]   --->   Operation 380 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [1/1] (0.48ns)   --->   "%xor_ln22_1 = xor i1 %and_ln22_2, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 381 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 382 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln22_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 383 'partselect' 'trunc_ln22_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.86ns)   --->   "%icmp_ln22_10 = icmp_ne  i8 %tmp_85, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 384 'icmp' 'icmp_ln22_10' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [1/1] (1.21ns)   --->   "%icmp_ln22_11 = icmp_eq  i23 %trunc_ln22_17, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 385 'icmp' 'icmp_ln22_11' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [1/1] (0.48ns)   --->   "%or_ln22_5 = or i1 %icmp_ln22_11, i1 %icmp_ln22_10" [../src/ban_s3.cpp:22]   --->   Operation 386 'or' 'or_ln22_5' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [1/2] (2.82ns)   --->   "%tmp_86 = fcmp_oeq  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 387 'fcmp' 'tmp_86' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [1/1] (0.48ns)   --->   "%and_ln22_3 = and i1 %or_ln22_5, i1 %tmp_86" [../src/ban_s3.cpp:22]   --->   Operation 388 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 389 [1/2] (2.82ns)   --->   "%tmp_87 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 389 'fcmp' 'tmp_87' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 390 [1/1] (0.48ns)   --->   "%and_ln230_23 = and i1 %or_ln22_3, i1 %tmp_87" [../src/ban_s3.cpp:230]   --->   Operation 390 'and' 'and_ln230_23' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_34)   --->   "%xor_ln230_7 = xor i1 %and_ln230_23, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 391 'xor' 'xor_ln230_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 392 [1/2] (2.82ns)   --->   "%tmp_88 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 392 'fcmp' 'tmp_88' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 393 [1/1] (0.48ns)   --->   "%and_ln230_24 = and i1 %or_ln22_3, i1 %tmp_88" [../src/ban_s3.cpp:230]   --->   Operation 393 'and' 'and_ln230_24' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_34)   --->   "%xor_ln230_8 = xor i1 %and_ln230_24, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 394 'xor' 'xor_ln230_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_34)   --->   "%or_ln230_6 = or i1 %xor_ln230_6, i1 %xor_ln230_8" [../src/ban_s3.cpp:230]   --->   Operation 395 'or' 'or_ln230_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_34)   --->   "%and_ln230_2 = and i1 %or_ln230_6, i1 %xor_ln230_7" [../src/ban_s3.cpp:230]   --->   Operation 396 'and' 'and_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_20)   --->   "%and_ln230_25 = and i1 %and_ln230_22, i1 %and_ln230_24" [../src/ban_s3.cpp:230]   --->   Operation 397 'and' 'and_ln230_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230_20 = or i1 %and_ln230_23, i1 %and_ln230_25" [../src/ban_s3.cpp:230]   --->   Operation 398 'or' 'or_ln230_20' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln230)   --->   "%or_ln230_7 = or i1 %icmp_ln22_2, i1 %or_ln230_20" [../src/ban_s3.cpp:230]   --->   Operation 399 'or' 'or_ln230_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 400 [1/2] (2.82ns)   --->   "%tmp_89 = fcmp_olt  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 400 'fcmp' 'tmp_89' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [1/1] (0.48ns)   --->   "%and_ln230_26 = and i1 %and_ln22, i1 %tmp_89" [../src/ban_s3.cpp:230]   --->   Operation 401 'and' 'and_ln230_26' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/2] (2.82ns)   --->   "%tmp_90 = fcmp_olt  i32 %bitcast_ln22_3, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 402 'fcmp' 'tmp_90' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.48ns)   --->   "%and_ln230_27 = and i1 %or_ln22_4, i1 %tmp_90" [../src/ban_s3.cpp:230]   --->   Operation 403 'and' 'and_ln230_27' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [1/2] (2.82ns)   --->   "%tmp_91 = fcmp_olt  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 404 'fcmp' 'tmp_91' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_21)   --->   "%and_ln230_28 = and i1 %or_ln22_5, i1 %tmp_91" [../src/ban_s3.cpp:230]   --->   Operation 405 'and' 'and_ln230_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 406 [1/1] (0.48ns)   --->   "%xor_ln22_2 = xor i1 %icmp_ln22_2, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 406 'xor' 'xor_ln22_2' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [1/1] (0.48ns)   --->   "%and_ln22_4 = and i1 %and_ln22_1, i1 %xor_ln22_2" [../src/ban_s3.cpp:22]   --->   Operation 407 'and' 'and_ln22_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_22)   --->   "%and_ln22_5 = and i1 %and_ln22_2, i1 %and_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 408 'and' 'and_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_22)   --->   "%and_ln22_6 = and i1 %and_ln22_3, i1 %and_ln22_5" [../src/ban_s3.cpp:22]   --->   Operation 409 'and' 'and_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_21)   --->   "%xor_ln230_9 = xor i1 %icmp_ln230_2, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 410 'xor' 'xor_ln230_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_21)   --->   "%and_ln230_29 = and i1 %and_ln230_22, i1 %xor_ln230_9" [../src/ban_s3.cpp:230]   --->   Operation 411 'and' 'and_ln230_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_21)   --->   "%and_ln230_30 = and i1 %or_ln22, i1 %and_ln230_29" [../src/ban_s3.cpp:230]   --->   Operation 412 'and' 'and_ln230_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230_21 = or i1 %and_ln230_28, i1 %and_ln230_30" [../src/ban_s3.cpp:230]   --->   Operation 413 'or' 'or_ln230_21' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 414 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230_22 = or i1 %or_ln230_21, i1 %and_ln22_6" [../src/ban_s3.cpp:230]   --->   Operation 414 'or' 'or_ln230_22' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_31 = and i1 %or_ln22, i1 %or_ln230_2" [../src/ban_s3.cpp:230]   --->   Operation 415 'and' 'and_ln230_31' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/1] (0.48ns)   --->   "%and_ln226_1 = and i1 %and_ln230_31, i1 %pl_2" [../src/ban_s3.cpp:226]   --->   Operation 416 'and' 'and_ln226_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln230)   --->   "%and_ln230_32 = and i1 %and_ln226_1, i1 %or_ln230_7" [../src/ban_s3.cpp:230]   --->   Operation 417 'and' 'and_ln230_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln230 = select i1 %and_ln230_32, i1 %or_ln230_20, i1 %or_ln230_22" [../src/ban_s3.cpp:230]   --->   Operation 418 'select' 'select_ln230' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%xor_ln22_3 = xor i1 %and_ln22_3, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 419 'xor' 'xor_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%or_ln22_6 = or i1 %xor_ln22_1, i1 %xor_ln22_3" [../src/ban_s3.cpp:22]   --->   Operation 420 'or' 'or_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%and_ln22_8 = and i1 %or_ln22_6, i1 %and_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 421 'and' 'and_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%xor_ln226_1 = xor i1 %pl_2, i1 1" [../src/ban_s3.cpp:226]   --->   Operation 422 'xor' 'xor_ln226_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%and_ln226_2 = and i1 %and_ln230_31, i1 %xor_ln226_1" [../src/ban_s3.cpp:226]   --->   Operation 423 'and' 'and_ln226_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 424 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln226 = or i1 %and_ln22_8, i1 %and_ln226_2" [../src/ban_s3.cpp:226]   --->   Operation 424 'or' 'or_ln226' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_24)   --->   "%and_ln226_3 = and i1 %icmp_ln22_2, i1 %or_ln226" [../src/ban_s3.cpp:226]   --->   Operation 425 'and' 'and_ln226_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_24)   --->   "%xor_ln226_2 = xor i1 %and_ln226_3, i1 1" [../src/ban_s3.cpp:226]   --->   Operation 426 'xor' 'xor_ln226_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_24)   --->   "%and_ln226_4 = and i1 %select_ln230, i1 %xor_ln226_2" [../src/ban_s3.cpp:226]   --->   Operation 427 'and' 'and_ln226_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_23)   --->   "%and_ln226_5 = and i1 %or_ln226, i1 %xor_ln22_2" [../src/ban_s3.cpp:226]   --->   Operation 428 'and' 'and_ln226_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_34)   --->   "%and_ln230_33 = and i1 %and_ln226_1, i1 %xor_ln22_2" [../src/ban_s3.cpp:230]   --->   Operation 429 'and' 'and_ln230_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 430 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_34 = and i1 %and_ln230_33, i1 %and_ln230_2" [../src/ban_s3.cpp:230]   --->   Operation 430 'and' 'and_ln230_34' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 431 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230_23 = or i1 %and_ln226_5, i1 %and_ln230_34" [../src/ban_s3.cpp:230]   --->   Operation 431 'or' 'or_ln230_23' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_24)   --->   "%and_ln230_35 = and i1 %and_ln230_26, i1 %or_ln230_23" [../src/ban_s3.cpp:230]   --->   Operation 432 'and' 'and_ln230_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230_24 = or i1 %and_ln230_35, i1 %and_ln226_4" [../src/ban_s3.cpp:230]   --->   Operation 433 'or' 'or_ln230_24' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 434 [1/2] (2.82ns)   --->   "%tmp_92 = fcmp_ole  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 434 'fcmp' 'tmp_92' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_37)   --->   "%and_ln230_36 = and i1 %and_ln22, i1 %tmp_92" [../src/ban_s3.cpp:230]   --->   Operation 435 'and' 'and_ln230_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_37)   --->   "%xor_ln230_10 = xor i1 %or_ln230_23, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 436 'xor' 'xor_ln230_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_37)   --->   "%or_ln230_25 = or i1 %and_ln230_36, i1 %xor_ln230_10" [../src/ban_s3.cpp:230]   --->   Operation 437 'or' 'or_ln230_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 438 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_37 = and i1 %or_ln230_24, i1 %or_ln230_25" [../src/ban_s3.cpp:230]   --->   Operation 438 'and' 'and_ln230_37' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_38)   --->   "%xor_ln230_11 = xor i1 %and_ln230_26, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 439 'xor' 'xor_ln230_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_38 = and i1 %and_ln22_1, i1 %xor_ln230_11" [../src/ban_s3.cpp:230]   --->   Operation 440 'and' 'and_ln230_38' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 57> <Delay = 1.52>
ST_14 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86)   --->   "%and_ln230_39 = and i1 %and_ln230_27, i1 %or_ln230_23" [../src/ban_s3.cpp:230]   --->   Operation 441 'and' 'and_ln230_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86)   --->   "%and_ln230_40 = and i1 %and_ln230_39, i1 %and_ln230_38" [../src/ban_s3.cpp:230]   --->   Operation 442 'and' 'and_ln230_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86)   --->   "%or_ln230_26 = or i1 %and_ln230_40, i1 %and_ln230_37" [../src/ban_s3.cpp:230]   --->   Operation 443 'or' 'or_ln230_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%xor_ln230_12 = xor i1 %and_ln230_27, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 444 'xor' 'xor_ln230_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%and_ln230_41 = and i1 %and_ln230_38, i1 %xor_ln230_12" [../src/ban_s3.cpp:230]   --->   Operation 445 'and' 'and_ln230_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%and_ln230_42 = and i1 %or_ln230_23, i1 %xor_ln22_1" [../src/ban_s3.cpp:230]   --->   Operation 446 'and' 'and_ln230_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%and_ln230_43 = and i1 %and_ln230_42, i1 %and_ln230_41" [../src/ban_s3.cpp:230]   --->   Operation 447 'and' 'and_ln230_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 448 [1/1] (0.48ns) (out node of the LUT)   --->   "%xor_ln86 = xor i1 %or_ln230_26, i1 1" [../src/ban_s3.h:86]   --->   Operation 448 'xor' 'xor_ln86' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 449 [1/1] (0.48ns) (out node of the LUT)   --->   "%out_l_3 = or i1 %and_ln230_43, i1 %xor_ln86" [../src/ban_s3.h:86]   --->   Operation 449 'or' 'out_l_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 450 [1/1] (1.52ns)   --->   "%br_ln91 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:91]   --->   Operation 450 'br' 'br_ln91' <Predicate = true> <Delay = 1.52>

State 15 <SV = 52> <Delay = 2.82>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln227_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:227]   --->   Operation 451 'partselect' 'trunc_ln227_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln227_1 = bitcast i32 %trunc_ln227_1" [../src/ban_s3.cpp:227]   --->   Operation 452 'bitcast' 'bitcast_ln227_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 453 [2/2] (2.82ns)   --->   "%tmp_78 = fcmp_olt  i32 %bitcast_ln227_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 453 'fcmp' 'tmp_78' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 53> <Delay = 5.32>
ST_16 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:225]   --->   Operation 454 'trunc' 'trunc_ln225_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 455 [1/1] (0.00ns)   --->   "%pl_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:226]   --->   Operation 455 'bitselect' 'pl_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 456 [1/1] (1.26ns)   --->   "%icmp_ln230_1 = icmp_slt  i32 %trunc_ln225_1, i32 1" [../src/ban_s3.cpp:230]   --->   Operation 456 'icmp' 'icmp_ln230_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:230]   --->   Operation 457 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln230_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:230]   --->   Operation 458 'partselect' 'trunc_ln230_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (0.86ns)   --->   "%icmp_ln230_14 = icmp_ne  i8 %tmp_77, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 459 'icmp' 'icmp_ln230_14' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 460 [1/1] (1.21ns)   --->   "%icmp_ln230_15 = icmp_eq  i23 %trunc_ln230_9, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 460 'icmp' 'icmp_ln230_15' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 461 [1/1] (0.48ns)   --->   "%or_ln230_19 = or i1 %icmp_ln230_15, i1 %icmp_ln230_14" [../src/ban_s3.cpp:230]   --->   Operation 461 'or' 'or_ln230_19' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 462 [1/2] (2.82ns)   --->   "%tmp_78 = fcmp_olt  i32 %bitcast_ln227_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 462 'fcmp' 'tmp_78' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 463 [1/1] (0.48ns)   --->   "%and_ln230_21 = and i1 %or_ln230_19, i1 %tmp_78" [../src/ban_s3.cpp:230]   --->   Operation 463 'and' 'and_ln230_21' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_1)   --->   "%xor_ln230_5 = xor i1 %and_ln230_21, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 464 'xor' 'xor_ln230_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 465 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230_1 = or i1 %icmp_ln230_1, i1 %xor_ln230_5" [../src/ban_s3.cpp:230]   --->   Operation 465 'or' 'or_ln230_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 466 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %or_ln230_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 466 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>
ST_16 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %pl_1, void, void" [../src/ban_s3.cpp:230]   --->   Operation 467 'br' 'br_ln230' <Predicate = (or_ln230_1)> <Delay = 0.00>
ST_16 : Operation 468 [1/1] (1.26ns)   --->   "%icmp_ln230_5 = icmp_eq  i32 %trunc_ln225_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 468 'icmp' 'icmp_ln230_5' <Predicate = (or_ln230_1 & !pl_1)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 469 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %icmp_ln230_5, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 469 'br' 'br_ln230' <Predicate = (or_ln230_1 & !pl_1)> <Delay = 1.52>
ST_16 : Operation 470 [2/2] (2.82ns)   --->   "%tmp_155 = fcmp_olt  i32 %bitcast_ln227_1, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 470 'fcmp' 'tmp_155' <Predicate = (or_ln230_1 & !pl_1 & icmp_ln230_5)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 471 [2/2] (2.82ns)   --->   "%tmp_138 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 471 'fcmp' 'tmp_138' <Predicate = (or_ln230_1 & pl_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 472 [2/2] (2.82ns)   --->   "%tmp_139 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 472 'fcmp' 'tmp_139' <Predicate = (or_ln230_1 & pl_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 54> <Delay = 4.83>
ST_17 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln230_8 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 473 'bitcast' 'bitcast_ln230_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln230_8, i32 23, i32 30" [../src/ban_s3.cpp:230]   --->   Operation 474 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln230_10 = trunc i32 %bitcast_ln230_8" [../src/ban_s3.cpp:230]   --->   Operation 475 'trunc' 'trunc_ln230_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 476 [1/1] (0.86ns)   --->   "%icmp_ln230_18 = icmp_ne  i8 %tmp_154, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 476 'icmp' 'icmp_ln230_18' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 477 [1/1] (1.21ns)   --->   "%icmp_ln230_19 = icmp_eq  i23 %trunc_ln230_10, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 477 'icmp' 'icmp_ln230_19' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_48)   --->   "%or_ln230_29 = or i1 %icmp_ln230_19, i1 %icmp_ln230_18" [../src/ban_s3.cpp:230]   --->   Operation 478 'or' 'or_ln230_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 479 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_48 = and i1 %or_ln230_19, i1 %or_ln230_29" [../src/ban_s3.cpp:230]   --->   Operation 479 'and' 'and_ln230_48' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 480 [1/2] (2.82ns)   --->   "%tmp_155 = fcmp_olt  i32 %bitcast_ln227_1, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 480 'fcmp' 'tmp_155' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 481 [1/1] (0.48ns)   --->   "%and_ln230_49 = and i1 %and_ln230_48, i1 %tmp_155" [../src/ban_s3.cpp:230]   --->   Operation 481 'and' 'and_ln230_49' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 482 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %and_ln230_49, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 482 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>
ST_17 : Operation 483 [2/2] (2.82ns)   --->   "%tmp_166 = fcmp_oeq  i32 %bitcast_ln227_1, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 483 'fcmp' 'tmp_166' <Predicate = (!and_ln230_49)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 55> <Delay = 4.83>
ST_18 : Operation 484 [1/2] (2.82ns)   --->   "%tmp_166 = fcmp_oeq  i32 %bitcast_ln227_1, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 484 'fcmp' 'tmp_166' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 485 [1/1] (0.48ns)   --->   "%and_ln230_53 = and i1 %and_ln230_48, i1 %tmp_166" [../src/ban_s3.cpp:230]   --->   Operation 485 'and' 'and_ln230_53' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 486 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %and_ln230_53, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 486 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln230_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:230]   --->   Operation 487 'partselect' 'trunc_ln230_1' <Predicate = (and_ln230_53)> <Delay = 0.00>
ST_18 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln230_1 = bitcast i32 %trunc_ln230_1" [../src/ban_s3.cpp:230]   --->   Operation 488 'bitcast' 'bitcast_ln230_1' <Predicate = (and_ln230_53)> <Delay = 0.00>
ST_18 : Operation 489 [2/2] (2.82ns)   --->   "%tmp_169 = fcmp_olt  i32 %bitcast_ln230_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 489 'fcmp' 'tmp_169' <Predicate = (and_ln230_53)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 56> <Delay = 4.83>
ST_19 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:230]   --->   Operation 490 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln230_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:230]   --->   Operation 491 'partselect' 'trunc_ln230_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 492 [1/1] (0.86ns)   --->   "%icmp_ln230_20 = icmp_ne  i8 %tmp_168, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 492 'icmp' 'icmp_ln230_20' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 493 [1/1] (1.21ns)   --->   "%icmp_ln230_21 = icmp_eq  i23 %trunc_ln230_11, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 493 'icmp' 'icmp_ln230_21' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 494 [1/1] (0.48ns)   --->   "%or_ln230_31 = or i1 %icmp_ln230_21, i1 %icmp_ln230_20" [../src/ban_s3.cpp:230]   --->   Operation 494 'or' 'or_ln230_31' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 495 [1/2] (2.82ns)   --->   "%tmp_169 = fcmp_olt  i32 %bitcast_ln230_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 495 'fcmp' 'tmp_169' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 496 [1/1] (0.48ns)   --->   "%and_ln230_55 = and i1 %or_ln230_31, i1 %tmp_169" [../src/ban_s3.cpp:230]   --->   Operation 496 'and' 'and_ln230_55' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 497 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %and_ln230_55, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 497 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>
ST_19 : Operation 498 [2/2] (2.82ns)   --->   "%tmp_170 = fcmp_oeq  i32 %bitcast_ln230_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 498 'fcmp' 'tmp_170' <Predicate = (!and_ln230_55)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 57> <Delay = 4.83>
ST_20 : Operation 499 [1/2] (2.82ns)   --->   "%tmp_170 = fcmp_oeq  i32 %bitcast_ln230_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 499 'fcmp' 'tmp_170' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 500 [1/1] (0.48ns)   --->   "%and_ln230_56 = and i1 %or_ln230_31, i1 %tmp_170" [../src/ban_s3.cpp:230]   --->   Operation 500 'and' 'and_ln230_56' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 501 [1/1] (1.52ns)   --->   "%br_ln230 = br i1 %and_ln230_56, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 501 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>
ST_20 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln230_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:230]   --->   Operation 502 'partselect' 'trunc_ln230_3' <Predicate = (and_ln230_56)> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln230_3 = bitcast i32 %trunc_ln230_3" [../src/ban_s3.cpp:230]   --->   Operation 503 'bitcast' 'bitcast_ln230_3' <Predicate = (and_ln230_56)> <Delay = 0.00>
ST_20 : Operation 504 [2/2] (2.82ns)   --->   "%tmp_174 = fcmp_olt  i32 %bitcast_ln230_3, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 504 'fcmp' 'tmp_174' <Predicate = (and_ln230_56)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 58> <Delay = 3.30>
ST_21 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:230]   --->   Operation 505 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln230_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:230]   --->   Operation 506 'partselect' 'trunc_ln230_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 507 [1/1] (0.86ns)   --->   "%icmp_ln230_24 = icmp_ne  i8 %tmp_173, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 507 'icmp' 'icmp_ln230_24' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 508 [1/1] (1.21ns)   --->   "%icmp_ln230_25 = icmp_eq  i23 %trunc_ln230_13, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 508 'icmp' 'icmp_ln230_25' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_58)   --->   "%or_ln230_33 = or i1 %icmp_ln230_25, i1 %icmp_ln230_24" [../src/ban_s3.cpp:230]   --->   Operation 509 'or' 'or_ln230_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 510 [1/2] (2.82ns)   --->   "%tmp_174 = fcmp_olt  i32 %bitcast_ln230_3, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 510 'fcmp' 'tmp_174' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 511 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_58 = and i1 %or_ln230_33, i1 %tmp_174" [../src/ban_s3.cpp:230]   --->   Operation 511 'and' 'and_ln230_58' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 512 [1/1] (1.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 512 'br' 'br_ln0' <Predicate = true> <Delay = 1.52>

State 22 <SV = 54> <Delay = 3.30>
ST_22 : Operation 513 [1/1] (0.00ns)   --->   "%bitcast_ln230_6 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 513 'bitcast' 'bitcast_ln230_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln230_6, i32 23, i32 30" [../src/ban_s3.cpp:230]   --->   Operation 514 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln230_6 = trunc i32 %bitcast_ln230_6" [../src/ban_s3.cpp:230]   --->   Operation 515 'trunc' 'trunc_ln230_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 516 [1/1] (0.86ns)   --->   "%icmp_ln230_16 = icmp_ne  i8 %tmp_137, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 516 'icmp' 'icmp_ln230_16' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 517 [1/1] (1.21ns)   --->   "%icmp_ln230_17 = icmp_eq  i23 %trunc_ln230_6, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 517 'icmp' 'icmp_ln230_17' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 518 [1/1] (0.48ns)   --->   "%or_ln230_27 = or i1 %icmp_ln230_17, i1 %icmp_ln230_16" [../src/ban_s3.cpp:230]   --->   Operation 518 'or' 'or_ln230_27' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 519 [1/2] (2.82ns)   --->   "%tmp_138 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 519 'fcmp' 'tmp_138' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_28)   --->   "%and_ln230_45 = and i1 %or_ln230_27, i1 %tmp_138" [../src/ban_s3.cpp:230]   --->   Operation 520 'and' 'and_ln230_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 521 [1/2] (2.82ns)   --->   "%tmp_139 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 521 'fcmp' 'tmp_139' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_28)   --->   "%and_ln230_46 = and i1 %or_ln230_27, i1 %tmp_139" [../src/ban_s3.cpp:230]   --->   Operation 522 'and' 'and_ln230_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_28)   --->   "%and_ln230_47 = and i1 %and_ln230_21, i1 %and_ln230_46" [../src/ban_s3.cpp:230]   --->   Operation 523 'and' 'and_ln230_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 524 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230_28 = or i1 %and_ln230_45, i1 %and_ln230_47" [../src/ban_s3.cpp:230]   --->   Operation 524 'or' 'or_ln230_28' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 525 [1/1] (1.52ns)   --->   "%br_ln230 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 525 'br' 'br_ln230' <Predicate = true> <Delay = 1.52>

State 23 <SV = 1> <Delay = 4.83>
ST_23 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 526 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln22_20 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 527 'partselect' 'trunc_ln22_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 528 [1/1] (0.00ns)   --->   "%bitcast_ln22_14 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 528 'bitcast' 'bitcast_ln22_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_14, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 529 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln22_33 = trunc i32 %bitcast_ln22_14" [../src/ban_s3.cpp:22]   --->   Operation 530 'trunc' 'trunc_ln22_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 531 [1/1] (0.86ns)   --->   "%icmp_ln22_20 = icmp_ne  i8 %tmp_113, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 531 'icmp' 'icmp_ln22_20' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 532 [1/1] (1.21ns)   --->   "%icmp_ln22_21 = icmp_eq  i23 %trunc_ln22_20, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 532 'icmp' 'icmp_ln22_21' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_14)   --->   "%or_ln22_11 = or i1 %icmp_ln22_21, i1 %icmp_ln22_20" [../src/ban_s3.cpp:22]   --->   Operation 533 'or' 'or_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 534 [1/1] (0.86ns)   --->   "%icmp_ln22_22 = icmp_ne  i8 %tmp_114, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 534 'icmp' 'icmp_ln22_22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 535 [1/1] (1.21ns)   --->   "%icmp_ln22_23 = icmp_eq  i23 %trunc_ln22_33, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 535 'icmp' 'icmp_ln22_23' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_14)   --->   "%or_ln22_12 = or i1 %icmp_ln22_23, i1 %icmp_ln22_22" [../src/ban_s3.cpp:22]   --->   Operation 536 'or' 'or_ln22_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_14)   --->   "%and_ln22_13 = and i1 %or_ln22_11, i1 %or_ln22_12" [../src/ban_s3.cpp:22]   --->   Operation 537 'and' 'and_ln22_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 538 [1/2] (2.82ns)   --->   "%tmp_115 = fcmp_oeq  i32 %bitcast_ln22_2, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 538 'fcmp' 'tmp_115' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 539 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_14 = and i1 %and_ln22_13, i1 %tmp_115" [../src/ban_s3.cpp:22]   --->   Operation 539 'and' 'and_ln22_14' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 540 [1/1] (1.52ns)   --->   "%br_ln22 = br i1 %and_ln22_14, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 540 'br' 'br_ln22' <Predicate = true> <Delay = 1.52>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln22_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 541 'partselect' 'trunc_ln22_10' <Predicate = (and_ln22_14)> <Delay = 0.00>
ST_23 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln22_6 = bitcast i32 %trunc_ln22_10" [../src/ban_s3.cpp:22]   --->   Operation 542 'bitcast' 'bitcast_ln22_6' <Predicate = (and_ln22_14)> <Delay = 0.00>
ST_23 : Operation 543 [2/2] (2.82ns)   --->   "%tmp_136 = fcmp_oeq  i32 %bitcast_ln22_6, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 543 'fcmp' 'tmp_136' <Predicate = (and_ln22_14)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 2> <Delay = 4.83>
ST_24 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 544 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln22_25 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 545 'partselect' 'trunc_ln22_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 546 [1/1] (0.86ns)   --->   "%icmp_ln22_28 = icmp_ne  i8 %tmp_135, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 546 'icmp' 'icmp_ln22_28' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 547 [1/1] (1.21ns)   --->   "%icmp_ln22_29 = icmp_eq  i23 %trunc_ln22_25, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 547 'icmp' 'icmp_ln22_29' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_17)   --->   "%or_ln22_15 = or i1 %icmp_ln22_29, i1 %icmp_ln22_28" [../src/ban_s3.cpp:22]   --->   Operation 548 'or' 'or_ln22_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 549 [1/2] (2.82ns)   --->   "%tmp_136 = fcmp_oeq  i32 %bitcast_ln22_6, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 549 'fcmp' 'tmp_136' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 550 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_17 = and i1 %or_ln22_15, i1 %tmp_136" [../src/ban_s3.cpp:22]   --->   Operation 550 'and' 'and_ln22_17' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 551 [1/1] (1.52ns)   --->   "%br_ln22 = br i1 %and_ln22_17, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 551 'br' 'br_ln22' <Predicate = true> <Delay = 1.52>

State 25 <SV = 57> <Delay = 2.82>
ST_25 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln22_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 552 'partselect' 'trunc_ln22_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 553 [1/1] (0.00ns)   --->   "%bitcast_ln22_10 = bitcast i32 %trunc_ln22_14" [../src/ban_s3.cpp:22]   --->   Operation 553 'bitcast' 'bitcast_ln22_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 554 [2/2] (2.82ns)   --->   "%tmp_153 = fcmp_oeq  i32 %bitcast_ln22_10, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 554 'fcmp' 'tmp_153' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 58> <Delay = 3.30>
ST_26 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 555 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln22_28 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 556 'partselect' 'trunc_ln22_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 557 [1/1] (0.86ns)   --->   "%icmp_ln22_34 = icmp_ne  i8 %tmp_152, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 557 'icmp' 'icmp_ln22_34' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 558 [1/1] (1.21ns)   --->   "%icmp_ln22_35 = icmp_eq  i23 %trunc_ln22_28, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 558 'icmp' 'icmp_ln22_35' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_5)   --->   "%or_ln22_18 = or i1 %icmp_ln22_35, i1 %icmp_ln22_34" [../src/ban_s3.cpp:22]   --->   Operation 559 'or' 'or_ln22_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 560 [1/2] (2.82ns)   --->   "%tmp_153 = fcmp_oeq  i32 %bitcast_ln22_10, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 560 'fcmp' 'tmp_153' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_5)   --->   "%and_ln22_20 = and i1 %or_ln22_18, i1 %tmp_153" [../src/ban_s3.cpp:22]   --->   Operation 561 'and' 'and_ln22_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 562 [1/1] (0.48ns) (out node of the LUT)   --->   "%xor_ln22_5 = xor i1 %and_ln22_20, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 562 'xor' 'xor_ln22_5' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 563 [1/1] (1.52ns)   --->   "%br_ln22 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:22]   --->   Operation 563 'br' 'br_ln22' <Predicate = true> <Delay = 1.52>

State 27 <SV = 1> <Delay = 4.83>
ST_27 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 564 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln22_19 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 565 'partselect' 'trunc_ln22_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln22_13 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 566 'bitcast' 'bitcast_ln22_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_13, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 567 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln22_32 = trunc i32 %bitcast_ln22_13" [../src/ban_s3.cpp:22]   --->   Operation 568 'trunc' 'trunc_ln22_32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 569 [1/1] (0.86ns)   --->   "%icmp_ln22_16 = icmp_ne  i8 %tmp_110, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 569 'icmp' 'icmp_ln22_16' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 570 [1/1] (1.21ns)   --->   "%icmp_ln22_17 = icmp_eq  i23 %trunc_ln22_19, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 570 'icmp' 'icmp_ln22_17' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_12)   --->   "%or_ln22_9 = or i1 %icmp_ln22_17, i1 %icmp_ln22_16" [../src/ban_s3.cpp:22]   --->   Operation 571 'or' 'or_ln22_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 572 [1/1] (0.86ns)   --->   "%icmp_ln22_18 = icmp_ne  i8 %tmp_111, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 572 'icmp' 'icmp_ln22_18' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 573 [1/1] (1.21ns)   --->   "%icmp_ln22_19 = icmp_eq  i23 %trunc_ln22_32, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 573 'icmp' 'icmp_ln22_19' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_12)   --->   "%or_ln22_10 = or i1 %icmp_ln22_19, i1 %icmp_ln22_18" [../src/ban_s3.cpp:22]   --->   Operation 574 'or' 'or_ln22_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_12)   --->   "%and_ln22_11 = and i1 %or_ln22_9, i1 %or_ln22_10" [../src/ban_s3.cpp:22]   --->   Operation 575 'and' 'and_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 576 [1/2] (2.82ns)   --->   "%tmp_112 = fcmp_oeq  i32 %bitcast_ln22_1, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 576 'fcmp' 'tmp_112' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 577 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_12 = and i1 %and_ln22_11, i1 %tmp_112" [../src/ban_s3.cpp:22]   --->   Operation 577 'and' 'and_ln22_12' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 578 [1/1] (1.52ns)   --->   "%br_ln22 = br i1 %and_ln22_12, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 578 'br' 'br_ln22' <Predicate = true> <Delay = 1.52>
ST_27 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 579 'partselect' 'trunc_ln22_9' <Predicate = (and_ln22_12)> <Delay = 0.00>
ST_27 : Operation 580 [1/1] (0.00ns)   --->   "%bitcast_ln22_5 = bitcast i32 %trunc_ln22_9" [../src/ban_s3.cpp:22]   --->   Operation 580 'bitcast' 'bitcast_ln22_5' <Predicate = (and_ln22_12)> <Delay = 0.00>
ST_27 : Operation 581 [2/2] (2.82ns)   --->   "%tmp_134 = fcmp_oeq  i32 %bitcast_ln22_5, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 581 'fcmp' 'tmp_134' <Predicate = (and_ln22_12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 2> <Delay = 4.83>
ST_28 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 582 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln22_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 583 'partselect' 'trunc_ln22_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 584 [1/1] (0.86ns)   --->   "%icmp_ln22_26 = icmp_ne  i8 %tmp_133, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 584 'icmp' 'icmp_ln22_26' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 585 [1/1] (1.21ns)   --->   "%icmp_ln22_27 = icmp_eq  i23 %trunc_ln22_24, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 585 'icmp' 'icmp_ln22_27' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_16)   --->   "%or_ln22_14 = or i1 %icmp_ln22_27, i1 %icmp_ln22_26" [../src/ban_s3.cpp:22]   --->   Operation 586 'or' 'or_ln22_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 587 [1/2] (2.82ns)   --->   "%tmp_134 = fcmp_oeq  i32 %bitcast_ln22_5, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 587 'fcmp' 'tmp_134' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 588 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_16 = and i1 %or_ln22_14, i1 %tmp_134" [../src/ban_s3.cpp:22]   --->   Operation 588 'and' 'and_ln22_16' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 589 [1/1] (1.52ns)   --->   "%br_ln22 = br i1 %and_ln22_16, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 589 'br' 'br_ln22' <Predicate = true> <Delay = 1.52>

State 29 <SV = 57> <Delay = 2.82>
ST_29 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln22_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 590 'partselect' 'trunc_ln22_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 591 [1/1] (0.00ns)   --->   "%bitcast_ln22_9 = bitcast i32 %trunc_ln22_13" [../src/ban_s3.cpp:22]   --->   Operation 591 'bitcast' 'bitcast_ln22_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 592 [2/2] (2.82ns)   --->   "%tmp_151 = fcmp_oeq  i32 %bitcast_ln22_9, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 592 'fcmp' 'tmp_151' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 58> <Delay = 3.30>
ST_30 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 593 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln22_27 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 594 'partselect' 'trunc_ln22_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 595 [1/1] (0.86ns)   --->   "%icmp_ln22_32 = icmp_ne  i8 %tmp_150, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 595 'icmp' 'icmp_ln22_32' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 596 [1/1] (1.21ns)   --->   "%icmp_ln22_33 = icmp_eq  i23 %trunc_ln22_27, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 596 'icmp' 'icmp_ln22_33' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_19)   --->   "%or_ln22_17 = or i1 %icmp_ln22_33, i1 %icmp_ln22_32" [../src/ban_s3.cpp:22]   --->   Operation 597 'or' 'or_ln22_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 598 [1/2] (2.82ns)   --->   "%tmp_151 = fcmp_oeq  i32 %bitcast_ln22_9, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 598 'fcmp' 'tmp_151' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 599 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_19 = and i1 %or_ln22_17, i1 %tmp_151" [../src/ban_s3.cpp:22]   --->   Operation 599 'and' 'and_ln22_19' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 600 [1/1] (1.52ns)   --->   "%br_ln22 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:22]   --->   Operation 600 'br' 'br_ln22' <Predicate = true> <Delay = 1.52>

State 31 <SV = 46> <Delay = 7.28>
ST_31 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln339_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:339]   --->   Operation 601 'partselect' 'trunc_ln339_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 602 [1/1] (0.00ns)   --->   "%bitcast_ln339 = bitcast i32 %trunc_ln339_1" [../src/ban_s3.cpp:339]   --->   Operation 602 'bitcast' 'bitcast_ln339' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 603 [9/9] (7.28ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 603 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 47> <Delay = 7.28>
ST_32 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln339_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:339]   --->   Operation 604 'partselect' 'trunc_ln339_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 605 [1/1] (0.00ns)   --->   "%bitcast_ln339_1 = bitcast i32 %trunc_ln339_2" [../src/ban_s3.cpp:339]   --->   Operation 605 'bitcast' 'bitcast_ln339_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln339_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:339]   --->   Operation 606 'partselect' 'trunc_ln339_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 607 [1/1] (0.00ns)   --->   "%bitcast_ln339_2 = bitcast i32 %trunc_ln339_3" [../src/ban_s3.cpp:339]   --->   Operation 607 'bitcast' 'bitcast_ln339_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 608 [8/9] (7.28ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 608 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 609 [9/9] (7.28ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 609 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 610 [9/9] (7.28ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 610 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 48> <Delay = 7.28>
ST_33 : Operation 611 [7/9] (7.28ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 611 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 612 [8/9] (7.28ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 612 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 613 [8/9] (7.28ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 613 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 49> <Delay = 7.28>
ST_34 : Operation 614 [6/9] (7.28ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 614 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 615 [7/9] (7.28ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 615 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 616 [7/9] (7.28ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 616 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 50> <Delay = 7.28>
ST_35 : Operation 617 [5/9] (7.28ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 617 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 618 [6/9] (7.28ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 618 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 619 [6/9] (7.28ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 619 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 51> <Delay = 7.28>
ST_36 : Operation 620 [4/9] (7.28ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 620 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 621 [5/9] (7.28ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 621 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 622 [5/9] (7.28ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 622 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 52> <Delay = 7.28>
ST_37 : Operation 623 [3/9] (7.28ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 623 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 624 [4/9] (7.28ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 624 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 625 [4/9] (7.28ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 625 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 53> <Delay = 7.28>
ST_38 : Operation 626 [2/9] (7.28ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 626 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 627 [3/9] (7.28ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 627 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 628 [3/9] (7.28ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 628 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 54> <Delay = 7.28>
ST_39 : Operation 629 [1/9] (7.28ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 629 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 630 [2/9] (7.28ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 630 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 631 [2/9] (7.28ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 631 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 55> <Delay = 7.28>
ST_40 : Operation 632 [1/9] (7.28ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 632 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 633 [1/9] (7.28ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 633 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 634 [2/2] (2.82ns)   --->   "%tmp_76 = fcmp_oeq  i32 %res_num_2, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 634 'fcmp' 'tmp_76' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 56> <Delay = 4.83>
ST_41 : Operation 635 [1/1] (0.00ns)   --->   "%res_p_13 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:339]   --->   Operation 635 'trunc' 'res_p_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 636 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i32 %res_num_2" [../src/ban_s3.cpp:27]   --->   Operation 636 'bitcast' 'bitcast_ln27_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_3, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 637 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i32 %bitcast_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 638 'trunc' 'trunc_ln27_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 639 [1/1] (0.86ns)   --->   "%icmp_ln27_6 = icmp_ne  i8 %tmp_75, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 639 'icmp' 'icmp_ln27_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 640 [1/1] (1.21ns)   --->   "%icmp_ln27_7 = icmp_eq  i23 %trunc_ln27_3, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 640 'icmp' 'icmp_ln27_7' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_3)   --->   "%or_ln27_3 = or i1 %icmp_ln27_7, i1 %icmp_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 641 'or' 'or_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 642 [1/2] (2.82ns)   --->   "%tmp_76 = fcmp_oeq  i32 %res_num_2, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 642 'fcmp' 'tmp_76' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 643 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27_3 = and i1 %or_ln27_3, i1 %tmp_76" [../src/ban_s3.cpp:27]   --->   Operation 643 'and' 'and_ln27_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 644 [1/1] (1.52ns)   --->   "%br_ln27 = br i1 %and_ln27_3, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:27]   --->   Operation 644 'br' 'br_ln27' <Predicate = true> <Delay = 1.52>
ST_41 : Operation 645 [2/2] (2.82ns)   --->   "%tmp_109 = fcmp_oeq  i32 %res_num_3, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 645 'fcmp' 'tmp_109' <Predicate = (and_ln27_3)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 57> <Delay = 3.30>
ST_42 : Operation 646 [1/1] (0.00ns)   --->   "%bitcast_ln30_3 = bitcast i32 %res_num_3" [../src/ban_s3.cpp:30]   --->   Operation 646 'bitcast' 'bitcast_ln30_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30_3, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 647 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = trunc i32 %bitcast_ln30_3" [../src/ban_s3.cpp:30]   --->   Operation 648 'trunc' 'trunc_ln30_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 649 [1/1] (0.86ns)   --->   "%icmp_ln30_6 = icmp_ne  i8 %tmp_108, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 649 'icmp' 'icmp_ln30_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 650 [1/1] (1.21ns)   --->   "%icmp_ln30_7 = icmp_eq  i23 %trunc_ln30_3, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 650 'icmp' 'icmp_ln30_7' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_3)   --->   "%or_ln30_3 = or i1 %icmp_ln30_7, i1 %icmp_ln30_6" [../src/ban_s3.cpp:30]   --->   Operation 651 'or' 'or_ln30_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 652 [1/2] (2.82ns)   --->   "%tmp_109 = fcmp_oeq  i32 %res_num_3, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 652 'fcmp' 'tmp_109' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 653 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30_3 = and i1 %or_ln30_3, i1 %tmp_109" [../src/ban_s3.cpp:30]   --->   Operation 653 'and' 'and_ln30_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 654 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30_3, void, void" [../src/ban_s3.cpp:30]   --->   Operation 654 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 655 [2/2] (2.82ns)   --->   "%tmp_132 = fcmp_oeq  i32 %res_num_5, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 655 'fcmp' 'tmp_132' <Predicate = (and_ln30_3)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 58> <Delay = 1.52>
ST_43 : Operation 656 [1/1] (1.51ns)   --->   "%res_p_17 = add i32 %res_p_13, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 656 'add' 'res_p_17' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 657 [1/1] (1.52ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:35]   --->   Operation 657 'br' 'br_ln35' <Predicate = true> <Delay = 1.52>

State 44 <SV = 58> <Delay = 4.17>
ST_44 : Operation 658 [1/1] (0.00ns)   --->   "%bitcast_ln38_3 = bitcast i32 %res_num_5" [../src/ban_s3.cpp:38]   --->   Operation 658 'bitcast' 'bitcast_ln38_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38_3, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 659 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = trunc i32 %bitcast_ln38_3" [../src/ban_s3.cpp:38]   --->   Operation 660 'trunc' 'trunc_ln38_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 661 [1/1] (0.86ns)   --->   "%icmp_ln38_6 = icmp_ne  i8 %tmp_131, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 661 'icmp' 'icmp_ln38_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 662 [1/1] (1.21ns)   --->   "%icmp_ln38_7 = icmp_eq  i23 %trunc_ln38_3, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 662 'icmp' 'icmp_ln38_7' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_3)   --->   "%or_ln38_3 = or i1 %icmp_ln38_7, i1 %icmp_ln38_6" [../src/ban_s3.cpp:38]   --->   Operation 663 'or' 'or_ln38_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 664 [1/2] (2.82ns)   --->   "%tmp_132 = fcmp_oeq  i32 %res_num_5, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 664 'fcmp' 'tmp_132' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 665 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38_3 = and i1 %or_ln38_3, i1 %tmp_132" [../src/ban_s3.cpp:38]   --->   Operation 665 'and' 'and_ln38_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 666 [1/1] (1.51ns)   --->   "%res_p_16 = add i32 %res_p_13, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 666 'add' 'res_p_16' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 667 [1/1] (0.87ns)   --->   "%select_ln38_9 = select i1 %and_ln38_3, i32 %res_num_5, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 667 'select' 'select_ln38_9' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 668 [1/1] (0.87ns)   --->   "%select_ln38_10 = select i1 %and_ln38_3, i32 %res_num_2, i32 %res_num_5" [../src/ban_s3.cpp:38]   --->   Operation 668 'select' 'select_ln38_10' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 669 [1/1] (0.87ns)   --->   "%select_ln38_11 = select i1 %and_ln38_3, i32 0, i32 %res_p_16" [../src/ban_s3.cpp:38]   --->   Operation 669 'select' 'select_ln38_11' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 670 [1/1] (1.52ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:38]   --->   Operation 670 'br' 'br_ln38' <Predicate = true> <Delay = 1.52>

State 45 <SV = 52> <Delay = 7.05>
ST_45 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln323_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:323]   --->   Operation 671 'partselect' 'trunc_ln323_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 672 [1/1] (0.00ns)   --->   "%bitcast_ln323 = bitcast i32 %trunc_ln323_1" [../src/ban_s3.cpp:323]   --->   Operation 672 'bitcast' 'bitcast_ln323' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 673 [3/3] (7.05ns)   --->   "%res_num = fmul i32 %bitcast_ln323, i32 %f_op_read" [../src/ban_s3.cpp:325]   --->   Operation 673 'fmul' 'res_num' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 53> <Delay = 7.05>
ST_46 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln323_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:323]   --->   Operation 674 'partselect' 'trunc_ln323_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 675 [1/1] (0.00ns)   --->   "%bitcast_ln323_1 = bitcast i32 %trunc_ln323_2" [../src/ban_s3.cpp:323]   --->   Operation 675 'bitcast' 'bitcast_ln323_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln323_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:323]   --->   Operation 676 'partselect' 'trunc_ln323_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 677 [1/1] (0.00ns)   --->   "%bitcast_ln323_2 = bitcast i32 %trunc_ln323_3" [../src/ban_s3.cpp:323]   --->   Operation 677 'bitcast' 'bitcast_ln323_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 678 [2/3] (7.05ns)   --->   "%res_num = fmul i32 %bitcast_ln323, i32 %f_op_read" [../src/ban_s3.cpp:325]   --->   Operation 678 'fmul' 'res_num' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 679 [3/3] (7.05ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln323_1, i32 %f_op_read" [../src/ban_s3.cpp:326]   --->   Operation 679 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 680 [3/3] (7.05ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln323_2, i32 %f_op_read" [../src/ban_s3.cpp:327]   --->   Operation 680 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 54> <Delay = 7.05>
ST_47 : Operation 681 [1/3] (7.05ns)   --->   "%res_num = fmul i32 %bitcast_ln323, i32 %f_op_read" [../src/ban_s3.cpp:325]   --->   Operation 681 'fmul' 'res_num' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 682 [2/3] (7.05ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln323_1, i32 %f_op_read" [../src/ban_s3.cpp:326]   --->   Operation 682 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 683 [2/3] (7.05ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln323_2, i32 %f_op_read" [../src/ban_s3.cpp:327]   --->   Operation 683 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 55> <Delay = 7.05>
ST_48 : Operation 684 [1/3] (7.05ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln323_1, i32 %f_op_read" [../src/ban_s3.cpp:326]   --->   Operation 684 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 685 [1/3] (7.05ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln323_2, i32 %f_op_read" [../src/ban_s3.cpp:327]   --->   Operation 685 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 686 [2/2] (2.82ns)   --->   "%tmp_74 = fcmp_oeq  i32 %res_num, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 686 'fcmp' 'tmp_74' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 56> <Delay = 4.83>
ST_49 : Operation 687 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %b_op1_read" [../src/ban_s3.cpp:323]   --->   Operation 687 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 688 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast i32 %res_num" [../src/ban_s3.cpp:27]   --->   Operation 688 'bitcast' 'bitcast_ln27_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_2, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 689 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i32 %bitcast_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 690 'trunc' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 691 [1/1] (0.86ns)   --->   "%icmp_ln27_4 = icmp_ne  i8 %tmp_73, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 691 'icmp' 'icmp_ln27_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 692 [1/1] (1.21ns)   --->   "%icmp_ln27_5 = icmp_eq  i23 %trunc_ln27_2, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 692 'icmp' 'icmp_ln27_5' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%or_ln27_2 = or i1 %icmp_ln27_5, i1 %icmp_ln27_4" [../src/ban_s3.cpp:27]   --->   Operation 693 'or' 'or_ln27_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 694 [1/2] (2.82ns)   --->   "%tmp_74 = fcmp_oeq  i32 %res_num, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 694 'fcmp' 'tmp_74' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 695 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27_2 = and i1 %or_ln27_2, i1 %tmp_74" [../src/ban_s3.cpp:27]   --->   Operation 695 'and' 'and_ln27_2' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 696 [1/1] (1.52ns)   --->   "%br_ln27 = br i1 %and_ln27_2, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:27]   --->   Operation 696 'br' 'br_ln27' <Predicate = true> <Delay = 1.52>
ST_49 : Operation 697 [2/2] (2.82ns)   --->   "%tmp_107 = fcmp_oeq  i32 %res_num_1, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 697 'fcmp' 'tmp_107' <Predicate = (and_ln27_2)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 57> <Delay = 3.30>
ST_50 : Operation 698 [1/1] (0.00ns)   --->   "%bitcast_ln30_2 = bitcast i32 %res_num_1" [../src/ban_s3.cpp:30]   --->   Operation 698 'bitcast' 'bitcast_ln30_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30_2, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 699 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = trunc i32 %bitcast_ln30_2" [../src/ban_s3.cpp:30]   --->   Operation 700 'trunc' 'trunc_ln30_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 701 [1/1] (0.86ns)   --->   "%icmp_ln30_4 = icmp_ne  i8 %tmp_106, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 701 'icmp' 'icmp_ln30_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 702 [1/1] (1.21ns)   --->   "%icmp_ln30_5 = icmp_eq  i23 %trunc_ln30_2, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 702 'icmp' 'icmp_ln30_5' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_2)   --->   "%or_ln30_2 = or i1 %icmp_ln30_5, i1 %icmp_ln30_4" [../src/ban_s3.cpp:30]   --->   Operation 703 'or' 'or_ln30_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 704 [1/2] (2.82ns)   --->   "%tmp_107 = fcmp_oeq  i32 %res_num_1, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 704 'fcmp' 'tmp_107' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 705 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30_2 = and i1 %or_ln30_2, i1 %tmp_107" [../src/ban_s3.cpp:30]   --->   Operation 705 'and' 'and_ln30_2' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30_2, void, void" [../src/ban_s3.cpp:30]   --->   Operation 706 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 707 [2/2] (2.82ns)   --->   "%tmp_130 = fcmp_oeq  i32 %res_num_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 707 'fcmp' 'tmp_130' <Predicate = (and_ln30_2)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 58> <Delay = 1.52>
ST_51 : Operation 708 [1/1] (1.51ns)   --->   "%res_p_15 = add i32 %res_p, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 708 'add' 'res_p_15' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 709 [1/1] (1.52ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:35]   --->   Operation 709 'br' 'br_ln35' <Predicate = true> <Delay = 1.52>

State 52 <SV = 58> <Delay = 4.17>
ST_52 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln38_2 = bitcast i32 %res_num_4" [../src/ban_s3.cpp:38]   --->   Operation 710 'bitcast' 'bitcast_ln38_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38_2, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 711 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = trunc i32 %bitcast_ln38_2" [../src/ban_s3.cpp:38]   --->   Operation 712 'trunc' 'trunc_ln38_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 713 [1/1] (0.86ns)   --->   "%icmp_ln38_4 = icmp_ne  i8 %tmp_129, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 713 'icmp' 'icmp_ln38_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 714 [1/1] (1.21ns)   --->   "%icmp_ln38_5 = icmp_eq  i23 %trunc_ln38_2, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 714 'icmp' 'icmp_ln38_5' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%or_ln38_2 = or i1 %icmp_ln38_5, i1 %icmp_ln38_4" [../src/ban_s3.cpp:38]   --->   Operation 715 'or' 'or_ln38_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 716 [1/2] (2.82ns)   --->   "%tmp_130 = fcmp_oeq  i32 %res_num_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 716 'fcmp' 'tmp_130' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 717 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38_2 = and i1 %or_ln38_2, i1 %tmp_130" [../src/ban_s3.cpp:38]   --->   Operation 717 'and' 'and_ln38_2' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 718 [1/1] (1.51ns)   --->   "%res_p_14 = add i32 %res_p, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 718 'add' 'res_p_14' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 719 [1/1] (0.87ns)   --->   "%select_ln38_6 = select i1 %and_ln38_2, i32 %res_num_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 719 'select' 'select_ln38_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 720 [1/1] (0.87ns)   --->   "%select_ln38_7 = select i1 %and_ln38_2, i32 %res_num, i32 %res_num_4" [../src/ban_s3.cpp:38]   --->   Operation 720 'select' 'select_ln38_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 721 [1/1] (0.87ns)   --->   "%select_ln38_8 = select i1 %and_ln38_2, i32 0, i32 %res_p_14" [../src/ban_s3.cpp:38]   --->   Operation 721 'select' 'select_ln38_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 722 [1/1] (1.52ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:38]   --->   Operation 722 'br' 'br_ln38' <Predicate = true> <Delay = 1.52>

State 53 <SV = 55> <Delay = 0.52>
ST_53 : Operation 723 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast i32 %f_op_read" [../src/ban_s3.h:79]   --->   Operation 723 'bitcast' 'bitcast_ln79' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 724 [1/1] (0.52ns)   --->   "%xor_ln79 = xor i32 %bitcast_ln79, i32 2147483648" [../src/ban_s3.h:79]   --->   Operation 724 'xor' 'xor_ln79' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 56> <Delay = 7.30>
ST_54 : Operation 725 [1/1] (0.00ns)   --->   "%bitcast_ln79_1 = bitcast i32 %xor_ln79" [../src/ban_s3.h:79]   --->   Operation 725 'bitcast' 'bitcast_ln79_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 726 [2/2] (7.30ns)   --->   "%call_ret3 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln79_1" [../src/ban_s3.h:79]   --->   Operation 726 'call' 'call_ret3' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 57> <Delay = 7.27>
ST_55 : Operation 727 [1/2] (7.27ns)   --->   "%call_ret3 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln79_1" [../src/ban_s3.h:79]   --->   Operation 727 'call' 'call_ret3' <Predicate = true> <Delay = 7.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 728 [1/1] (0.00ns)   --->   "%out_b_p_5 = extractvalue i128 %call_ret3" [../src/ban_s3.h:79]   --->   Operation 728 'extractvalue' 'out_b_p_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 729 [1/1] (0.00ns)   --->   "%out_b_num_11 = extractvalue i128 %call_ret3" [../src/ban_s3.h:79]   --->   Operation 729 'extractvalue' 'out_b_num_11' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 730 [1/1] (0.00ns)   --->   "%out_b_num_10 = extractvalue i128 %call_ret3" [../src/ban_s3.h:79]   --->   Operation 730 'extractvalue' 'out_b_num_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 731 [1/1] (0.00ns)   --->   "%ref_tmp25_1_2 = extractvalue i128 %call_ret3" [../src/ban_s3.h:79]   --->   Operation 731 'extractvalue' 'ref_tmp25_1_2' <Predicate = true> <Delay = 0.00>

State 56 <SV = 58> <Delay = 1.52>
ST_56 : Operation 732 [1/1] (1.52ns)   --->   "%br_ln67 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:67]   --->   Operation 732 'br' 'br_ln67' <Predicate = true> <Delay = 1.52>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 733 [2/2] (7.30ns)   --->   "%call_ret2 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:62]   --->   Operation 733 'call' 'call_ret2' <Predicate = (op_read == 13)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln205_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:205]   --->   Operation 734 'partselect' 'trunc_ln205_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 735 [1/1] (0.00ns)   --->   "%bitcast_ln205_3 = bitcast i32 %trunc_ln205_3" [../src/ban_s3.cpp:205]   --->   Operation 735 'bitcast' 'bitcast_ln205_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 736 [2/2] (2.82ns)   --->   "%tmp_59 = fcmp_ogt  i32 %bitcast_ln205_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 736 'fcmp' 'tmp_59' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:200]   --->   Operation 737 'partselect' 'trunc_ln200_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 738 [1/1] (0.00ns)   --->   "%bitcast_ln200_3 = bitcast i32 %trunc_ln200_3" [../src/ban_s3.cpp:200]   --->   Operation 738 'bitcast' 'bitcast_ln200_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 739 [2/2] (2.82ns)   --->   "%tmp_61 = fcmp_olt  i32 %bitcast_ln200_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 739 'fcmp' 'tmp_61' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 740 [2/2] (2.82ns)   --->   "%tmp_62 = fcmp_oeq  i32 %bitcast_ln200_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 740 'fcmp' 'tmp_62' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 741 [2/2] (2.82ns)   --->   "%tmp_63 = fcmp_oeq  i32 %bitcast_ln205_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 741 'fcmp' 'tmp_63' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 742 [2/2] (2.82ns)   --->   "%tmp_64 = fcmp_oeq  i32 %bitcast_ln200_3, i32 %bitcast_ln205_3" [../src/ban_s3.cpp:205]   --->   Operation 742 'fcmp' 'tmp_64' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln206_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 743 'partselect' 'trunc_ln206_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 744 [1/1] (0.00ns)   --->   "%bitcast_ln206_6 = bitcast i32 %trunc_ln206_6" [../src/ban_s3.cpp:206]   --->   Operation 744 'bitcast' 'bitcast_ln206_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln206_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 745 'partselect' 'trunc_ln206_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln206_7 = bitcast i32 %trunc_ln206_7" [../src/ban_s3.cpp:206]   --->   Operation 746 'bitcast' 'bitcast_ln206_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 747 [2/2] (2.82ns)   --->   "%tmp_67 = fcmp_oeq  i32 %bitcast_ln206_6, i32 %bitcast_ln206_7" [../src/ban_s3.cpp:206]   --->   Operation 747 'fcmp' 'tmp_67' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 748 [2/2] (2.82ns)   --->   "%tmp_68 = fcmp_olt  i32 %bitcast_ln200_3, i32 %bitcast_ln205_3" [../src/ban_s3.cpp:209]   --->   Operation 748 'fcmp' 'tmp_68' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln209_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 749 'partselect' 'trunc_ln209_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 750 [1/1] (0.00ns)   --->   "%bitcast_ln209_6 = bitcast i32 %trunc_ln209_6" [../src/ban_s3.cpp:209]   --->   Operation 750 'bitcast' 'bitcast_ln209_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln209_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 751 'partselect' 'trunc_ln209_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 752 [1/1] (0.00ns)   --->   "%bitcast_ln209_7 = bitcast i32 %trunc_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 752 'bitcast' 'bitcast_ln209_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 753 [2/2] (2.82ns)   --->   "%tmp_71 = fcmp_olt  i32 %bitcast_ln209_6, i32 %bitcast_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 753 'fcmp' 'tmp_71' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 754 [2/2] (2.82ns)   --->   "%tmp_72 = fcmp_olt  i32 %bitcast_ln206_6, i32 %bitcast_ln206_7" [../src/ban_s3.cpp:209]   --->   Operation 754 'fcmp' 'tmp_72' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln205_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:205]   --->   Operation 755 'partselect' 'trunc_ln205_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 756 [1/1] (0.00ns)   --->   "%bitcast_ln205_2 = bitcast i32 %trunc_ln205_2" [../src/ban_s3.cpp:205]   --->   Operation 756 'bitcast' 'bitcast_ln205_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 757 [2/2] (2.82ns)   --->   "%tmp_44 = fcmp_ogt  i32 %bitcast_ln205_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 757 'fcmp' 'tmp_44' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:200]   --->   Operation 758 'partselect' 'trunc_ln200_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 759 [1/1] (0.00ns)   --->   "%bitcast_ln200_2 = bitcast i32 %trunc_ln200_2" [../src/ban_s3.cpp:200]   --->   Operation 759 'bitcast' 'bitcast_ln200_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 760 [2/2] (2.82ns)   --->   "%tmp_46 = fcmp_olt  i32 %bitcast_ln200_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 760 'fcmp' 'tmp_46' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 761 [2/2] (2.82ns)   --->   "%tmp_47 = fcmp_oeq  i32 %bitcast_ln200_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 761 'fcmp' 'tmp_47' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 762 [2/2] (2.82ns)   --->   "%tmp_48 = fcmp_oeq  i32 %bitcast_ln205_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 762 'fcmp' 'tmp_48' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 763 [2/2] (2.82ns)   --->   "%tmp_49 = fcmp_oeq  i32 %bitcast_ln200_2, i32 %bitcast_ln205_2" [../src/ban_s3.cpp:205]   --->   Operation 763 'fcmp' 'tmp_49' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln206_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 764 'partselect' 'trunc_ln206_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 765 [1/1] (0.00ns)   --->   "%bitcast_ln206_4 = bitcast i32 %trunc_ln206_4" [../src/ban_s3.cpp:206]   --->   Operation 765 'bitcast' 'bitcast_ln206_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln206_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 766 'partselect' 'trunc_ln206_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 767 [1/1] (0.00ns)   --->   "%bitcast_ln206_5 = bitcast i32 %trunc_ln206_5" [../src/ban_s3.cpp:206]   --->   Operation 767 'bitcast' 'bitcast_ln206_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 768 [2/2] (2.82ns)   --->   "%tmp_52 = fcmp_oeq  i32 %bitcast_ln206_4, i32 %bitcast_ln206_5" [../src/ban_s3.cpp:206]   --->   Operation 768 'fcmp' 'tmp_52' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 769 [2/2] (2.82ns)   --->   "%tmp_53 = fcmp_olt  i32 %bitcast_ln200_2, i32 %bitcast_ln205_2" [../src/ban_s3.cpp:209]   --->   Operation 769 'fcmp' 'tmp_53' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln209_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 770 'partselect' 'trunc_ln209_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 771 [1/1] (0.00ns)   --->   "%bitcast_ln209_4 = bitcast i32 %trunc_ln209_4" [../src/ban_s3.cpp:209]   --->   Operation 771 'bitcast' 'bitcast_ln209_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln209_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 772 'partselect' 'trunc_ln209_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 773 [1/1] (0.00ns)   --->   "%bitcast_ln209_5 = bitcast i32 %trunc_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 773 'bitcast' 'bitcast_ln209_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 774 [2/2] (2.82ns)   --->   "%tmp_56 = fcmp_olt  i32 %bitcast_ln209_4, i32 %bitcast_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 774 'fcmp' 'tmp_56' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 775 [2/2] (2.82ns)   --->   "%tmp_57 = fcmp_olt  i32 %bitcast_ln206_4, i32 %bitcast_ln206_5" [../src/ban_s3.cpp:209]   --->   Operation 775 'fcmp' 'tmp_57' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.27>
ST_58 : Operation 776 [1/2] (7.27ns)   --->   "%call_ret2 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:62]   --->   Operation 776 'call' 'call_ret2' <Predicate = (op_read == 13)> <Delay = 7.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 777 [1/1] (0.00ns)   --->   "%out_b_p_4 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 777 'extractvalue' 'out_b_p_4' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_58 : Operation 778 [1/1] (0.00ns)   --->   "%out_b_num_8 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 778 'extractvalue' 'out_b_num_8' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_58 : Operation 779 [1/1] (0.00ns)   --->   "%out_b_num_9 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 779 'extractvalue' 'out_b_num_9' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_58 : Operation 780 [1/1] (0.00ns)   --->   "%ref_tmp23_1_2 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 780 'extractvalue' 'ref_tmp23_1_2' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_58 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln198_6 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:198]   --->   Operation 781 'trunc' 'trunc_ln198_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln198_7 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:198]   --->   Operation 782 'trunc' 'trunc_ln198_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 783 [1/1] (1.26ns)   --->   "%pbp_3 = icmp_sgt  i32 %trunc_ln198_7, i32 %trunc_ln198_6" [../src/ban_s3.cpp:198]   --->   Operation 783 'icmp' 'pbp_3' <Predicate = (op_read == 12)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 784 [1/1] (1.26ns)   --->   "%bpp_3 = icmp_slt  i32 %trunc_ln198_7, i32 %trunc_ln198_6" [../src/ban_s3.cpp:199]   --->   Operation 784 'icmp' 'bpp_3' <Predicate = (op_read == 12)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 785 'partselect' 'tmp_58' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 786 'partselect' 'trunc_ln200_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 787 [1/1] (0.86ns)   --->   "%icmp_ln200_12 = icmp_ne  i8 %tmp_58, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 787 'icmp' 'icmp_ln200_12' <Predicate = (op_read == 12)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 788 [1/1] (1.21ns)   --->   "%icmp_ln200_13 = icmp_eq  i23 %trunc_ln200_7, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 788 'icmp' 'icmp_ln200_13' <Predicate = (op_read == 12)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 789 [1/1] (0.48ns)   --->   "%or_ln200_25 = or i1 %icmp_ln200_13, i1 %icmp_ln200_12" [../src/ban_s3.cpp:200]   --->   Operation 789 'or' 'or_ln200_25' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 790 [1/2] (2.82ns)   --->   "%tmp_59 = fcmp_ogt  i32 %bitcast_ln205_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 790 'fcmp' 'tmp_59' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 791 [1/1] (0.48ns)   --->   "%and_ln200_37 = and i1 %or_ln200_25, i1 %tmp_59" [../src/ban_s3.cpp:200]   --->   Operation 791 'and' 'and_ln200_37' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 792 'partselect' 'tmp_60' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 793 'partselect' 'trunc_ln200_10' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 794 [1/1] (0.86ns)   --->   "%icmp_ln200_14 = icmp_ne  i8 %tmp_60, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 794 'icmp' 'icmp_ln200_14' <Predicate = (op_read == 12)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 795 [1/1] (1.21ns)   --->   "%icmp_ln200_15 = icmp_eq  i23 %trunc_ln200_10, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 795 'icmp' 'icmp_ln200_15' <Predicate = (op_read == 12)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 796 [1/1] (0.48ns)   --->   "%or_ln200_26 = or i1 %icmp_ln200_15, i1 %icmp_ln200_14" [../src/ban_s3.cpp:200]   --->   Operation 796 'or' 'or_ln200_26' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 797 [1/2] (2.82ns)   --->   "%tmp_61 = fcmp_olt  i32 %bitcast_ln200_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 797 'fcmp' 'tmp_61' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 798 [1/1] (0.48ns)   --->   "%and_ln200_38 = and i1 %or_ln200_26, i1 %tmp_61" [../src/ban_s3.cpp:200]   --->   Operation 798 'and' 'and_ln200_38' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 799 [1/2] (2.82ns)   --->   "%tmp_62 = fcmp_oeq  i32 %bitcast_ln200_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 799 'fcmp' 'tmp_62' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 800 [1/1] (0.48ns)   --->   "%and_ln200_39 = and i1 %or_ln200_26, i1 %tmp_62" [../src/ban_s3.cpp:200]   --->   Operation 800 'and' 'and_ln200_39' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_10)   --->   "%xor_ln200_11 = xor i1 %and_ln200_39, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 801 'xor' 'xor_ln200_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_6)   --->   "%xor_ln198_3 = xor i1 %pbp_3, i1 1" [../src/ban_s3.cpp:198]   --->   Operation 802 'xor' 'xor_ln198_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 803 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln199_6 = and i1 %bpp_3, i1 %xor_ln198_3" [../src/ban_s3.cpp:199]   --->   Operation 803 'and' 'and_ln199_6' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_40)   --->   "%xor_ln200_12 = xor i1 %and_ln200_38, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 804 'xor' 'xor_ln200_12' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 805 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln200_40 = and i1 %and_ln199_6, i1 %xor_ln200_12" [../src/ban_s3.cpp:200]   --->   Operation 805 'and' 'and_ln200_40' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_42)   --->   "%and_ln200_41 = and i1 %and_ln200_40, i1 %and_ln200_39" [../src/ban_s3.cpp:200]   --->   Operation 806 'and' 'and_ln200_41' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_42)   --->   "%or_ln200_27 = or i1 %pbp_3, i1 %and_ln200_41" [../src/ban_s3.cpp:200]   --->   Operation 807 'or' 'or_ln200_27' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 808 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln200_42 = and i1 %or_ln200_27, i1 %and_ln200_37" [../src/ban_s3.cpp:200]   --->   Operation 808 'and' 'and_ln200_42' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_28)   --->   "%xor_ln200_13 = xor i1 %and_ln200_37, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 809 'xor' 'xor_ln200_13' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 810 [1/2] (2.82ns)   --->   "%tmp_63 = fcmp_oeq  i32 %bitcast_ln205_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 810 'fcmp' 'tmp_63' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_28)   --->   "%and_ln200_43 = and i1 %or_ln200_25, i1 %tmp_63" [../src/ban_s3.cpp:200]   --->   Operation 811 'and' 'and_ln200_43' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_28)   --->   "%and_ln200_44 = and i1 %pbp_3, i1 %xor_ln200_13" [../src/ban_s3.cpp:200]   --->   Operation 812 'and' 'and_ln200_44' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_28)   --->   "%and_ln200_45 = and i1 %and_ln200_43, i1 %and_ln200_38" [../src/ban_s3.cpp:200]   --->   Operation 813 'and' 'and_ln200_45' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_28)   --->   "%and_ln200_46 = and i1 %and_ln200_45, i1 %and_ln200_44" [../src/ban_s3.cpp:200]   --->   Operation 814 'and' 'and_ln200_46' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 815 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln200_28 = or i1 %and_ln200_46, i1 %and_ln200_42" [../src/ban_s3.cpp:200]   --->   Operation 815 'or' 'or_ln200_28' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 816 [1/1] (1.26ns)   --->   "%icmp_ln199_6 = icmp_ne  i32 %trunc_ln198_7, i32 %trunc_ln198_6" [../src/ban_s3.cpp:199]   --->   Operation 816 'icmp' 'icmp_ln199_6' <Predicate = (op_read == 12)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_29)   --->   "%and_ln199_7 = and i1 %or_ln200_28, i1 %icmp_ln199_6" [../src/ban_s3.cpp:199]   --->   Operation 817 'and' 'and_ln199_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_29)   --->   "%and_ln200_47 = and i1 %and_ln199_6, i1 %and_ln200_38" [../src/ban_s3.cpp:200]   --->   Operation 818 'and' 'and_ln200_47' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 819 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln200_29 = or i1 %and_ln200_47, i1 %and_ln199_7" [../src/ban_s3.cpp:200]   --->   Operation 819 'or' 'or_ln200_29' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_10)   --->   "%and_ln200_48 = and i1 %and_ln200_40, i1 %xor_ln200_11" [../src/ban_s3.cpp:200]   --->   Operation 820 'and' 'and_ln200_48' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%xor_ln200_14 = xor i1 %bpp_3, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 821 'xor' 'xor_ln200_14' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln200_30 = or i1 %pbp_3, i1 %xor_ln200_14" [../src/ban_s3.cpp:200]   --->   Operation 822 'or' 'or_ln200_30' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln200_31 = or i1 %and_ln200_38, i1 %or_ln200_30" [../src/ban_s3.cpp:200]   --->   Operation 823 'or' 'or_ln200_31' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln200_32 = or i1 %and_ln200_39, i1 %or_ln200_31" [../src/ban_s3.cpp:200]   --->   Operation 824 'or' 'or_ln200_32' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 825 [1/1] (0.48ns) (out node of the LUT)   --->   "%deq_p_3 = and i1 %or_ln200_29, i1 %or_ln200_32" [../src/ban_s3.cpp:200]   --->   Operation 825 'and' 'deq_p_3' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 826 [1/1] (0.48ns)   --->   "%and_ln205_7 = and i1 %or_ln200_26, i1 %or_ln200_25" [../src/ban_s3.cpp:205]   --->   Operation 826 'and' 'and_ln205_7' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 827 [1/2] (2.82ns)   --->   "%tmp_64 = fcmp_oeq  i32 %bitcast_ln200_3, i32 %bitcast_ln205_3" [../src/ban_s3.cpp:205]   --->   Operation 827 'fcmp' 'tmp_64' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 828 [1/1] (0.48ns)   --->   "%eq0_3 = and i1 %and_ln205_7, i1 %tmp_64" [../src/ban_s3.cpp:205]   --->   Operation 828 'and' 'eq0_3' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 829 'partselect' 'tmp_65' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln206_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 830 'partselect' 'trunc_ln206_13' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 831 'partselect' 'tmp_66' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln206_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 832 'partselect' 'trunc_ln206_14' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 833 [1/1] (0.86ns)   --->   "%icmp_ln206_12 = icmp_ne  i8 %tmp_65, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 833 'icmp' 'icmp_ln206_12' <Predicate = (op_read == 12)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 834 [1/1] (1.21ns)   --->   "%icmp_ln206_13 = icmp_eq  i23 %trunc_ln206_13, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 834 'icmp' 'icmp_ln206_13' <Predicate = (op_read == 12)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_8)   --->   "%or_ln206_6 = or i1 %icmp_ln206_13, i1 %icmp_ln206_12" [../src/ban_s3.cpp:206]   --->   Operation 835 'or' 'or_ln206_6' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 836 [1/1] (0.86ns)   --->   "%icmp_ln206_14 = icmp_ne  i8 %tmp_66, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 836 'icmp' 'icmp_ln206_14' <Predicate = (op_read == 12)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 837 [1/1] (1.21ns)   --->   "%icmp_ln206_15 = icmp_eq  i23 %trunc_ln206_14, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 837 'icmp' 'icmp_ln206_15' <Predicate = (op_read == 12)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_8)   --->   "%or_ln206_7 = or i1 %icmp_ln206_15, i1 %icmp_ln206_14" [../src/ban_s3.cpp:206]   --->   Operation 838 'or' 'or_ln206_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 839 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln206_8 = and i1 %or_ln206_6, i1 %or_ln206_7" [../src/ban_s3.cpp:206]   --->   Operation 839 'and' 'and_ln206_8' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 840 [1/2] (2.82ns)   --->   "%tmp_67 = fcmp_oeq  i32 %bitcast_ln206_6, i32 %bitcast_ln206_7" [../src/ban_s3.cpp:206]   --->   Operation 840 'fcmp' 'tmp_67' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node select_ln206_1)   --->   "%eq1_3 = and i1 %and_ln206_8, i1 %tmp_67" [../src/ban_s3.cpp:206]   --->   Operation 841 'and' 'eq1_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 842 [1/1] (1.26ns)   --->   "%icmp_ln209_3 = icmp_eq  i32 %trunc_ln198_7, i32 %trunc_ln198_6" [../src/ban_s3.cpp:209]   --->   Operation 842 'icmp' 'icmp_ln209_3' <Predicate = (op_read == 12)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 843 [1/2] (2.82ns)   --->   "%tmp_68 = fcmp_olt  i32 %bitcast_ln200_3, i32 %bitcast_ln205_3" [../src/ban_s3.cpp:209]   --->   Operation 843 'fcmp' 'tmp_68' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln205_1)   --->   "%and_ln209_6 = and i1 %and_ln205_7, i1 %tmp_68" [../src/ban_s3.cpp:209]   --->   Operation 844 'and' 'and_ln209_6' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 845 'partselect' 'tmp_69' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln209_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 846 'partselect' 'trunc_ln209_9' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 847 'partselect' 'tmp_70' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln209_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 848 'partselect' 'trunc_ln209_10' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 849 [1/1] (0.86ns)   --->   "%icmp_ln209_8 = icmp_ne  i8 %tmp_69, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 849 'icmp' 'icmp_ln209_8' <Predicate = (op_read == 12)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 850 [1/1] (1.21ns)   --->   "%icmp_ln209_9 = icmp_eq  i23 %trunc_ln209_9, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 850 'icmp' 'icmp_ln209_9' <Predicate = (op_read == 12)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_8)   --->   "%or_ln209_3 = or i1 %icmp_ln209_9, i1 %icmp_ln209_8" [../src/ban_s3.cpp:209]   --->   Operation 851 'or' 'or_ln209_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 852 [1/1] (0.86ns)   --->   "%icmp_ln209_10 = icmp_ne  i8 %tmp_70, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 852 'icmp' 'icmp_ln209_10' <Predicate = (op_read == 12)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 853 [1/1] (1.21ns)   --->   "%icmp_ln209_11 = icmp_eq  i23 %trunc_ln209_10, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 853 'icmp' 'icmp_ln209_11' <Predicate = (op_read == 12)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_8)   --->   "%or_ln209_4 = or i1 %icmp_ln209_11, i1 %icmp_ln209_10" [../src/ban_s3.cpp:209]   --->   Operation 854 'or' 'or_ln209_4' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_8)   --->   "%and_ln209_7 = and i1 %or_ln209_3, i1 %or_ln209_4" [../src/ban_s3.cpp:209]   --->   Operation 855 'and' 'and_ln209_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 856 [1/2] (2.82ns)   --->   "%tmp_71 = fcmp_olt  i32 %bitcast_ln209_6, i32 %bitcast_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 856 'fcmp' 'tmp_71' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 857 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln209_8 = and i1 %and_ln209_7, i1 %tmp_71" [../src/ban_s3.cpp:209]   --->   Operation 857 'and' 'and_ln209_8' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 858 [1/2] (2.82ns)   --->   "%tmp_72 = fcmp_olt  i32 %bitcast_ln206_6, i32 %bitcast_ln206_7" [../src/ban_s3.cpp:209]   --->   Operation 858 'fcmp' 'tmp_72' <Predicate = (op_read == 12)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln205_1)   --->   "%and_ln209_9 = and i1 %and_ln206_8, i1 %tmp_72" [../src/ban_s3.cpp:209]   --->   Operation 859 'and' 'and_ln209_9' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_10)   --->   "%xor_ln200_15 = xor i1 %or_ln200_29, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 860 'xor' 'xor_ln200_15' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_10)   --->   "%or_ln200_33 = or i1 %and_ln200_48, i1 %xor_ln200_15" [../src/ban_s3.cpp:200]   --->   Operation 861 'or' 'or_ln200_33' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 862 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln209_10 = and i1 %or_ln200_33, i1 %icmp_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 862 'and' 'and_ln209_10' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln205_1)   --->   "%xor_ln205_1 = xor i1 %eq0_3, i1 1" [../src/ban_s3.cpp:205]   --->   Operation 863 'xor' 'xor_ln205_1' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln205_1)   --->   "%and_ln205_9 = and i1 %and_ln209_10, i1 %xor_ln205_1" [../src/ban_s3.cpp:205]   --->   Operation 864 'and' 'and_ln205_9' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 865 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln205_1 = select i1 %and_ln205_9, i1 %and_ln209_6, i1 %and_ln209_9" [../src/ban_s3.cpp:205]   --->   Operation 865 'select' 'select_ln205_1' <Predicate = (op_read == 12)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln206_1)   --->   "%and_ln206_10 = and i1 %eq0_3, i1 %eq1_3" [../src/ban_s3.cpp:206]   --->   Operation 866 'and' 'and_ln206_10' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln206_1)   --->   "%and_ln206_11 = and i1 %and_ln206_10, i1 %and_ln209_10" [../src/ban_s3.cpp:206]   --->   Operation 867 'and' 'and_ln206_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 868 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln206_1 = select i1 %and_ln206_11, i1 %and_ln209_8, i1 %select_ln205_1" [../src/ban_s3.cpp:206]   --->   Operation 868 'select' 'select_ln206_1' <Predicate = (op_read == 12)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node out_l_2)   --->   "%and_ln209_11 = and i1 %select_ln206_1, i1 %icmp_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 869 'and' 'and_ln209_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node out_l_2)   --->   "%or_ln209_5 = or i1 %deq_p_3, i1 %and_ln209_11" [../src/ban_s3.cpp:209]   --->   Operation 870 'or' 'or_ln209_5' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 871 [1/1] (0.48ns) (out node of the LUT)   --->   "%out_l_2 = xor i1 %or_ln209_5, i1 1" [../src/ban_s3.h:75]   --->   Operation 871 'xor' 'out_l_2' <Predicate = (op_read == 12)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln198_4 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:198]   --->   Operation 872 'trunc' 'trunc_ln198_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln198_5 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:198]   --->   Operation 873 'trunc' 'trunc_ln198_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 874 [1/1] (1.26ns)   --->   "%pbp_2 = icmp_sgt  i32 %trunc_ln198_5, i32 %trunc_ln198_4" [../src/ban_s3.cpp:198]   --->   Operation 874 'icmp' 'pbp_2' <Predicate = (op_read == 11)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 875 [1/1] (1.26ns)   --->   "%bpp_2 = icmp_slt  i32 %trunc_ln198_5, i32 %trunc_ln198_4" [../src/ban_s3.cpp:199]   --->   Operation 875 'icmp' 'bpp_2' <Predicate = (op_read == 11)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 876 'partselect' 'tmp_43' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 877 'partselect' 'trunc_ln200_s' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 878 [1/1] (0.86ns)   --->   "%icmp_ln200_8 = icmp_ne  i8 %tmp_43, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 878 'icmp' 'icmp_ln200_8' <Predicate = (op_read == 11)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 879 [1/1] (1.21ns)   --->   "%icmp_ln200_9 = icmp_eq  i23 %trunc_ln200_s, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 879 'icmp' 'icmp_ln200_9' <Predicate = (op_read == 11)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 880 [1/1] (0.48ns)   --->   "%or_ln200_16 = or i1 %icmp_ln200_9, i1 %icmp_ln200_8" [../src/ban_s3.cpp:200]   --->   Operation 880 'or' 'or_ln200_16' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 881 [1/2] (2.82ns)   --->   "%tmp_44 = fcmp_ogt  i32 %bitcast_ln205_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 881 'fcmp' 'tmp_44' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 882 [1/1] (0.48ns)   --->   "%and_ln200_24 = and i1 %or_ln200_16, i1 %tmp_44" [../src/ban_s3.cpp:200]   --->   Operation 882 'and' 'and_ln200_24' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 883 'partselect' 'tmp_45' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 884 'partselect' 'trunc_ln200_6' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 885 [1/1] (0.86ns)   --->   "%icmp_ln200_10 = icmp_ne  i8 %tmp_45, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 885 'icmp' 'icmp_ln200_10' <Predicate = (op_read == 11)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 886 [1/1] (1.21ns)   --->   "%icmp_ln200_11 = icmp_eq  i23 %trunc_ln200_6, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 886 'icmp' 'icmp_ln200_11' <Predicate = (op_read == 11)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 887 [1/1] (0.48ns)   --->   "%or_ln200_17 = or i1 %icmp_ln200_11, i1 %icmp_ln200_10" [../src/ban_s3.cpp:200]   --->   Operation 887 'or' 'or_ln200_17' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 888 [1/2] (2.82ns)   --->   "%tmp_46 = fcmp_olt  i32 %bitcast_ln200_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 888 'fcmp' 'tmp_46' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 889 [1/1] (0.48ns)   --->   "%and_ln200_25 = and i1 %or_ln200_17, i1 %tmp_46" [../src/ban_s3.cpp:200]   --->   Operation 889 'and' 'and_ln200_25' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 890 [1/2] (2.82ns)   --->   "%tmp_47 = fcmp_oeq  i32 %bitcast_ln200_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 890 'fcmp' 'tmp_47' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 891 [1/1] (0.48ns)   --->   "%and_ln200_26 = and i1 %or_ln200_17, i1 %tmp_47" [../src/ban_s3.cpp:200]   --->   Operation 891 'and' 'and_ln200_26' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_4)   --->   "%xor_ln200_6 = xor i1 %and_ln200_26, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 892 'xor' 'xor_ln200_6' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln198_2 = xor i1 %pbp_2, i1 1" [../src/ban_s3.cpp:198]   --->   Operation 893 'xor' 'xor_ln198_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 894 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln199_4 = and i1 %bpp_2, i1 %xor_ln198_2" [../src/ban_s3.cpp:199]   --->   Operation 894 'and' 'and_ln199_4' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_27)   --->   "%xor_ln200_7 = xor i1 %and_ln200_25, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 895 'xor' 'xor_ln200_7' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 896 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln200_27 = and i1 %and_ln199_4, i1 %xor_ln200_7" [../src/ban_s3.cpp:200]   --->   Operation 896 'and' 'and_ln200_27' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_29)   --->   "%and_ln200_28 = and i1 %and_ln200_27, i1 %and_ln200_26" [../src/ban_s3.cpp:200]   --->   Operation 897 'and' 'and_ln200_28' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_29)   --->   "%or_ln200_18 = or i1 %pbp_2, i1 %and_ln200_28" [../src/ban_s3.cpp:200]   --->   Operation 898 'or' 'or_ln200_18' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 899 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln200_29 = and i1 %or_ln200_18, i1 %and_ln200_24" [../src/ban_s3.cpp:200]   --->   Operation 899 'and' 'and_ln200_29' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_19)   --->   "%xor_ln200_8 = xor i1 %and_ln200_24, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 900 'xor' 'xor_ln200_8' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 901 [1/2] (2.82ns)   --->   "%tmp_48 = fcmp_oeq  i32 %bitcast_ln205_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 901 'fcmp' 'tmp_48' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_19)   --->   "%and_ln200_30 = and i1 %or_ln200_16, i1 %tmp_48" [../src/ban_s3.cpp:200]   --->   Operation 902 'and' 'and_ln200_30' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_19)   --->   "%and_ln200_31 = and i1 %pbp_2, i1 %xor_ln200_8" [../src/ban_s3.cpp:200]   --->   Operation 903 'and' 'and_ln200_31' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_19)   --->   "%and_ln200_32 = and i1 %and_ln200_30, i1 %and_ln200_25" [../src/ban_s3.cpp:200]   --->   Operation 904 'and' 'and_ln200_32' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_19)   --->   "%and_ln200_33 = and i1 %and_ln200_32, i1 %and_ln200_31" [../src/ban_s3.cpp:200]   --->   Operation 905 'and' 'and_ln200_33' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 906 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln200_19 = or i1 %and_ln200_33, i1 %and_ln200_29" [../src/ban_s3.cpp:200]   --->   Operation 906 'or' 'or_ln200_19' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 907 [1/1] (1.26ns)   --->   "%icmp_ln199_4 = icmp_ne  i32 %trunc_ln198_5, i32 %trunc_ln198_4" [../src/ban_s3.cpp:199]   --->   Operation 907 'icmp' 'icmp_ln199_4' <Predicate = (op_read == 11)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_20)   --->   "%and_ln199_5 = and i1 %or_ln200_19, i1 %icmp_ln199_4" [../src/ban_s3.cpp:199]   --->   Operation 908 'and' 'and_ln199_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_20)   --->   "%and_ln200_34 = and i1 %and_ln199_4, i1 %and_ln200_25" [../src/ban_s3.cpp:200]   --->   Operation 909 'and' 'and_ln200_34' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 910 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln200_20 = or i1 %and_ln200_34, i1 %and_ln199_5" [../src/ban_s3.cpp:200]   --->   Operation 910 'or' 'or_ln200_20' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_4)   --->   "%and_ln200_35 = and i1 %and_ln200_27, i1 %xor_ln200_6" [../src/ban_s3.cpp:200]   --->   Operation 911 'and' 'and_ln200_35' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%xor_ln200_9 = xor i1 %bpp_2, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 912 'xor' 'xor_ln200_9' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln200_21 = or i1 %pbp_2, i1 %xor_ln200_9" [../src/ban_s3.cpp:200]   --->   Operation 913 'or' 'or_ln200_21' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln200_22 = or i1 %and_ln200_25, i1 %or_ln200_21" [../src/ban_s3.cpp:200]   --->   Operation 914 'or' 'or_ln200_22' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln200_23 = or i1 %and_ln200_26, i1 %or_ln200_22" [../src/ban_s3.cpp:200]   --->   Operation 915 'or' 'or_ln200_23' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 916 [1/1] (0.48ns) (out node of the LUT)   --->   "%deq_p_2 = and i1 %or_ln200_20, i1 %or_ln200_23" [../src/ban_s3.cpp:200]   --->   Operation 916 'and' 'deq_p_2' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 917 [1/1] (0.48ns)   --->   "%and_ln205_4 = and i1 %or_ln200_17, i1 %or_ln200_16" [../src/ban_s3.cpp:205]   --->   Operation 917 'and' 'and_ln205_4' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 918 [1/2] (2.82ns)   --->   "%tmp_49 = fcmp_oeq  i32 %bitcast_ln200_2, i32 %bitcast_ln205_2" [../src/ban_s3.cpp:205]   --->   Operation 918 'fcmp' 'tmp_49' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 919 [1/1] (0.48ns)   --->   "%eq0_2 = and i1 %and_ln205_4, i1 %tmp_49" [../src/ban_s3.cpp:205]   --->   Operation 919 'and' 'eq0_2' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 920 'partselect' 'tmp_50' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln206_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 921 'partselect' 'trunc_ln206_11' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 922 'partselect' 'tmp_51' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln206_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 923 'partselect' 'trunc_ln206_12' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 924 [1/1] (0.86ns)   --->   "%icmp_ln206_8 = icmp_ne  i8 %tmp_50, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 924 'icmp' 'icmp_ln206_8' <Predicate = (op_read == 11)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 925 [1/1] (1.21ns)   --->   "%icmp_ln206_9 = icmp_eq  i23 %trunc_ln206_11, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 925 'icmp' 'icmp_ln206_9' <Predicate = (op_read == 11)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_4)   --->   "%or_ln206_4 = or i1 %icmp_ln206_9, i1 %icmp_ln206_8" [../src/ban_s3.cpp:206]   --->   Operation 926 'or' 'or_ln206_4' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 927 [1/1] (0.86ns)   --->   "%icmp_ln206_10 = icmp_ne  i8 %tmp_51, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 927 'icmp' 'icmp_ln206_10' <Predicate = (op_read == 11)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 928 [1/1] (1.21ns)   --->   "%icmp_ln206_11 = icmp_eq  i23 %trunc_ln206_12, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 928 'icmp' 'icmp_ln206_11' <Predicate = (op_read == 11)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_4)   --->   "%or_ln206_5 = or i1 %icmp_ln206_11, i1 %icmp_ln206_10" [../src/ban_s3.cpp:206]   --->   Operation 929 'or' 'or_ln206_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 930 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln206_4 = and i1 %or_ln206_4, i1 %or_ln206_5" [../src/ban_s3.cpp:206]   --->   Operation 930 'and' 'and_ln206_4' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 931 [1/2] (2.82ns)   --->   "%tmp_52 = fcmp_oeq  i32 %bitcast_ln206_4, i32 %bitcast_ln206_5" [../src/ban_s3.cpp:206]   --->   Operation 931 'fcmp' 'tmp_52' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln206)   --->   "%eq1_2 = and i1 %and_ln206_4, i1 %tmp_52" [../src/ban_s3.cpp:206]   --->   Operation 932 'and' 'eq1_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 933 [1/1] (1.26ns)   --->   "%icmp_ln209_2 = icmp_eq  i32 %trunc_ln198_5, i32 %trunc_ln198_4" [../src/ban_s3.cpp:209]   --->   Operation 933 'icmp' 'icmp_ln209_2' <Predicate = (op_read == 11)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 934 [1/2] (2.82ns)   --->   "%tmp_53 = fcmp_olt  i32 %bitcast_ln200_2, i32 %bitcast_ln205_2" [../src/ban_s3.cpp:209]   --->   Operation 934 'fcmp' 'tmp_53' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%and_ln209 = and i1 %and_ln205_4, i1 %tmp_53" [../src/ban_s3.cpp:209]   --->   Operation 935 'and' 'and_ln209' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 936 'partselect' 'tmp_54' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln209_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 937 'partselect' 'trunc_ln209_s' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 938 'partselect' 'tmp_55' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln209_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 939 'partselect' 'trunc_ln209_8' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 940 [1/1] (0.86ns)   --->   "%icmp_ln209_4 = icmp_ne  i8 %tmp_54, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 940 'icmp' 'icmp_ln209_4' <Predicate = (op_read == 11)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 941 [1/1] (1.21ns)   --->   "%icmp_ln209_5 = icmp_eq  i23 %trunc_ln209_s, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 941 'icmp' 'icmp_ln209_5' <Predicate = (op_read == 11)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_2)   --->   "%or_ln209 = or i1 %icmp_ln209_5, i1 %icmp_ln209_4" [../src/ban_s3.cpp:209]   --->   Operation 942 'or' 'or_ln209' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 943 [1/1] (0.86ns)   --->   "%icmp_ln209_6 = icmp_ne  i8 %tmp_55, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 943 'icmp' 'icmp_ln209_6' <Predicate = (op_read == 11)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 944 [1/1] (1.21ns)   --->   "%icmp_ln209_7 = icmp_eq  i23 %trunc_ln209_8, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 944 'icmp' 'icmp_ln209_7' <Predicate = (op_read == 11)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_2)   --->   "%or_ln209_1 = or i1 %icmp_ln209_7, i1 %icmp_ln209_6" [../src/ban_s3.cpp:209]   --->   Operation 945 'or' 'or_ln209_1' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_2)   --->   "%and_ln209_1 = and i1 %or_ln209, i1 %or_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 946 'and' 'and_ln209_1' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 947 [1/2] (2.82ns)   --->   "%tmp_56 = fcmp_olt  i32 %bitcast_ln209_4, i32 %bitcast_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 947 'fcmp' 'tmp_56' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 948 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln209_2 = and i1 %and_ln209_1, i1 %tmp_56" [../src/ban_s3.cpp:209]   --->   Operation 948 'and' 'and_ln209_2' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 949 [1/2] (2.82ns)   --->   "%tmp_57 = fcmp_olt  i32 %bitcast_ln206_4, i32 %bitcast_ln206_5" [../src/ban_s3.cpp:209]   --->   Operation 949 'fcmp' 'tmp_57' <Predicate = (op_read == 11)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%and_ln209_3 = and i1 %and_ln206_4, i1 %tmp_57" [../src/ban_s3.cpp:209]   --->   Operation 950 'and' 'and_ln209_3' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_4)   --->   "%xor_ln200_10 = xor i1 %or_ln200_20, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 951 'xor' 'xor_ln200_10' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_4)   --->   "%or_ln200_24 = or i1 %and_ln200_35, i1 %xor_ln200_10" [../src/ban_s3.cpp:200]   --->   Operation 952 'or' 'or_ln200_24' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 953 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln209_4 = and i1 %or_ln200_24, i1 %icmp_ln209_2" [../src/ban_s3.cpp:209]   --->   Operation 953 'and' 'and_ln209_4' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%xor_ln205 = xor i1 %eq0_2, i1 1" [../src/ban_s3.cpp:205]   --->   Operation 954 'xor' 'xor_ln205' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%and_ln205_6 = and i1 %and_ln209_4, i1 %xor_ln205" [../src/ban_s3.cpp:205]   --->   Operation 955 'and' 'and_ln205_6' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 956 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln205 = select i1 %and_ln205_6, i1 %and_ln209, i1 %and_ln209_3" [../src/ban_s3.cpp:205]   --->   Operation 956 'select' 'select_ln205' <Predicate = (op_read == 11)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln206)   --->   "%and_ln206_6 = and i1 %eq0_2, i1 %eq1_2" [../src/ban_s3.cpp:206]   --->   Operation 957 'and' 'and_ln206_6' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node select_ln206)   --->   "%and_ln206_7 = and i1 %and_ln206_6, i1 %and_ln209_4" [../src/ban_s3.cpp:206]   --->   Operation 958 'and' 'and_ln206_7' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 959 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln206 = select i1 %and_ln206_7, i1 %and_ln209_2, i1 %select_ln205" [../src/ban_s3.cpp:206]   --->   Operation 959 'select' 'select_ln206' <Predicate = (op_read == 11)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node out_l_1)   --->   "%and_ln209_5 = and i1 %select_ln206, i1 %icmp_ln209_2" [../src/ban_s3.cpp:209]   --->   Operation 960 'and' 'and_ln209_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node out_l_1)   --->   "%or_ln209_2 = or i1 %deq_p_2, i1 %and_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 961 'or' 'or_ln209_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 962 [1/1] (0.48ns) (out node of the LUT)   --->   "%out_l_1 = xor i1 %or_ln209_2, i1 1" [../src/ban_s3.h:74]   --->   Operation 962 'xor' 'out_l_1' <Predicate = (op_read == 11)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.52>
ST_59 : Operation 963 [1/1] (1.52ns)   --->   "%br_ln63 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:63]   --->   Operation 963 'br' 'br_ln63' <Predicate = (op_read == 13)> <Delay = 1.52>
ST_59 : Operation 964 [1/1] (1.52ns)   --->   "%br_ln59 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:59]   --->   Operation 964 'br' 'br_ln59' <Predicate = (op_read == 12)> <Delay = 1.52>
ST_59 : Operation 965 [1/1] (1.52ns)   --->   "%br_ln55 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:55]   --->   Operation 965 'br' 'br_ln55' <Predicate = (op_read == 11)> <Delay = 1.52>

State 60 <SV = 56> <Delay = 2.82>
ST_60 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln205_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:205]   --->   Operation 966 'partselect' 'trunc_ln205_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_60 : Operation 967 [1/1] (0.00ns)   --->   "%bitcast_ln205_1 = bitcast i32 %trunc_ln205_1" [../src/ban_s3.cpp:205]   --->   Operation 967 'bitcast' 'bitcast_ln205_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_60 : Operation 968 [2/2] (2.82ns)   --->   "%tmp_34 = fcmp_ogt  i32 %bitcast_ln205_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 968 'fcmp' 'tmp_34' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:200]   --->   Operation 969 'partselect' 'trunc_ln200_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_60 : Operation 970 [1/1] (0.00ns)   --->   "%bitcast_ln200_1 = bitcast i32 %trunc_ln200_1" [../src/ban_s3.cpp:200]   --->   Operation 970 'bitcast' 'bitcast_ln200_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_60 : Operation 971 [2/2] (2.82ns)   --->   "%tmp_36 = fcmp_olt  i32 %bitcast_ln200_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 971 'fcmp' 'tmp_36' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 972 [2/2] (2.82ns)   --->   "%tmp_37 = fcmp_oeq  i32 %bitcast_ln200_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 972 'fcmp' 'tmp_37' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 973 [2/2] (2.82ns)   --->   "%tmp_38 = fcmp_oeq  i32 %bitcast_ln205_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 973 'fcmp' 'tmp_38' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 974 [2/2] (2.82ns)   --->   "%tmp_39 = fcmp_oeq  i32 %bitcast_ln200_1, i32 %bitcast_ln205_1" [../src/ban_s3.cpp:205]   --->   Operation 974 'fcmp' 'tmp_39' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln206_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 975 'partselect' 'trunc_ln206_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_60 : Operation 976 [1/1] (0.00ns)   --->   "%bitcast_ln206_2 = bitcast i32 %trunc_ln206_2" [../src/ban_s3.cpp:206]   --->   Operation 976 'bitcast' 'bitcast_ln206_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_60 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln206_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 977 'partselect' 'trunc_ln206_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_60 : Operation 978 [1/1] (0.00ns)   --->   "%bitcast_ln206_3 = bitcast i32 %trunc_ln206_3" [../src/ban_s3.cpp:206]   --->   Operation 978 'bitcast' 'bitcast_ln206_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_60 : Operation 979 [2/2] (2.82ns)   --->   "%tmp_42 = fcmp_oeq  i32 %bitcast_ln206_2, i32 %bitcast_ln206_3" [../src/ban_s3.cpp:206]   --->   Operation 979 'fcmp' 'tmp_42' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:205]   --->   Operation 980 'partselect' 'trunc_ln14' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_60 : Operation 981 [1/1] (0.00ns)   --->   "%bitcast_ln205 = bitcast i32 %trunc_ln14" [../src/ban_s3.cpp:205]   --->   Operation 981 'bitcast' 'bitcast_ln205' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_60 : Operation 982 [2/2] (2.82ns)   --->   "%tmp_25 = fcmp_ogt  i32 %bitcast_ln205, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 982 'fcmp' 'tmp_25' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:200]   --->   Operation 983 'partselect' 'trunc_ln15' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_60 : Operation 984 [1/1] (0.00ns)   --->   "%bitcast_ln200 = bitcast i32 %trunc_ln15" [../src/ban_s3.cpp:200]   --->   Operation 984 'bitcast' 'bitcast_ln200' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_60 : Operation 985 [2/2] (2.82ns)   --->   "%tmp_27 = fcmp_olt  i32 %bitcast_ln200, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 985 'fcmp' 'tmp_27' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 986 [2/2] (2.82ns)   --->   "%tmp_28 = fcmp_oeq  i32 %bitcast_ln200, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 986 'fcmp' 'tmp_28' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 987 [2/2] (2.82ns)   --->   "%tmp_29 = fcmp_oeq  i32 %bitcast_ln205, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 987 'fcmp' 'tmp_29' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 988 [2/2] (2.82ns)   --->   "%tmp_30 = fcmp_oeq  i32 %bitcast_ln200, i32 %bitcast_ln205" [../src/ban_s3.cpp:205]   --->   Operation 988 'fcmp' 'tmp_30' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 989 'partselect' 'trunc_ln16' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_60 : Operation 990 [1/1] (0.00ns)   --->   "%bitcast_ln206 = bitcast i32 %trunc_ln16" [../src/ban_s3.cpp:206]   --->   Operation 990 'bitcast' 'bitcast_ln206' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_60 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln206_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 991 'partselect' 'trunc_ln206_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_60 : Operation 992 [1/1] (0.00ns)   --->   "%bitcast_ln206_1 = bitcast i32 %trunc_ln206_1" [../src/ban_s3.cpp:206]   --->   Operation 992 'bitcast' 'bitcast_ln206_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_60 : Operation 993 [2/2] (2.82ns)   --->   "%tmp_32 = fcmp_oeq  i32 %bitcast_ln206, i32 %bitcast_ln206_1" [../src/ban_s3.cpp:206]   --->   Operation 993 'fcmp' 'tmp_32' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 57> <Delay = 6.29>
ST_61 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln198_2 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:198]   --->   Operation 994 'trunc' 'trunc_ln198_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_61 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln198_3 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:198]   --->   Operation 995 'trunc' 'trunc_ln198_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_61 : Operation 996 [1/1] (1.26ns)   --->   "%pbp_1 = icmp_sgt  i32 %trunc_ln198_3, i32 %trunc_ln198_2" [../src/ban_s3.cpp:198]   --->   Operation 996 'icmp' 'pbp_1' <Predicate = (op_read == 10)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 997 [1/1] (1.26ns)   --->   "%bpp_1 = icmp_slt  i32 %trunc_ln198_3, i32 %trunc_ln198_2" [../src/ban_s3.cpp:199]   --->   Operation 997 'icmp' 'bpp_1' <Predicate = (op_read == 10)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 998 'partselect' 'tmp_33' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_61 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 999 'partselect' 'trunc_ln200_8' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_61 : Operation 1000 [1/1] (0.86ns)   --->   "%icmp_ln200_4 = icmp_ne  i8 %tmp_33, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 1000 'icmp' 'icmp_ln200_4' <Predicate = (op_read == 10)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1001 [1/1] (1.21ns)   --->   "%icmp_ln200_5 = icmp_eq  i23 %trunc_ln200_8, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 1001 'icmp' 'icmp_ln200_5' <Predicate = (op_read == 10)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1002 [1/1] (0.48ns)   --->   "%or_ln200_8 = or i1 %icmp_ln200_5, i1 %icmp_ln200_4" [../src/ban_s3.cpp:200]   --->   Operation 1002 'or' 'or_ln200_8' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1003 [1/2] (2.82ns)   --->   "%tmp_34 = fcmp_ogt  i32 %bitcast_ln205_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1003 'fcmp' 'tmp_34' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1004 [1/1] (0.48ns)   --->   "%and_ln200_12 = and i1 %or_ln200_8, i1 %tmp_34" [../src/ban_s3.cpp:200]   --->   Operation 1004 'and' 'and_ln200_12' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 1005 'partselect' 'tmp_35' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_61 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 1006 'partselect' 'trunc_ln200_9' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_61 : Operation 1007 [1/1] (0.86ns)   --->   "%icmp_ln200_6 = icmp_ne  i8 %tmp_35, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 1007 'icmp' 'icmp_ln200_6' <Predicate = (op_read == 10)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1008 [1/1] (1.21ns)   --->   "%icmp_ln200_7 = icmp_eq  i23 %trunc_ln200_9, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 1008 'icmp' 'icmp_ln200_7' <Predicate = (op_read == 10)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1009 [1/1] (0.48ns)   --->   "%or_ln200_9 = or i1 %icmp_ln200_7, i1 %icmp_ln200_6" [../src/ban_s3.cpp:200]   --->   Operation 1009 'or' 'or_ln200_9' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1010 [1/2] (2.82ns)   --->   "%tmp_36 = fcmp_olt  i32 %bitcast_ln200_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1010 'fcmp' 'tmp_36' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1011 [1/1] (0.48ns)   --->   "%and_ln200_13 = and i1 %or_ln200_9, i1 %tmp_36" [../src/ban_s3.cpp:200]   --->   Operation 1011 'and' 'and_ln200_13' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1012 [1/2] (2.82ns)   --->   "%tmp_37 = fcmp_oeq  i32 %bitcast_ln200_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1012 'fcmp' 'tmp_37' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1013 [1/1] (0.48ns)   --->   "%and_ln200_14 = and i1 %or_ln200_9, i1 %tmp_37" [../src/ban_s3.cpp:200]   --->   Operation 1013 'and' 'and_ln200_14' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_2)   --->   "%xor_ln198_1 = xor i1 %pbp_1, i1 1" [../src/ban_s3.cpp:198]   --->   Operation 1014 'xor' 'xor_ln198_1' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1015 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln199_2 = and i1 %bpp_1, i1 %xor_ln198_1" [../src/ban_s3.cpp:199]   --->   Operation 1015 'and' 'and_ln199_2' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_17)   --->   "%xor_ln200_3 = xor i1 %and_ln200_13, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1016 'xor' 'xor_ln200_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_17)   --->   "%and_ln200_15 = and i1 %and_ln199_2, i1 %xor_ln200_3" [../src/ban_s3.cpp:200]   --->   Operation 1017 'and' 'and_ln200_15' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_17)   --->   "%and_ln200_16 = and i1 %and_ln200_15, i1 %and_ln200_14" [../src/ban_s3.cpp:200]   --->   Operation 1018 'and' 'and_ln200_16' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_17)   --->   "%or_ln200_10 = or i1 %pbp_1, i1 %and_ln200_16" [../src/ban_s3.cpp:200]   --->   Operation 1019 'or' 'or_ln200_10' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1020 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln200_17 = and i1 %or_ln200_10, i1 %and_ln200_12" [../src/ban_s3.cpp:200]   --->   Operation 1020 'and' 'and_ln200_17' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%xor_ln200_4 = xor i1 %and_ln200_12, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1021 'xor' 'xor_ln200_4' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1022 [1/2] (2.82ns)   --->   "%tmp_38 = fcmp_oeq  i32 %bitcast_ln205_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1022 'fcmp' 'tmp_38' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%and_ln200_18 = and i1 %or_ln200_8, i1 %tmp_38" [../src/ban_s3.cpp:200]   --->   Operation 1023 'and' 'and_ln200_18' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%and_ln200_19 = and i1 %pbp_1, i1 %xor_ln200_4" [../src/ban_s3.cpp:200]   --->   Operation 1024 'and' 'and_ln200_19' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%and_ln200_20 = and i1 %and_ln200_18, i1 %and_ln200_13" [../src/ban_s3.cpp:200]   --->   Operation 1025 'and' 'and_ln200_20' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%and_ln200_21 = and i1 %and_ln200_20, i1 %and_ln200_19" [../src/ban_s3.cpp:200]   --->   Operation 1026 'and' 'and_ln200_21' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1027 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln200_11 = or i1 %and_ln200_21, i1 %and_ln200_17" [../src/ban_s3.cpp:200]   --->   Operation 1027 'or' 'or_ln200_11' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1028 [1/1] (1.26ns)   --->   "%icmp_ln199_2 = icmp_ne  i32 %trunc_ln198_3, i32 %trunc_ln198_2" [../src/ban_s3.cpp:199]   --->   Operation 1028 'icmp' 'icmp_ln199_2' <Predicate = (op_read == 10)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%and_ln199_3 = and i1 %or_ln200_11, i1 %icmp_ln199_2" [../src/ban_s3.cpp:199]   --->   Operation 1029 'and' 'and_ln199_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%and_ln200_22 = and i1 %and_ln199_2, i1 %and_ln200_13" [../src/ban_s3.cpp:200]   --->   Operation 1030 'and' 'and_ln200_22' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%or_ln200_12 = or i1 %and_ln200_22, i1 %and_ln199_3" [../src/ban_s3.cpp:200]   --->   Operation 1031 'or' 'or_ln200_12' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_15)   --->   "%xor_ln200_5 = xor i1 %bpp_1, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1032 'xor' 'xor_ln200_5' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_15)   --->   "%or_ln200_13 = or i1 %pbp_1, i1 %xor_ln200_5" [../src/ban_s3.cpp:200]   --->   Operation 1033 'or' 'or_ln200_13' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_15)   --->   "%or_ln200_14 = or i1 %and_ln200_13, i1 %or_ln200_13" [../src/ban_s3.cpp:200]   --->   Operation 1034 'or' 'or_ln200_14' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1035 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln200_15 = or i1 %and_ln200_14, i1 %or_ln200_14" [../src/ban_s3.cpp:200]   --->   Operation 1035 'or' 'or_ln200_15' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1036 [1/1] (0.48ns) (out node of the LUT)   --->   "%deq_p_1 = and i1 %or_ln200_12, i1 %or_ln200_15" [../src/ban_s3.cpp:200]   --->   Operation 1036 'and' 'deq_p_1' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1037 [1/1] (0.48ns)   --->   "%and_ln205_2 = and i1 %or_ln200_9, i1 %or_ln200_8" [../src/ban_s3.cpp:205]   --->   Operation 1037 'and' 'and_ln205_2' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1038 [1/2] (2.82ns)   --->   "%tmp_39 = fcmp_oeq  i32 %bitcast_ln200_1, i32 %bitcast_ln205_1" [../src/ban_s3.cpp:205]   --->   Operation 1038 'fcmp' 'tmp_39' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1039 [1/1] (0.48ns)   --->   "%eq0_1 = and i1 %and_ln205_2, i1 %tmp_39" [../src/ban_s3.cpp:205]   --->   Operation 1039 'and' 'eq0_1' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 1040 'partselect' 'tmp_40' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_61 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln206_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 1041 'partselect' 'trunc_ln206_s' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_61 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 1042 'partselect' 'tmp_41' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_61 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln206_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 1043 'partselect' 'trunc_ln206_10' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_61 : Operation 1044 [1/1] (0.86ns)   --->   "%icmp_ln206_4 = icmp_ne  i8 %tmp_40, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 1044 'icmp' 'icmp_ln206_4' <Predicate = (op_read == 10)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1045 [1/1] (1.21ns)   --->   "%icmp_ln206_5 = icmp_eq  i23 %trunc_ln206_s, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 1045 'icmp' 'icmp_ln206_5' <Predicate = (op_read == 10)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_2)   --->   "%or_ln206_2 = or i1 %icmp_ln206_5, i1 %icmp_ln206_4" [../src/ban_s3.cpp:206]   --->   Operation 1046 'or' 'or_ln206_2' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1047 [1/1] (0.86ns)   --->   "%icmp_ln206_6 = icmp_ne  i8 %tmp_41, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 1047 'icmp' 'icmp_ln206_6' <Predicate = (op_read == 10)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1048 [1/1] (1.21ns)   --->   "%icmp_ln206_7 = icmp_eq  i23 %trunc_ln206_10, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 1048 'icmp' 'icmp_ln206_7' <Predicate = (op_read == 10)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_2)   --->   "%or_ln206_3 = or i1 %icmp_ln206_7, i1 %icmp_ln206_6" [../src/ban_s3.cpp:206]   --->   Operation 1049 'or' 'or_ln206_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1050 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln206_2 = and i1 %or_ln206_2, i1 %or_ln206_3" [../src/ban_s3.cpp:206]   --->   Operation 1050 'and' 'and_ln206_2' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1051 [1/2] (2.82ns)   --->   "%tmp_42 = fcmp_oeq  i32 %bitcast_ln206_2, i32 %bitcast_ln206_3" [../src/ban_s3.cpp:206]   --->   Operation 1051 'fcmp' 'tmp_42' <Predicate = (op_read == 10)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1052 [1/1] (0.48ns)   --->   "%eq1_1 = and i1 %and_ln206_2, i1 %tmp_42" [../src/ban_s3.cpp:206]   --->   Operation 1052 'and' 'eq1_1' <Predicate = (op_read == 10)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1053 [1/1] (1.52ns)   --->   "%br_ln209 = br i1 %deq_p_1, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1053 'br' 'br_ln209' <Predicate = (op_read == 10)> <Delay = 1.52>
ST_61 : Operation 1054 [1/1] (1.26ns)   --->   "%icmp_ln209_1 = icmp_eq  i32 %trunc_ln198_3, i32 %trunc_ln198_2" [../src/ban_s3.cpp:209]   --->   Operation 1054 'icmp' 'icmp_ln209_1' <Predicate = (op_read == 10 & !deq_p_1)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1055 [1/1] (1.52ns)   --->   "%br_ln209 = br i1 %icmp_ln209_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:209]   --->   Operation 1055 'br' 'br_ln209' <Predicate = (op_read == 10 & !deq_p_1)> <Delay = 1.52>
ST_61 : Operation 1056 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %eq0_1, void, void %.critedge18.i.i" [../src/ban_s3.cpp:209]   --->   Operation 1056 'br' 'br_ln209' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1)> <Delay = 0.00>
ST_61 : Operation 1057 [2/2] (2.82ns)   --->   "%tmp_149 = fcmp_olt  i32 %bitcast_ln200_1, i32 %bitcast_ln205_1" [../src/ban_s3.cpp:209]   --->   Operation 1057 'fcmp' 'tmp_149' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & !eq0_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1058 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %eq1_1, void, void %.critedge19.i.i" [../src/ban_s3.cpp:209]   --->   Operation 1058 'br' 'br_ln209' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1)> <Delay = 0.00>
ST_61 : Operation 1059 [2/2] (2.82ns)   --->   "%tmp_165 = fcmp_olt  i32 %bitcast_ln206_2, i32 %bitcast_ln206_3" [../src/ban_s3.cpp:209]   --->   Operation 1059 'fcmp' 'tmp_165' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & !eq1_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln209_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 1060 'partselect' 'trunc_ln209_2' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_61 : Operation 1061 [1/1] (0.00ns)   --->   "%bitcast_ln209_2 = bitcast i32 %trunc_ln209_2" [../src/ban_s3.cpp:209]   --->   Operation 1061 'bitcast' 'bitcast_ln209_2' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_61 : Operation 1062 [1/1] (0.00ns)   --->   "%trunc_ln209_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 1062 'partselect' 'trunc_ln209_3' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_61 : Operation 1063 [1/1] (0.00ns)   --->   "%bitcast_ln209_3 = bitcast i32 %trunc_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 1063 'bitcast' 'bitcast_ln209_3' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_61 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 1064 'partselect' 'tmp_162' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_61 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln209_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 1065 'partselect' 'trunc_ln209_13' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_61 : Operation 1066 [1/1] (0.86ns)   --->   "%icmp_ln209_16 = icmp_ne  i8 %tmp_162, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1066 'icmp' 'icmp_ln209_16' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1067 [1/1] (1.21ns)   --->   "%icmp_ln209_17 = icmp_eq  i23 %trunc_ln209_13, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1067 'icmp' 'icmp_ln209_17' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1068 [2/2] (2.82ns)   --->   "%tmp_164 = fcmp_olt  i32 %bitcast_ln209_2, i32 %bitcast_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 1068 'fcmp' 'tmp_164' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:198]   --->   Operation 1069 'trunc' 'trunc_ln198' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_61 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln198_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:198]   --->   Operation 1070 'trunc' 'trunc_ln198_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_61 : Operation 1071 [1/1] (1.26ns)   --->   "%pbp = icmp_sgt  i32 %trunc_ln198_1, i32 %trunc_ln198" [../src/ban_s3.cpp:198]   --->   Operation 1071 'icmp' 'pbp' <Predicate = (op_read == 9)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1072 [1/1] (1.26ns)   --->   "%bpp = icmp_slt  i32 %trunc_ln198_1, i32 %trunc_ln198" [../src/ban_s3.cpp:199]   --->   Operation 1072 'icmp' 'bpp' <Predicate = (op_read == 9)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 1073 'partselect' 'tmp_24' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_61 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 1074 'partselect' 'trunc_ln200_4' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_61 : Operation 1075 [1/1] (0.86ns)   --->   "%icmp_ln200 = icmp_ne  i8 %tmp_24, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 1075 'icmp' 'icmp_ln200' <Predicate = (op_read == 9)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1076 [1/1] (1.21ns)   --->   "%icmp_ln200_1 = icmp_eq  i23 %trunc_ln200_4, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 1076 'icmp' 'icmp_ln200_1' <Predicate = (op_read == 9)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1077 [1/1] (0.48ns)   --->   "%or_ln200 = or i1 %icmp_ln200_1, i1 %icmp_ln200" [../src/ban_s3.cpp:200]   --->   Operation 1077 'or' 'or_ln200' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1078 [1/2] (2.82ns)   --->   "%tmp_25 = fcmp_ogt  i32 %bitcast_ln205, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1078 'fcmp' 'tmp_25' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1079 [1/1] (0.48ns)   --->   "%and_ln200 = and i1 %or_ln200, i1 %tmp_25" [../src/ban_s3.cpp:200]   --->   Operation 1079 'and' 'and_ln200' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 1080 'partselect' 'tmp_26' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_61 : Operation 1081 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 1081 'partselect' 'trunc_ln200_5' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_61 : Operation 1082 [1/1] (0.86ns)   --->   "%icmp_ln200_2 = icmp_ne  i8 %tmp_26, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 1082 'icmp' 'icmp_ln200_2' <Predicate = (op_read == 9)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1083 [1/1] (1.21ns)   --->   "%icmp_ln200_3 = icmp_eq  i23 %trunc_ln200_5, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 1083 'icmp' 'icmp_ln200_3' <Predicate = (op_read == 9)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1084 [1/1] (0.48ns)   --->   "%or_ln200_1 = or i1 %icmp_ln200_3, i1 %icmp_ln200_2" [../src/ban_s3.cpp:200]   --->   Operation 1084 'or' 'or_ln200_1' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1085 [1/2] (2.82ns)   --->   "%tmp_27 = fcmp_olt  i32 %bitcast_ln200, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1085 'fcmp' 'tmp_27' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1086 [1/1] (0.48ns)   --->   "%and_ln200_1 = and i1 %or_ln200_1, i1 %tmp_27" [../src/ban_s3.cpp:200]   --->   Operation 1086 'and' 'and_ln200_1' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1087 [1/2] (2.82ns)   --->   "%tmp_28 = fcmp_oeq  i32 %bitcast_ln200, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1087 'fcmp' 'tmp_28' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1088 [1/1] (0.48ns)   --->   "%and_ln200_2 = and i1 %or_ln200_1, i1 %tmp_28" [../src/ban_s3.cpp:200]   --->   Operation 1088 'and' 'and_ln200_2' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln199)   --->   "%xor_ln198 = xor i1 %pbp, i1 1" [../src/ban_s3.cpp:198]   --->   Operation 1089 'xor' 'xor_ln198' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1090 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln199 = and i1 %bpp, i1 %xor_ln198" [../src/ban_s3.cpp:199]   --->   Operation 1090 'and' 'and_ln199' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_5)   --->   "%xor_ln200 = xor i1 %and_ln200_1, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1091 'xor' 'xor_ln200' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_5)   --->   "%and_ln200_3 = and i1 %and_ln199, i1 %xor_ln200" [../src/ban_s3.cpp:200]   --->   Operation 1092 'and' 'and_ln200_3' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_5)   --->   "%and_ln200_4 = and i1 %and_ln200_3, i1 %and_ln200_2" [../src/ban_s3.cpp:200]   --->   Operation 1093 'and' 'and_ln200_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_5)   --->   "%or_ln200_2 = or i1 %pbp, i1 %and_ln200_4" [../src/ban_s3.cpp:200]   --->   Operation 1094 'or' 'or_ln200_2' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1095 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln200_5 = and i1 %or_ln200_2, i1 %and_ln200" [../src/ban_s3.cpp:200]   --->   Operation 1095 'and' 'and_ln200_5' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_3)   --->   "%xor_ln200_1 = xor i1 %and_ln200, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1096 'xor' 'xor_ln200_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1097 [1/2] (2.82ns)   --->   "%tmp_29 = fcmp_oeq  i32 %bitcast_ln205, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1097 'fcmp' 'tmp_29' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_3)   --->   "%and_ln200_6 = and i1 %or_ln200, i1 %tmp_29" [../src/ban_s3.cpp:200]   --->   Operation 1098 'and' 'and_ln200_6' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_3)   --->   "%and_ln200_7 = and i1 %pbp, i1 %xor_ln200_1" [../src/ban_s3.cpp:200]   --->   Operation 1099 'and' 'and_ln200_7' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_3)   --->   "%and_ln200_8 = and i1 %and_ln200_6, i1 %and_ln200_1" [../src/ban_s3.cpp:200]   --->   Operation 1100 'and' 'and_ln200_8' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_3)   --->   "%and_ln200_9 = and i1 %and_ln200_8, i1 %and_ln200_7" [../src/ban_s3.cpp:200]   --->   Operation 1101 'and' 'and_ln200_9' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1102 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln200_3 = or i1 %and_ln200_9, i1 %and_ln200_5" [../src/ban_s3.cpp:200]   --->   Operation 1102 'or' 'or_ln200_3' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1103 [1/1] (1.26ns)   --->   "%icmp_ln199 = icmp_ne  i32 %trunc_ln198_1, i32 %trunc_ln198" [../src/ban_s3.cpp:199]   --->   Operation 1103 'icmp' 'icmp_ln199' <Predicate = (op_read == 9)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%and_ln199_1 = and i1 %or_ln200_3, i1 %icmp_ln199" [../src/ban_s3.cpp:199]   --->   Operation 1104 'and' 'and_ln199_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%and_ln200_10 = and i1 %and_ln199, i1 %and_ln200_1" [../src/ban_s3.cpp:200]   --->   Operation 1105 'and' 'and_ln200_10' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%or_ln200_4 = or i1 %and_ln200_10, i1 %and_ln199_1" [../src/ban_s3.cpp:200]   --->   Operation 1106 'or' 'or_ln200_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_7)   --->   "%xor_ln200_2 = xor i1 %bpp, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1107 'xor' 'xor_ln200_2' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_7)   --->   "%or_ln200_5 = or i1 %pbp, i1 %xor_ln200_2" [../src/ban_s3.cpp:200]   --->   Operation 1108 'or' 'or_ln200_5' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_7)   --->   "%or_ln200_6 = or i1 %and_ln200_1, i1 %or_ln200_5" [../src/ban_s3.cpp:200]   --->   Operation 1109 'or' 'or_ln200_6' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1110 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln200_7 = or i1 %and_ln200_2, i1 %or_ln200_6" [../src/ban_s3.cpp:200]   --->   Operation 1110 'or' 'or_ln200_7' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1111 [1/1] (0.48ns) (out node of the LUT)   --->   "%deq_p = and i1 %or_ln200_4, i1 %or_ln200_7" [../src/ban_s3.cpp:200]   --->   Operation 1111 'and' 'deq_p' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1112 [1/1] (0.48ns)   --->   "%and_ln205 = and i1 %or_ln200_1, i1 %or_ln200" [../src/ban_s3.cpp:205]   --->   Operation 1112 'and' 'and_ln205' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1113 [1/2] (2.82ns)   --->   "%tmp_30 = fcmp_oeq  i32 %bitcast_ln200, i32 %bitcast_ln205" [../src/ban_s3.cpp:205]   --->   Operation 1113 'fcmp' 'tmp_30' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1114 [1/1] (0.48ns)   --->   "%eq0 = and i1 %and_ln205, i1 %tmp_30" [../src/ban_s3.cpp:205]   --->   Operation 1114 'and' 'eq0' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 1115 'partselect' 'tmp_s' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_61 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln206_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 1116 'partselect' 'trunc_ln206_8' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_61 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 1117 'partselect' 'tmp_31' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_61 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln206_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 1118 'partselect' 'trunc_ln206_9' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_61 : Operation 1119 [1/1] (0.86ns)   --->   "%icmp_ln206 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 1119 'icmp' 'icmp_ln206' <Predicate = (op_read == 9)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1120 [1/1] (1.21ns)   --->   "%icmp_ln206_1 = icmp_eq  i23 %trunc_ln206_8, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 1120 'icmp' 'icmp_ln206_1' <Predicate = (op_read == 9)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node and_ln206)   --->   "%or_ln206 = or i1 %icmp_ln206_1, i1 %icmp_ln206" [../src/ban_s3.cpp:206]   --->   Operation 1121 'or' 'or_ln206' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1122 [1/1] (0.86ns)   --->   "%icmp_ln206_2 = icmp_ne  i8 %tmp_31, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 1122 'icmp' 'icmp_ln206_2' <Predicate = (op_read == 9)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1123 [1/1] (1.21ns)   --->   "%icmp_ln206_3 = icmp_eq  i23 %trunc_ln206_9, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 1123 'icmp' 'icmp_ln206_3' <Predicate = (op_read == 9)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node and_ln206)   --->   "%or_ln206_1 = or i1 %icmp_ln206_3, i1 %icmp_ln206_2" [../src/ban_s3.cpp:206]   --->   Operation 1124 'or' 'or_ln206_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1125 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln206 = and i1 %or_ln206, i1 %or_ln206_1" [../src/ban_s3.cpp:206]   --->   Operation 1125 'and' 'and_ln206' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1126 [1/2] (2.82ns)   --->   "%tmp_32 = fcmp_oeq  i32 %bitcast_ln206, i32 %bitcast_ln206_1" [../src/ban_s3.cpp:206]   --->   Operation 1126 'fcmp' 'tmp_32' <Predicate = (op_read == 9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1127 [1/1] (0.48ns)   --->   "%eq1 = and i1 %and_ln206, i1 %tmp_32" [../src/ban_s3.cpp:206]   --->   Operation 1127 'and' 'eq1' <Predicate = (op_read == 9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1128 [1/1] (1.52ns)   --->   "%br_ln209 = br i1 %deq_p, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1128 'br' 'br_ln209' <Predicate = (op_read == 9)> <Delay = 1.52>
ST_61 : Operation 1129 [1/1] (1.26ns)   --->   "%icmp_ln209 = icmp_eq  i32 %trunc_ln198_1, i32 %trunc_ln198" [../src/ban_s3.cpp:209]   --->   Operation 1129 'icmp' 'icmp_ln209' <Predicate = (op_read == 9 & !deq_p)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1130 [1/1] (1.52ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:209]   --->   Operation 1130 'br' 'br_ln209' <Predicate = (op_read == 9 & !deq_p)> <Delay = 1.52>
ST_61 : Operation 1131 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %eq0, void, void %.critedge18.i" [../src/ban_s3.cpp:209]   --->   Operation 1131 'br' 'br_ln209' <Predicate = (op_read == 9 & !deq_p & icmp_ln209)> <Delay = 0.00>
ST_61 : Operation 1132 [2/2] (2.82ns)   --->   "%tmp_148 = fcmp_olt  i32 %bitcast_ln200, i32 %bitcast_ln205" [../src/ban_s3.cpp:209]   --->   Operation 1132 'fcmp' 'tmp_148' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & !eq0)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1133 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %eq1, void, void %.critedge19.i" [../src/ban_s3.cpp:209]   --->   Operation 1133 'br' 'br_ln209' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0)> <Delay = 0.00>
ST_61 : Operation 1134 [2/2] (2.82ns)   --->   "%tmp_161 = fcmp_olt  i32 %bitcast_ln206, i32 %bitcast_ln206_1" [../src/ban_s3.cpp:209]   --->   Operation 1134 'fcmp' 'tmp_161' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & !eq1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 1135 'partselect' 'trunc_ln17' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_61 : Operation 1136 [1/1] (0.00ns)   --->   "%bitcast_ln209 = bitcast i32 %trunc_ln17" [../src/ban_s3.cpp:209]   --->   Operation 1136 'bitcast' 'bitcast_ln209' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_61 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 1137 'partselect' 'trunc_ln209_1' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_61 : Operation 1138 [1/1] (0.00ns)   --->   "%bitcast_ln209_1 = bitcast i32 %trunc_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 1138 'bitcast' 'bitcast_ln209_1' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_61 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 1139 'partselect' 'tmp_159' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_61 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln209_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 1140 'partselect' 'trunc_ln209_12' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_61 : Operation 1141 [1/1] (0.86ns)   --->   "%icmp_ln209_14 = icmp_ne  i8 %tmp_159, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1141 'icmp' 'icmp_ln209_14' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1142 [1/1] (1.21ns)   --->   "%icmp_ln209_15 = icmp_eq  i23 %trunc_ln209_12, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1142 'icmp' 'icmp_ln209_15' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1143 [2/2] (2.82ns)   --->   "%tmp_160 = fcmp_olt  i32 %bitcast_ln209, i32 %bitcast_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 1143 'fcmp' 'tmp_160' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 58> <Delay = 3.30>
ST_62 : Operation 1144 [1/2] (2.82ns)   --->   "%tmp_149 = fcmp_olt  i32 %bitcast_ln200_1, i32 %bitcast_ln205_1" [../src/ban_s3.cpp:209]   --->   Operation 1144 'fcmp' 'tmp_149' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1145 [1/1] (0.48ns)   --->   "%and_ln209_13 = and i1 %and_ln205_2, i1 %tmp_149" [../src/ban_s3.cpp:209]   --->   Operation 1145 'and' 'and_ln209_13' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1146 [1/1] (1.52ns)   --->   "%br_ln209 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1146 'br' 'br_ln209' <Predicate = true> <Delay = 1.52>

State 63 <SV = 58> <Delay = 3.30>
ST_63 : Operation 1147 [1/2] (2.82ns)   --->   "%tmp_165 = fcmp_olt  i32 %bitcast_ln206_2, i32 %bitcast_ln206_3" [../src/ban_s3.cpp:209]   --->   Operation 1147 'fcmp' 'tmp_165' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1148 [1/1] (0.48ns)   --->   "%and_ln209_19 = and i1 %and_ln206_2, i1 %tmp_165" [../src/ban_s3.cpp:209]   --->   Operation 1148 'and' 'and_ln209_19' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1149 [1/1] (1.52ns)   --->   "%br_ln209 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1149 'br' 'br_ln209' <Predicate = true> <Delay = 1.52>

State 64 <SV = 58> <Delay = 3.30>
ST_64 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 1150 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln209_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 1151 'partselect' 'trunc_ln209_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_18)   --->   "%or_ln209_8 = or i1 %icmp_ln209_17, i1 %icmp_ln209_16" [../src/ban_s3.cpp:209]   --->   Operation 1152 'or' 'or_ln209_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1153 [1/1] (0.86ns)   --->   "%icmp_ln209_18 = icmp_ne  i8 %tmp_163, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1153 'icmp' 'icmp_ln209_18' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1154 [1/1] (1.21ns)   --->   "%icmp_ln209_19 = icmp_eq  i23 %trunc_ln209_14, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1154 'icmp' 'icmp_ln209_19' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_18)   --->   "%or_ln209_9 = or i1 %icmp_ln209_19, i1 %icmp_ln209_18" [../src/ban_s3.cpp:209]   --->   Operation 1155 'or' 'or_ln209_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_18)   --->   "%and_ln209_17 = and i1 %or_ln209_8, i1 %or_ln209_9" [../src/ban_s3.cpp:209]   --->   Operation 1156 'and' 'and_ln209_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1157 [1/2] (2.82ns)   --->   "%tmp_164 = fcmp_olt  i32 %bitcast_ln209_2, i32 %bitcast_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 1157 'fcmp' 'tmp_164' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1158 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln209_18 = and i1 %and_ln209_17, i1 %tmp_164" [../src/ban_s3.cpp:209]   --->   Operation 1158 'and' 'and_ln209_18' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1159 [1/1] (1.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1159 'br' 'br_ln0' <Predicate = true> <Delay = 1.52>

State 65 <SV = 58> <Delay = 3.30>
ST_65 : Operation 1160 [1/2] (2.82ns)   --->   "%tmp_148 = fcmp_olt  i32 %bitcast_ln200, i32 %bitcast_ln205" [../src/ban_s3.cpp:209]   --->   Operation 1160 'fcmp' 'tmp_148' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1161 [1/1] (0.48ns)   --->   "%and_ln209_12 = and i1 %and_ln205, i1 %tmp_148" [../src/ban_s3.cpp:209]   --->   Operation 1161 'and' 'and_ln209_12' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1162 [1/1] (1.52ns)   --->   "%br_ln209 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1162 'br' 'br_ln209' <Predicate = true> <Delay = 1.52>

State 66 <SV = 58> <Delay = 3.30>
ST_66 : Operation 1163 [1/2] (2.82ns)   --->   "%tmp_161 = fcmp_olt  i32 %bitcast_ln206, i32 %bitcast_ln206_1" [../src/ban_s3.cpp:209]   --->   Operation 1163 'fcmp' 'tmp_161' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1164 [1/1] (0.48ns)   --->   "%and_ln209_16 = and i1 %and_ln206, i1 %tmp_161" [../src/ban_s3.cpp:209]   --->   Operation 1164 'and' 'and_ln209_16' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1165 [1/1] (1.52ns)   --->   "%br_ln209 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1165 'br' 'br_ln209' <Predicate = true> <Delay = 1.52>

State 67 <SV = 58> <Delay = 3.30>
ST_67 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 1166 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1167 [1/1] (0.00ns)   --->   "%trunc_ln209_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 1167 'partselect' 'trunc_ln209_11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1168 [1/1] (0.86ns)   --->   "%icmp_ln209_12 = icmp_ne  i8 %tmp_158, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1168 'icmp' 'icmp_ln209_12' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1169 [1/1] (1.21ns)   --->   "%icmp_ln209_13 = icmp_eq  i23 %trunc_ln209_11, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1169 'icmp' 'icmp_ln209_13' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_15)   --->   "%or_ln209_6 = or i1 %icmp_ln209_13, i1 %icmp_ln209_12" [../src/ban_s3.cpp:209]   --->   Operation 1170 'or' 'or_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_15)   --->   "%or_ln209_7 = or i1 %icmp_ln209_15, i1 %icmp_ln209_14" [../src/ban_s3.cpp:209]   --->   Operation 1171 'or' 'or_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_15)   --->   "%and_ln209_14 = and i1 %or_ln209_6, i1 %or_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 1172 'and' 'and_ln209_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1173 [1/2] (2.82ns)   --->   "%tmp_160 = fcmp_olt  i32 %bitcast_ln209, i32 %bitcast_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 1173 'fcmp' 'tmp_160' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1174 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln209_15 = and i1 %and_ln209_14, i1 %tmp_160" [../src/ban_s3.cpp:209]   --->   Operation 1174 'and' 'and_ln209_15' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1175 [1/1] (1.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1175 'br' 'br_ln0' <Predicate = true> <Delay = 1.52>

State 68 <SV = 1> <Delay = 4.83>
ST_68 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:18]   --->   Operation 1176 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln18_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:18]   --->   Operation 1177 'partselect' 'trunc_ln18_17' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:18]   --->   Operation 1178 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1179 [1/1] (0.00ns)   --->   "%trunc_ln18_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:18]   --->   Operation 1179 'partselect' 'trunc_ln18_18' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1180 [1/1] (0.86ns)   --->   "%icmp_ln18_6 = icmp_ne  i8 %tmp_103, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1180 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1181 [1/1] (1.21ns)   --->   "%icmp_ln18_7 = icmp_eq  i23 %trunc_ln18_17, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1181 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%or_ln18_2 = or i1 %icmp_ln18_7, i1 %icmp_ln18_6" [../src/ban_s3.cpp:18]   --->   Operation 1182 'or' 'or_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1183 [1/1] (0.86ns)   --->   "%icmp_ln18_8 = icmp_ne  i8 %tmp_104, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1183 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1184 [1/1] (1.21ns)   --->   "%icmp_ln18_9 = icmp_eq  i23 %trunc_ln18_18, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1184 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%or_ln18_3 = or i1 %icmp_ln18_9, i1 %icmp_ln18_8" [../src/ban_s3.cpp:18]   --->   Operation 1185 'or' 'or_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%and_ln18_2 = and i1 %or_ln18_2, i1 %or_ln18_3" [../src/ban_s3.cpp:18]   --->   Operation 1186 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1187 [1/2] (2.82ns)   --->   "%tmp_105 = fcmp_oeq  i32 %bitcast_ln18_2, i32 %bitcast_ln18_3" [../src/ban_s3.cpp:18]   --->   Operation 1187 'fcmp' 'tmp_105' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1188 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln18_3 = and i1 %and_ln18_2, i1 %tmp_105" [../src/ban_s3.cpp:18]   --->   Operation 1188 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1189 [1/1] (1.52ns)   --->   "%br_ln18 = br i1 %and_ln18_3, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 1189 'br' 'br_ln18' <Predicate = true> <Delay = 1.52>
ST_68 : Operation 1190 [1/1] (0.00ns)   --->   "%trunc_ln18_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:18]   --->   Operation 1190 'partselect' 'trunc_ln18_10' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_68 : Operation 1191 [1/1] (0.00ns)   --->   "%bitcast_ln18_6 = bitcast i32 %trunc_ln18_10" [../src/ban_s3.cpp:18]   --->   Operation 1191 'bitcast' 'bitcast_ln18_6' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_68 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln18_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:18]   --->   Operation 1192 'partselect' 'trunc_ln18_11' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_68 : Operation 1193 [1/1] (0.00ns)   --->   "%bitcast_ln18_7 = bitcast i32 %trunc_ln18_11" [../src/ban_s3.cpp:18]   --->   Operation 1193 'bitcast' 'bitcast_ln18_7' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_68 : Operation 1194 [2/2] (2.82ns)   --->   "%tmp_128 = fcmp_oeq  i32 %bitcast_ln18_6, i32 %bitcast_ln18_7" [../src/ban_s3.cpp:18]   --->   Operation 1194 'fcmp' 'tmp_128' <Predicate = (and_ln18_3)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 2> <Delay = 4.83>
ST_69 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:18]   --->   Operation 1195 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln18_21 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:18]   --->   Operation 1196 'partselect' 'trunc_ln18_21' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1197 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:18]   --->   Operation 1197 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1198 [1/1] (0.00ns)   --->   "%trunc_ln18_22 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:18]   --->   Operation 1198 'partselect' 'trunc_ln18_22' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1199 [1/1] (0.86ns)   --->   "%icmp_ln18_14 = icmp_ne  i8 %tmp_126, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1199 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1200 [1/1] (1.21ns)   --->   "%icmp_ln18_15 = icmp_eq  i23 %trunc_ln18_21, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1200 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_7)   --->   "%or_ln18_6 = or i1 %icmp_ln18_15, i1 %icmp_ln18_14" [../src/ban_s3.cpp:18]   --->   Operation 1201 'or' 'or_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1202 [1/1] (0.86ns)   --->   "%icmp_ln18_16 = icmp_ne  i8 %tmp_127, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1202 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1203 [1/1] (1.21ns)   --->   "%icmp_ln18_17 = icmp_eq  i23 %trunc_ln18_22, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1203 'icmp' 'icmp_ln18_17' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_7)   --->   "%or_ln18_7 = or i1 %icmp_ln18_17, i1 %icmp_ln18_16" [../src/ban_s3.cpp:18]   --->   Operation 1204 'or' 'or_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_7)   --->   "%and_ln18_6 = and i1 %or_ln18_6, i1 %or_ln18_7" [../src/ban_s3.cpp:18]   --->   Operation 1205 'and' 'and_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1206 [1/2] (2.82ns)   --->   "%tmp_128 = fcmp_oeq  i32 %bitcast_ln18_6, i32 %bitcast_ln18_7" [../src/ban_s3.cpp:18]   --->   Operation 1206 'fcmp' 'tmp_128' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1207 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln18_7 = and i1 %and_ln18_6, i1 %tmp_128" [../src/ban_s3.cpp:18]   --->   Operation 1207 'and' 'and_ln18_7' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1208 [1/1] (1.52ns)   --->   "%br_ln18 = br i1 %and_ln18_7, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 1208 'br' 'br_ln18' <Predicate = true> <Delay = 1.52>

State 70 <SV = 56> <Delay = 2.82>
ST_70 : Operation 1209 [1/1] (0.00ns)   --->   "%trunc_ln18_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:18]   --->   Operation 1209 'partselect' 'trunc_ln18_14' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1210 [1/1] (0.00ns)   --->   "%bitcast_ln18_10 = bitcast i32 %trunc_ln18_14" [../src/ban_s3.cpp:18]   --->   Operation 1210 'bitcast' 'bitcast_ln18_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln18_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:18]   --->   Operation 1211 'partselect' 'trunc_ln18_15' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1212 [1/1] (0.00ns)   --->   "%bitcast_ln18_11 = bitcast i32 %trunc_ln18_15" [../src/ban_s3.cpp:18]   --->   Operation 1212 'bitcast' 'bitcast_ln18_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1213 [2/2] (2.82ns)   --->   "%tmp_147 = fcmp_oeq  i32 %bitcast_ln18_10, i32 %bitcast_ln18_11" [../src/ban_s3.cpp:18]   --->   Operation 1213 'fcmp' 'tmp_147' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 57> <Delay = 3.30>
ST_71 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_interface.cpp:10]   --->   Operation 1214 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_interface.cpp:10]   --->   Operation 1215 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_interface.cpp:10]   --->   Operation 1216 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_interface.cpp:10]   --->   Operation 1217 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1218 [1/1] (0.86ns)   --->   "%notlhs745 = icmp_ne  i8 %tmp_145, i8 255" [../src/ban_interface.cpp:10]   --->   Operation 1218 'icmp' 'notlhs745' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1219 [1/1] (1.21ns)   --->   "%notrhs746 = icmp_eq  i23 %tmp_4, i23 0" [../src/ban_interface.cpp:10]   --->   Operation 1219 'icmp' 'notrhs746' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty = or i1 %notrhs746, i1 %notlhs745" [../src/ban_interface.cpp:10]   --->   Operation 1220 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1221 [1/1] (0.86ns)   --->   "%notlhs747 = icmp_ne  i8 %tmp_146, i8 255" [../src/ban_interface.cpp:10]   --->   Operation 1221 'icmp' 'notlhs747' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1222 [1/1] (1.21ns)   --->   "%notrhs748 = icmp_eq  i23 %tmp_6, i23 0" [../src/ban_interface.cpp:10]   --->   Operation 1222 'icmp' 'notrhs748' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_9 = or i1 %notrhs748, i1 %notlhs747" [../src/ban_interface.cpp:10]   --->   Operation 1223 'or' 'empty_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_10 = and i1 %empty, i1 %empty_9" [../src/ban_interface.cpp:10]   --->   Operation 1224 'and' 'empty_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1225 [1/2] (2.82ns)   --->   "%tmp_147 = fcmp_oeq  i32 %bitcast_ln18_10, i32 %bitcast_ln18_11" [../src/ban_s3.cpp:18]   --->   Operation 1225 'fcmp' 'tmp_147' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_11 = and i1 %empty_10, i1 %tmp_147" [../src/ban_interface.cpp:10]   --->   Operation 1226 'and' 'empty_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1227 [1/1] (0.48ns) (out node of the LUT)   --->   "%empty_12 = xor i1 %empty_11, i1 1" [../src/ban_interface.cpp:10]   --->   Operation 1227 'xor' 'empty_12' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1228 [1/1] (1.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1228 'br' 'br_ln0' <Predicate = true> <Delay = 1.52>

State 72 <SV = 1> <Delay = 4.83>
ST_72 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:18]   --->   Operation 1229 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1230 [1/1] (0.00ns)   --->   "%trunc_ln18_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:18]   --->   Operation 1230 'partselect' 'trunc_ln18_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:18]   --->   Operation 1231 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln18_16 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:18]   --->   Operation 1232 'partselect' 'trunc_ln18_16' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1233 [1/1] (0.86ns)   --->   "%icmp_ln18_2 = icmp_ne  i8 %tmp_100, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1233 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1234 [1/1] (1.21ns)   --->   "%icmp_ln18_3 = icmp_eq  i23 %trunc_ln18_s, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1234 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%or_ln18 = or i1 %icmp_ln18_3, i1 %icmp_ln18_2" [../src/ban_s3.cpp:18]   --->   Operation 1235 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1236 [1/1] (0.86ns)   --->   "%icmp_ln18_4 = icmp_ne  i8 %tmp_101, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1236 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1237 [1/1] (1.21ns)   --->   "%icmp_ln18_5 = icmp_eq  i23 %trunc_ln18_16, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1237 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%or_ln18_1 = or i1 %icmp_ln18_5, i1 %icmp_ln18_4" [../src/ban_s3.cpp:18]   --->   Operation 1238 'or' 'or_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%and_ln18 = and i1 %or_ln18, i1 %or_ln18_1" [../src/ban_s3.cpp:18]   --->   Operation 1239 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1240 [1/2] (2.82ns)   --->   "%tmp_102 = fcmp_oeq  i32 %bitcast_ln18, i32 %bitcast_ln18_1" [../src/ban_s3.cpp:18]   --->   Operation 1240 'fcmp' 'tmp_102' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1241 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln18_1 = and i1 %and_ln18, i1 %tmp_102" [../src/ban_s3.cpp:18]   --->   Operation 1241 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1242 [1/1] (1.52ns)   --->   "%br_ln18 = br i1 %and_ln18_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 1242 'br' 'br_ln18' <Predicate = true> <Delay = 1.52>
ST_72 : Operation 1243 [1/1] (0.00ns)   --->   "%trunc_ln18_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:18]   --->   Operation 1243 'partselect' 'trunc_ln18_8' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_72 : Operation 1244 [1/1] (0.00ns)   --->   "%bitcast_ln18_4 = bitcast i32 %trunc_ln18_8" [../src/ban_s3.cpp:18]   --->   Operation 1244 'bitcast' 'bitcast_ln18_4' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_72 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln18_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:18]   --->   Operation 1245 'partselect' 'trunc_ln18_9' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_72 : Operation 1246 [1/1] (0.00ns)   --->   "%bitcast_ln18_5 = bitcast i32 %trunc_ln18_9" [../src/ban_s3.cpp:18]   --->   Operation 1246 'bitcast' 'bitcast_ln18_5' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_72 : Operation 1247 [2/2] (2.82ns)   --->   "%tmp_125 = fcmp_oeq  i32 %bitcast_ln18_4, i32 %bitcast_ln18_5" [../src/ban_s3.cpp:18]   --->   Operation 1247 'fcmp' 'tmp_125' <Predicate = (and_ln18_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 2> <Delay = 4.83>
ST_73 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:18]   --->   Operation 1248 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1249 [1/1] (0.00ns)   --->   "%trunc_ln18_19 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:18]   --->   Operation 1249 'partselect' 'trunc_ln18_19' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:18]   --->   Operation 1250 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln18_20 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:18]   --->   Operation 1251 'partselect' 'trunc_ln18_20' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1252 [1/1] (0.86ns)   --->   "%icmp_ln18_10 = icmp_ne  i8 %tmp_123, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1252 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1253 [1/1] (1.21ns)   --->   "%icmp_ln18_11 = icmp_eq  i23 %trunc_ln18_19, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1253 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_5)   --->   "%or_ln18_4 = or i1 %icmp_ln18_11, i1 %icmp_ln18_10" [../src/ban_s3.cpp:18]   --->   Operation 1254 'or' 'or_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1255 [1/1] (0.86ns)   --->   "%icmp_ln18_12 = icmp_ne  i8 %tmp_124, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1255 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1256 [1/1] (1.21ns)   --->   "%icmp_ln18_13 = icmp_eq  i23 %trunc_ln18_20, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1256 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_5)   --->   "%or_ln18_5 = or i1 %icmp_ln18_13, i1 %icmp_ln18_12" [../src/ban_s3.cpp:18]   --->   Operation 1257 'or' 'or_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_5)   --->   "%and_ln18_4 = and i1 %or_ln18_4, i1 %or_ln18_5" [../src/ban_s3.cpp:18]   --->   Operation 1258 'and' 'and_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1259 [1/2] (2.82ns)   --->   "%tmp_125 = fcmp_oeq  i32 %bitcast_ln18_4, i32 %bitcast_ln18_5" [../src/ban_s3.cpp:18]   --->   Operation 1259 'fcmp' 'tmp_125' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1260 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln18_5 = and i1 %and_ln18_4, i1 %tmp_125" [../src/ban_s3.cpp:18]   --->   Operation 1260 'and' 'and_ln18_5' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1261 [1/1] (1.52ns)   --->   "%br_ln18 = br i1 %and_ln18_5, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 1261 'br' 'br_ln18' <Predicate = true> <Delay = 1.52>

State 74 <SV = 56> <Delay = 2.82>
ST_74 : Operation 1262 [1/1] (0.00ns)   --->   "%trunc_ln18_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:18]   --->   Operation 1262 'partselect' 'trunc_ln18_12' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1263 [1/1] (0.00ns)   --->   "%bitcast_ln18_8 = bitcast i32 %trunc_ln18_12" [../src/ban_s3.cpp:18]   --->   Operation 1263 'bitcast' 'bitcast_ln18_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln18_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:18]   --->   Operation 1264 'partselect' 'trunc_ln18_13' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1265 [1/1] (0.00ns)   --->   "%bitcast_ln18_9 = bitcast i32 %trunc_ln18_13" [../src/ban_s3.cpp:18]   --->   Operation 1265 'bitcast' 'bitcast_ln18_9' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1266 [2/2] (2.82ns)   --->   "%tmp_144 = fcmp_oeq  i32 %bitcast_ln18_8, i32 %bitcast_ln18_9" [../src/ban_s3.cpp:18]   --->   Operation 1266 'fcmp' 'tmp_144' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 57> <Delay = 3.30>
ST_75 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:18]   --->   Operation 1267 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1268 [1/1] (0.00ns)   --->   "%trunc_ln18_23 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:18]   --->   Operation 1268 'partselect' 'trunc_ln18_23' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:18]   --->   Operation 1269 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln18_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:18]   --->   Operation 1270 'partselect' 'trunc_ln18_24' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1271 [1/1] (0.86ns)   --->   "%icmp_ln18_18 = icmp_ne  i8 %tmp_142, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1271 'icmp' 'icmp_ln18_18' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1272 [1/1] (1.21ns)   --->   "%icmp_ln18_19 = icmp_eq  i23 %trunc_ln18_23, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1272 'icmp' 'icmp_ln18_19' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_9)   --->   "%or_ln18_8 = or i1 %icmp_ln18_19, i1 %icmp_ln18_18" [../src/ban_s3.cpp:18]   --->   Operation 1273 'or' 'or_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1274 [1/1] (0.86ns)   --->   "%icmp_ln18_20 = icmp_ne  i8 %tmp_143, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1274 'icmp' 'icmp_ln18_20' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1275 [1/1] (1.21ns)   --->   "%icmp_ln18_21 = icmp_eq  i23 %trunc_ln18_24, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1275 'icmp' 'icmp_ln18_21' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_9)   --->   "%or_ln18_9 = or i1 %icmp_ln18_21, i1 %icmp_ln18_20" [../src/ban_s3.cpp:18]   --->   Operation 1276 'or' 'or_ln18_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_9)   --->   "%and_ln18_8 = and i1 %or_ln18_8, i1 %or_ln18_9" [../src/ban_s3.cpp:18]   --->   Operation 1277 'and' 'and_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1278 [1/2] (2.82ns)   --->   "%tmp_144 = fcmp_oeq  i32 %bitcast_ln18_8, i32 %bitcast_ln18_9" [../src/ban_s3.cpp:18]   --->   Operation 1278 'fcmp' 'tmp_144' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1279 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln18_9 = and i1 %and_ln18_8, i1 %tmp_144" [../src/ban_s3.cpp:18]   --->   Operation 1279 'and' 'and_ln18_9' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1280 [1/1] (1.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1280 'br' 'br_ln0' <Predicate = true> <Delay = 1.52>

State 76 <SV = 28> <Delay = 7.28>
ST_76 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:256]   --->   Operation 1281 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1282 [1/1] (0.00ns)   --->   "%normalizer = bitcast i32 %trunc_ln11" [../src/ban_s3.cpp:256]   --->   Operation 1282 'bitcast' 'normalizer' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:261]   --->   Operation 1283 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1284 [1/1] (0.00ns)   --->   "%bitcast_ln261 = bitcast i32 %trunc_ln13" [../src/ban_s3.cpp:261]   --->   Operation 1284 'bitcast' 'bitcast_ln261' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1285 [9/9] (7.28ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1285 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 29> <Delay = 7.28>
ST_77 : Operation 1286 [8/9] (7.28ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1286 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 30> <Delay = 7.28>
ST_78 : Operation 1287 [7/9] (7.28ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1287 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 31> <Delay = 7.28>
ST_79 : Operation 1288 [6/9] (7.28ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1288 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 32> <Delay = 7.28>
ST_80 : Operation 1289 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:260]   --->   Operation 1289 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1290 [1/1] (0.00ns)   --->   "%bitcast_ln260 = bitcast i32 %trunc_ln12" [../src/ban_s3.cpp:260]   --->   Operation 1290 'bitcast' 'bitcast_ln260' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1291 [9/9] (7.28ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1291 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1292 [5/9] (7.28ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1292 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 33> <Delay = 7.28>
ST_81 : Operation 1293 [8/9] (7.28ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1293 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1294 [4/9] (7.28ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1294 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 34> <Delay = 7.28>
ST_82 : Operation 1295 [7/9] (7.28ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1295 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1296 [3/9] (7.28ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1296 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 35> <Delay = 7.28>
ST_83 : Operation 1297 [6/9] (7.28ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1297 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1298 [2/9] (7.28ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1298 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 36> <Delay = 7.28>
ST_84 : Operation 1299 [5/9] (7.28ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1299 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1300 [1/9] (7.28ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1300 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 37> <Delay = 7.28>
ST_85 : Operation 1301 [4/9] (7.28ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1301 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1302 [3/3] (7.05ns)   --->   "%mul12_i_i1 = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1302 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 38> <Delay = 7.28>
ST_86 : Operation 1303 [3/9] (7.28ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1303 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1304 [2/3] (7.05ns)   --->   "%mul12_i_i1 = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1304 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 39> <Delay = 7.28>
ST_87 : Operation 1305 [2/9] (7.28ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1305 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1306 [1/3] (7.05ns)   --->   "%mul12_i_i1 = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1306 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 40> <Delay = 7.28>
ST_88 : Operation 1307 [1/9] (7.28ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1307 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1308 [4/4] (6.77ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1308 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 41> <Delay = 7.05>
ST_89 : Operation 1309 [3/3] (7.05ns)   --->   "%mul5_i_i1 = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1309 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1310 [3/4] (6.77ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1310 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1311 [3/3] (7.05ns)   --->   "%mul19_i_i1 = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:111]   --->   Operation 1311 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 42> <Delay = 7.05>
ST_90 : Operation 1312 [2/3] (7.05ns)   --->   "%mul5_i_i1 = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1312 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1313 [2/4] (6.77ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1313 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1314 [2/3] (7.05ns)   --->   "%mul19_i_i1 = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:111]   --->   Operation 1314 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 43> <Delay = 7.05>
ST_91 : Operation 1315 [1/3] (7.05ns)   --->   "%mul5_i_i1 = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1315 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1316 [1/4] (6.77ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1316 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1317 [1/3] (7.05ns)   --->   "%mul19_i_i1 = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:111]   --->   Operation 1317 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 44> <Delay = 6.77>
ST_92 : Operation 1318 [4/4] (6.77ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1318 'fadd' 'eps_3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1319 [4/4] (6.77ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1319 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 45> <Delay = 6.77>
ST_93 : Operation 1320 [3/4] (6.77ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1320 'fadd' 'eps_3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1321 [3/4] (6.77ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1321 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 46> <Delay = 6.77>
ST_94 : Operation 1322 [2/4] (6.77ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1322 'fadd' 'eps_3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1323 [2/4] (6.77ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1323 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 47> <Delay = 6.83>
ST_95 : Operation 1324 [1/4] (6.77ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1324 'fadd' 'eps_3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1325 [1/4] (6.77ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1325 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1326 [8/8] (6.83ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1326 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.83> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 48> <Delay = 7.05>
ST_96 : Operation 1327 [3/3] (7.05ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:263]   --->   Operation 1327 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1328 [3/3] (7.05ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:264]   --->   Operation 1328 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1329 [3/3] (7.05ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:269]   --->   Operation 1329 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1330 [3/3] (7.05ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:270]   --->   Operation 1330 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1331 [7/8] (6.83ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1331 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.83> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 49> <Delay = 7.05>
ST_97 : Operation 1332 [2/3] (7.05ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:263]   --->   Operation 1332 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1333 [2/3] (7.05ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:264]   --->   Operation 1333 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1334 [2/3] (7.05ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:269]   --->   Operation 1334 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1335 [2/3] (7.05ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:270]   --->   Operation 1335 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1336 [6/8] (6.83ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1336 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.83> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 50> <Delay = 7.05>
ST_98 : Operation 1337 [1/3] (7.05ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:263]   --->   Operation 1337 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1338 [1/3] (7.05ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:264]   --->   Operation 1338 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1339 [1/3] (7.05ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:269]   --->   Operation 1339 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1340 [1/3] (7.05ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:270]   --->   Operation 1340 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1341 [5/8] (6.83ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1341 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.83> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 51> <Delay = 6.83>
ST_99 : Operation 1342 [4/4] (6.77ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:269]   --->   Operation 1342 'fadd' 'add29_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1343 [4/4] (6.77ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:270]   --->   Operation 1343 'fadd' 'add33_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1344 [4/8] (6.83ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1344 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.83> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 52> <Delay = 6.83>
ST_100 : Operation 1345 [3/4] (6.77ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:269]   --->   Operation 1345 'fadd' 'add29_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1346 [3/4] (6.77ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:270]   --->   Operation 1346 'fadd' 'add33_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1347 [3/8] (6.83ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1347 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.83> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 53> <Delay = 6.83>
ST_101 : Operation 1348 [2/4] (6.77ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:269]   --->   Operation 1348 'fadd' 'add29_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1349 [2/4] (6.77ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:270]   --->   Operation 1349 'fadd' 'add33_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1350 [2/8] (6.83ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1350 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.83> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 54> <Delay = 6.83>
ST_102 : Operation 1351 [1/4] (6.77ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:269]   --->   Operation 1351 'fadd' 'add29_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1352 [1/4] (6.77ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:270]   --->   Operation 1352 'fadd' 'add33_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1353 [1/8] (6.83ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1353 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.83> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 55> <Delay = 7.05>
ST_103 : Operation 1354 [3/3] (7.05ns)   --->   "%num_res_9 = fmul i32 %add29_i, i32 %normalizer_3" [../src/ban_s3.cpp:275]   --->   Operation 1354 'fmul' 'num_res_9' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1355 [3/3] (7.05ns)   --->   "%num_res_4 = fmul i32 %add33_i, i32 %normalizer_3" [../src/ban_s3.cpp:276]   --->   Operation 1355 'fmul' 'num_res_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 56> <Delay = 7.05>
ST_104 : Operation 1356 [2/3] (7.05ns)   --->   "%num_res_9 = fmul i32 %add29_i, i32 %normalizer_3" [../src/ban_s3.cpp:275]   --->   Operation 1356 'fmul' 'num_res_9' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1357 [2/3] (7.05ns)   --->   "%num_res_4 = fmul i32 %add33_i, i32 %normalizer_3" [../src/ban_s3.cpp:276]   --->   Operation 1357 'fmul' 'num_res_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 57> <Delay = 7.05>
ST_105 : Operation 1358 [1/3] (7.05ns)   --->   "%num_res_9 = fmul i32 %add29_i, i32 %normalizer_3" [../src/ban_s3.cpp:275]   --->   Operation 1358 'fmul' 'num_res_9' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1359 [1/3] (7.05ns)   --->   "%num_res_4 = fmul i32 %add33_i, i32 %normalizer_3" [../src/ban_s3.cpp:276]   --->   Operation 1359 'fmul' 'num_res_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 58> <Delay = 1.52>
ST_106 : Operation 1360 [1/1] (0.00ns)   --->   "%out_b_p_3 = partselect i31 @_ssdm_op_PartSelect.i31.i128.i32.i32, i128 %b_op1_read, i32 1, i32 31" [../src/ban_s3.cpp:278]   --->   Operation 1360 'partselect' 'out_b_p_3' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln278 = sext i31 %out_b_p_3" [../src/ban_s3.cpp:278]   --->   Operation 1361 'sext' 'sext_ln278' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1362 [1/1] (1.52ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:35]   --->   Operation 1362 'br' 'br_ln35' <Predicate = true> <Delay = 1.52>

State 107 <SV = 57> <Delay = 2.82>
ST_107 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:248]   --->   Operation 1363 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1364 [1/1] (0.00ns)   --->   "%bitcast_ln248 = bitcast i32 %trunc_ln10" [../src/ban_s3.cpp:248]   --->   Operation 1364 'bitcast' 'bitcast_ln248' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1365 [2/2] (2.82ns)   --->   "%tmp_23 = fcmp_oge  i32 %bitcast_ln248, i32 0" [../src/ban_s3.cpp:248]   --->   Operation 1365 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 58> <Delay = 4.83>
ST_108 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:248]   --->   Operation 1366 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1367 [1/1] (0.00ns)   --->   "%trunc_ln248_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:248]   --->   Operation 1367 'partselect' 'trunc_ln248_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1368 [1/1] (0.86ns)   --->   "%icmp_ln248 = icmp_ne  i8 %tmp_22, i8 255" [../src/ban_s3.cpp:248]   --->   Operation 1368 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1369 [1/1] (1.21ns)   --->   "%icmp_ln248_1 = icmp_eq  i23 %trunc_ln248_1, i23 0" [../src/ban_s3.cpp:248]   --->   Operation 1369 'icmp' 'icmp_ln248_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node and_ln248)   --->   "%or_ln248 = or i1 %icmp_ln248_1, i1 %icmp_ln248" [../src/ban_s3.cpp:248]   --->   Operation 1370 'or' 'or_ln248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1371 [1/2] (2.82ns)   --->   "%tmp_23 = fcmp_oge  i32 %bitcast_ln248, i32 0" [../src/ban_s3.cpp:248]   --->   Operation 1371 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1372 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln248 = and i1 %or_ln248, i1 %tmp_23" [../src/ban_s3.cpp:248]   --->   Operation 1372 'and' 'and_ln248' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1373 [1/1] (0.00ns)   --->   "%b_p_1 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:100]   --->   Operation 1373 'trunc' 'b_p_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1374 [1/1] (0.00ns)   --->   "%trunc_ln100_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:100]   --->   Operation 1374 'partselect' 'trunc_ln100_7' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1375 [1/1] (0.00ns)   --->   "%bitcast_ln100 = bitcast i32 %trunc_ln100_7" [../src/ban_s3.cpp:100]   --->   Operation 1375 'bitcast' 'bitcast_ln100' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1376 [1/1] (0.00ns)   --->   "%trunc_ln100_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:100]   --->   Operation 1376 'partselect' 'trunc_ln100_8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1377 [1/1] (0.00ns)   --->   "%bitcast_ln100_1 = bitcast i32 %trunc_ln100_8" [../src/ban_s3.cpp:100]   --->   Operation 1377 'bitcast' 'bitcast_ln100_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1378 [1/1] (1.52ns)   --->   "%br_ln248 = br i1 %and_ln248, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:248]   --->   Operation 1378 'br' 'br_ln248' <Predicate = true> <Delay = 1.52>
ST_108 : Operation 1379 [1/1] (0.52ns)   --->   "%xor_ln101_2 = xor i32 %trunc_ln10, i32 2147483648" [../src/ban_s3.cpp:101]   --->   Operation 1379 'xor' 'xor_ln101_2' <Predicate = (!and_ln248)> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1380 [1/1] (0.00ns)   --->   "%b_num = bitcast i32 %xor_ln101_2" [../src/ban_s3.cpp:101]   --->   Operation 1380 'bitcast' 'b_num' <Predicate = (!and_ln248)> <Delay = 0.00>
ST_108 : Operation 1381 [1/1] (0.52ns)   --->   "%xor_ln102_2 = xor i32 %trunc_ln100_7, i32 2147483648" [../src/ban_s3.cpp:102]   --->   Operation 1381 'xor' 'xor_ln102_2' <Predicate = (!and_ln248)> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1382 [1/1] (0.00ns)   --->   "%b_num_3 = bitcast i32 %xor_ln102_2" [../src/ban_s3.cpp:102]   --->   Operation 1382 'bitcast' 'b_num_3' <Predicate = (!and_ln248)> <Delay = 0.00>
ST_108 : Operation 1383 [1/1] (0.52ns)   --->   "%xor_ln103_2 = xor i32 %trunc_ln100_8, i32 2147483648" [../src/ban_s3.cpp:103]   --->   Operation 1383 'xor' 'xor_ln103_2' <Predicate = (!and_ln248)> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1384 [1/1] (0.00ns)   --->   "%bitcast_ln103_2 = bitcast i32 %xor_ln103_2" [../src/ban_s3.cpp:103]   --->   Operation 1384 'bitcast' 'bitcast_ln103_2' <Predicate = (!and_ln248)> <Delay = 0.00>
ST_108 : Operation 1385 [1/1] (1.52ns)   --->   "%br_ln251 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:251]   --->   Operation 1385 'br' 'br_ln251' <Predicate = (!and_ln248)> <Delay = 1.52>

State 109 <SV = 1> <Delay = 7.28>
ST_109 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:127->../src/ban_s3.cpp:158]   --->   Operation 1386 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1387 [1/1] (0.00ns)   --->   "%normalizer_1 = bitcast i32 %trunc_ln7" [../src/ban_s3.cpp:127->../src/ban_s3.cpp:158]   --->   Operation 1387 'bitcast' 'normalizer_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1388 [1/1] (0.00ns)   --->   "%bitcast_ln131 = bitcast i32 %xor_ln131" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1388 'bitcast' 'bitcast_ln131' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1389 [9/9] (7.28ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1389 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 2> <Delay = 7.28>
ST_110 : Operation 1390 [8/9] (7.28ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1390 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 3> <Delay = 7.28>
ST_111 : Operation 1391 [7/9] (7.28ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1391 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 4> <Delay = 7.28>
ST_112 : Operation 1392 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1392 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1393 [1/1] (0.52ns)   --->   "%xor_ln130 = xor i32 %trunc_ln8, i32 2147483648" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1393 'xor' 'xor_ln130' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1394 [6/9] (7.28ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1394 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 5> <Delay = 7.28>
ST_113 : Operation 1395 [1/1] (0.00ns)   --->   "%bitcast_ln130 = bitcast i32 %xor_ln130" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1395 'bitcast' 'bitcast_ln130' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1396 [9/9] (7.28ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1396 'fdiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1397 [5/9] (7.28ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1397 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 6> <Delay = 7.28>
ST_114 : Operation 1398 [8/9] (7.28ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1398 'fdiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1399 [4/9] (7.28ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1399 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 7> <Delay = 7.28>
ST_115 : Operation 1400 [7/9] (7.28ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1400 'fdiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1401 [3/9] (7.28ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1401 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 8> <Delay = 7.28>
ST_116 : Operation 1402 [6/9] (7.28ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1402 'fdiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1403 [2/9] (7.28ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1403 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 9> <Delay = 7.28>
ST_117 : Operation 1404 [5/9] (7.28ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1404 'fdiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1405 [1/9] (7.28ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1405 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 10> <Delay = 7.28>
ST_118 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln154_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:154]   --->   Operation 1406 'partselect' 'trunc_ln154_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1407 [1/1] (0.00ns)   --->   "%c_num_0 = bitcast i32 %trunc_ln154_1" [../src/ban_s3.cpp:154]   --->   Operation 1407 'bitcast' 'c_num_0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln154_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:154]   --->   Operation 1408 'partselect' 'trunc_ln154_3' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1409 [1/1] (0.00ns)   --->   "%c_num_2_8 = bitcast i32 %trunc_ln154_3" [../src/ban_s3.cpp:154]   --->   Operation 1409 'bitcast' 'c_num_2_8' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1410 [4/9] (7.28ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1410 'fdiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1411 [3/3] (7.05ns)   --->   "%mul12_i_i2 = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:111]   --->   Operation 1411 'fmul' 'mul12_i_i2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1412 [3/3] (7.05ns)   --->   "%mul15_i_i1 = fmul i32 %c_num_2_8, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1412 'fmul' 'mul15_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 11> <Delay = 7.28>
ST_119 : Operation 1413 [3/9] (7.28ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1413 'fdiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1414 [2/3] (7.05ns)   --->   "%mul12_i_i2 = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:111]   --->   Operation 1414 'fmul' 'mul12_i_i2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1415 [2/3] (7.05ns)   --->   "%mul15_i_i1 = fmul i32 %c_num_2_8, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1415 'fmul' 'mul15_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 12> <Delay = 7.28>
ST_120 : Operation 1416 [2/9] (7.28ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1416 'fdiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1417 [1/3] (7.05ns)   --->   "%mul12_i_i2 = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:111]   --->   Operation 1417 'fmul' 'mul12_i_i2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1418 [1/3] (7.05ns)   --->   "%mul15_i_i1 = fmul i32 %c_num_2_8, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1418 'fmul' 'mul15_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 13> <Delay = 7.28>
ST_121 : Operation 1419 [1/9] (7.28ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1419 'fdiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1420 [4/4] (6.77ns)   --->   "%add16_i_i2 = fadd i32 %mul12_i_i2, i32 %mul15_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1420 'fadd' 'add16_i_i2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 14> <Delay = 7.05>
ST_122 : Operation 1421 [1/1] (0.00ns)   --->   "%trunc_ln154_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:154]   --->   Operation 1421 'partselect' 'trunc_ln154_2' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1422 [1/1] (0.00ns)   --->   "%c_num_1 = bitcast i32 %trunc_ln154_2" [../src/ban_s3.cpp:154]   --->   Operation 1422 'bitcast' 'c_num_1' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1423 [3/4] (6.77ns)   --->   "%add16_i_i2 = fadd i32 %mul12_i_i2, i32 %mul15_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1423 'fadd' 'add16_i_i2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1424 [3/3] (7.05ns)   --->   "%mul19_i_i2 = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:111]   --->   Operation 1424 'fmul' 'mul19_i_i2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 15> <Delay = 7.05>
ST_123 : Operation 1425 [2/4] (6.77ns)   --->   "%add16_i_i2 = fadd i32 %mul12_i_i2, i32 %mul15_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1425 'fadd' 'add16_i_i2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1426 [2/3] (7.05ns)   --->   "%mul19_i_i2 = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:111]   --->   Operation 1426 'fmul' 'mul19_i_i2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 16> <Delay = 7.05>
ST_124 : Operation 1427 [1/4] (6.77ns)   --->   "%add16_i_i2 = fadd i32 %mul12_i_i2, i32 %mul15_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1427 'fadd' 'add16_i_i2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1428 [1/3] (7.05ns)   --->   "%mul19_i_i2 = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:111]   --->   Operation 1428 'fmul' 'mul19_i_i2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 17> <Delay = 6.77>
ST_125 : Operation 1429 [4/4] (6.77ns)   --->   "%add20_i_i = fadd i32 %add16_i_i2, i32 %mul19_i_i2" [../src/ban_s3.cpp:111]   --->   Operation 1429 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 18> <Delay = 7.05>
ST_126 : Operation 1430 [3/3] (7.05ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1430 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1431 [3/3] (7.05ns)   --->   "%mul5_i_i2 = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:110]   --->   Operation 1431 'fmul' 'mul5_i_i2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1432 [3/3] (7.05ns)   --->   "%mul8_i_i1 = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1432 'fmul' 'mul8_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1433 [3/4] (6.77ns)   --->   "%add20_i_i = fadd i32 %add16_i_i2, i32 %mul19_i_i2" [../src/ban_s3.cpp:111]   --->   Operation 1433 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 19> <Delay = 7.05>
ST_127 : Operation 1434 [2/3] (7.05ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1434 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1435 [2/3] (7.05ns)   --->   "%mul5_i_i2 = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:110]   --->   Operation 1435 'fmul' 'mul5_i_i2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1436 [2/3] (7.05ns)   --->   "%mul8_i_i1 = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1436 'fmul' 'mul8_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1437 [2/4] (6.77ns)   --->   "%add20_i_i = fadd i32 %add16_i_i2, i32 %mul19_i_i2" [../src/ban_s3.cpp:111]   --->   Operation 1437 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 20> <Delay = 7.05>
ST_128 : Operation 1438 [1/3] (7.05ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1438 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1439 [1/3] (7.05ns)   --->   "%mul5_i_i2 = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:110]   --->   Operation 1439 'fmul' 'mul5_i_i2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1440 [1/3] (7.05ns)   --->   "%mul8_i_i1 = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1440 'fmul' 'mul8_i_i1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1441 [1/4] (6.77ns)   --->   "%add20_i_i = fadd i32 %add16_i_i2, i32 %mul19_i_i2" [../src/ban_s3.cpp:111]   --->   Operation 1441 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 21> <Delay = 7.05>
ST_129 : Operation 1442 [4/4] (6.77ns)   --->   "%add_i_i = fadd i32 %mul5_i_i2, i32 %mul8_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1442 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1443 [4/4] (6.77ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2_8" [../src/ban_s3.cpp:136->../src/ban_s3.cpp:158]   --->   Operation 1443 'fadd' 'add6_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1444 [3/3] (7.05ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1444 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1445 [3/3] (7.05ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1445 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 22> <Delay = 7.05>
ST_130 : Operation 1446 [3/4] (6.77ns)   --->   "%add_i_i = fadd i32 %mul5_i_i2, i32 %mul8_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1446 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1447 [3/4] (6.77ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2_8" [../src/ban_s3.cpp:136->../src/ban_s3.cpp:158]   --->   Operation 1447 'fadd' 'add6_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1448 [2/3] (7.05ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1448 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1449 [2/3] (7.05ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1449 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 23> <Delay = 7.05>
ST_131 : Operation 1450 [2/4] (6.77ns)   --->   "%add_i_i = fadd i32 %mul5_i_i2, i32 %mul8_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1450 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1451 [2/4] (6.77ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2_8" [../src/ban_s3.cpp:136->../src/ban_s3.cpp:158]   --->   Operation 1451 'fadd' 'add6_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1452 [1/3] (7.05ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1452 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1453 [1/3] (7.05ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1453 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 24> <Delay = 6.77>
ST_132 : Operation 1454 [1/4] (6.77ns)   --->   "%add_i_i = fadd i32 %mul5_i_i2, i32 %mul8_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1454 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1455 [1/4] (6.77ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2_8" [../src/ban_s3.cpp:136->../src/ban_s3.cpp:158]   --->   Operation 1455 'fadd' 'add6_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1456 [4/4] (6.77ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1456 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 25> <Delay = 7.05>
ST_133 : Operation 1457 [4/4] (6.77ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:135->../src/ban_s3.cpp:158]   --->   Operation 1457 'fadd' 'add5_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1458 [3/3] (7.05ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1458 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1459 [3/3] (7.05ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1459 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1460 [3/4] (6.77ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1460 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1461 [3/3] (7.05ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1461 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 26> <Delay = 7.05>
ST_134 : Operation 1462 [3/4] (6.77ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:135->../src/ban_s3.cpp:158]   --->   Operation 1462 'fadd' 'add5_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1463 [2/3] (7.05ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1463 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1464 [2/3] (7.05ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1464 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1465 [2/4] (6.77ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1465 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1466 [2/3] (7.05ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1466 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 27> <Delay = 7.05>
ST_135 : Operation 1467 [4/4] (6.77ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:134->../src/ban_s3.cpp:158]   --->   Operation 1467 'fadd' 'add_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1468 [2/4] (6.77ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:135->../src/ban_s3.cpp:158]   --->   Operation 1468 'fadd' 'add5_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1469 [1/3] (7.05ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1469 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1470 [1/3] (7.05ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1470 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1471 [1/4] (6.77ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1471 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1472 [1/3] (7.05ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1472 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 28> <Delay = 7.05>
ST_136 : Operation 1473 [3/4] (6.77ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:134->../src/ban_s3.cpp:158]   --->   Operation 1473 'fadd' 'add_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1474 [1/4] (6.77ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:135->../src/ban_s3.cpp:158]   --->   Operation 1474 'fadd' 'add5_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1475 [3/3] (7.05ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1475 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1476 [4/4] (6.77ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:110]   --->   Operation 1476 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1477 [4/4] (6.77ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1477 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 29> <Delay = 7.05>
ST_137 : Operation 1478 [2/4] (6.77ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:134->../src/ban_s3.cpp:158]   --->   Operation 1478 'fadd' 'add_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1479 [2/3] (7.05ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1479 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1480 [3/4] (6.77ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:110]   --->   Operation 1480 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1481 [3/4] (6.77ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1481 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 30> <Delay = 7.05>
ST_138 : Operation 1482 [1/4] (6.77ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:134->../src/ban_s3.cpp:158]   --->   Operation 1482 'fadd' 'add_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1483 [1/3] (7.05ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1483 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1484 [2/4] (6.77ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:110]   --->   Operation 1484 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1485 [2/4] (6.77ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1485 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 31> <Delay = 6.77>
ST_139 : Operation 1486 [1/4] (6.77ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:110]   --->   Operation 1486 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1487 [1/4] (6.77ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1487 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1488 [4/4] (6.77ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:158]   --->   Operation 1488 'fadd' 'add7_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 32> <Delay = 7.05>
ST_140 : Operation 1489 [3/4] (6.77ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:158]   --->   Operation 1489 'fadd' 'add7_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1490 [4/4] (6.77ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:158]   --->   Operation 1490 'fadd' 'add8_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1491 [4/4] (6.77ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:141->../src/ban_s3.cpp:158]   --->   Operation 1491 'fadd' 'add9_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1492 [3/3] (7.05ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1492 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1493 [3/3] (7.05ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1493 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1494 [3/3] (7.05ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1494 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1495 [3/3] (7.05ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1495 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1496 [3/3] (7.05ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1496 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1497 [3/3] (7.05ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1497 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 33> <Delay = 7.05>
ST_141 : Operation 1498 [2/4] (6.77ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:158]   --->   Operation 1498 'fadd' 'add7_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1499 [3/4] (6.77ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:158]   --->   Operation 1499 'fadd' 'add8_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1500 [3/4] (6.77ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:141->../src/ban_s3.cpp:158]   --->   Operation 1500 'fadd' 'add9_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1501 [2/3] (7.05ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1501 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1502 [2/3] (7.05ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1502 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1503 [2/3] (7.05ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1503 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1504 [2/3] (7.05ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1504 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1505 [2/3] (7.05ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1505 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1506 [2/3] (7.05ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1506 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 34> <Delay = 7.05>
ST_142 : Operation 1507 [1/4] (6.77ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:158]   --->   Operation 1507 'fadd' 'add7_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1508 [2/4] (6.77ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:158]   --->   Operation 1508 'fadd' 'add8_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1509 [2/4] (6.77ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:141->../src/ban_s3.cpp:158]   --->   Operation 1509 'fadd' 'add9_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1510 [1/3] (7.05ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1510 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1511 [1/3] (7.05ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1511 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1512 [1/3] (7.05ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1512 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1513 [1/3] (7.05ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1513 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1514 [1/3] (7.05ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1514 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1515 [1/3] (7.05ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1515 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 35> <Delay = 6.77>
ST_143 : Operation 1516 [1/4] (6.77ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:158]   --->   Operation 1516 'fadd' 'add8_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1517 [1/4] (6.77ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:141->../src/ban_s3.cpp:158]   --->   Operation 1517 'fadd' 'add9_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1518 [4/4] (6.77ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:110]   --->   Operation 1518 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1519 [4/4] (6.77ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1519 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1520 [4/4] (6.77ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:158]   --->   Operation 1520 'fadd' 'add1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 36> <Delay = 6.77>
ST_144 : Operation 1521 [3/4] (6.77ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:110]   --->   Operation 1521 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1522 [3/4] (6.77ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1522 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1523 [3/4] (6.77ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:158]   --->   Operation 1523 'fadd' 'add1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 37> <Delay = 6.77>
ST_145 : Operation 1524 [2/4] (6.77ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:110]   --->   Operation 1524 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1525 [2/4] (6.77ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1525 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1526 [2/4] (6.77ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:158]   --->   Operation 1526 'fadd' 'add1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 38> <Delay = 6.77>
ST_146 : Operation 1527 [1/4] (6.77ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:110]   --->   Operation 1527 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1528 [1/4] (6.77ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1528 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1529 [1/4] (6.77ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:158]   --->   Operation 1529 'fadd' 'add1_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 39> <Delay = 6.77>
ST_147 : Operation 1530 [4/4] (6.77ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1530 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1531 [4/4] (6.77ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:158]   --->   Operation 1531 'fadd' 'add2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 40> <Delay = 6.77>
ST_148 : Operation 1532 [3/4] (6.77ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1532 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1533 [3/4] (6.77ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:158]   --->   Operation 1533 'fadd' 'add2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 41> <Delay = 6.77>
ST_149 : Operation 1534 [2/4] (6.77ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1534 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1535 [2/4] (6.77ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:158]   --->   Operation 1535 'fadd' 'add2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 42> <Delay = 6.77>
ST_150 : Operation 1536 [1/4] (6.77ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1536 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1537 [1/4] (6.77ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:158]   --->   Operation 1537 'fadd' 'add2_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 43> <Delay = 6.77>
ST_151 : Operation 1538 [4/4] (6.77ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:146->../src/ban_s3.cpp:158]   --->   Operation 1538 'fadd' 'add3_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 44> <Delay = 6.77>
ST_152 : Operation 1539 [3/4] (6.77ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:146->../src/ban_s3.cpp:158]   --->   Operation 1539 'fadd' 'add3_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 45> <Delay = 6.77>
ST_153 : Operation 1540 [2/4] (6.77ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:146->../src/ban_s3.cpp:158]   --->   Operation 1540 'fadd' 'add3_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 46> <Delay = 7.28>
ST_154 : Operation 1541 [1/4] (6.77ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:146->../src/ban_s3.cpp:158]   --->   Operation 1541 'fadd' 'add3_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1542 [9/9] (7.28ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1542 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 47> <Delay = 7.28>
ST_155 : Operation 1543 [8/9] (7.28ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1543 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1544 [9/9] (7.28ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1544 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1545 [9/9] (7.28ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1545 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 48> <Delay = 7.28>
ST_156 : Operation 1546 [7/9] (7.28ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1546 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1547 [8/9] (7.28ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1547 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1548 [8/9] (7.28ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1548 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 49> <Delay = 7.28>
ST_157 : Operation 1549 [6/9] (7.28ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1549 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1550 [7/9] (7.28ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1550 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1551 [7/9] (7.28ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1551 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 50> <Delay = 7.28>
ST_158 : Operation 1552 [5/9] (7.28ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1552 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1553 [6/9] (7.28ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1553 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1554 [6/9] (7.28ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1554 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 51> <Delay = 7.28>
ST_159 : Operation 1555 [4/9] (7.28ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1555 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1556 [5/9] (7.28ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1556 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1557 [5/9] (7.28ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1557 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 52> <Delay = 7.28>
ST_160 : Operation 1558 [3/9] (7.28ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1558 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1559 [4/9] (7.28ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1559 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1560 [4/9] (7.28ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1560 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 53> <Delay = 7.28>
ST_161 : Operation 1561 [2/9] (7.28ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1561 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1562 [3/9] (7.28ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1562 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1563 [3/9] (7.28ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1563 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 54> <Delay = 7.28>
ST_162 : Operation 1564 [1/9] (7.28ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1564 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1565 [2/9] (7.28ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1565 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1566 [2/9] (7.28ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1566 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 55> <Delay = 7.28>
ST_163 : Operation 1567 [1/9] (7.28ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1567 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1568 [1/9] (7.28ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1568 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1569 [2/2] (2.82ns)   --->   "%tmp_21 = fcmp_oeq  i32 %c_num_0_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 1569 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 56> <Delay = 4.83>
ST_164 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:154]   --->   Operation 1570 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:156]   --->   Operation 1571 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1572 [1/1] (1.51ns)   --->   "%c_p_3 = sub i32 %trunc_ln154, i32 %trunc_ln156" [../src/ban_s3.cpp:156]   --->   Operation 1572 'sub' 'c_p_3' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1573 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %c_num_0_1" [../src/ban_s3.cpp:27]   --->   Operation 1573 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_1, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 1574 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1575 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i32 %bitcast_ln27_1" [../src/ban_s3.cpp:27]   --->   Operation 1575 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1576 [1/1] (0.86ns)   --->   "%icmp_ln27_2 = icmp_ne  i8 %tmp_20, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 1576 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1577 [1/1] (1.21ns)   --->   "%icmp_ln27_3 = icmp_eq  i23 %trunc_ln27_1, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 1577 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27_1 = or i1 %icmp_ln27_3, i1 %icmp_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 1578 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1579 [1/2] (2.82ns)   --->   "%tmp_21 = fcmp_oeq  i32 %c_num_0_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 1579 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1580 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %or_ln27_1, i1 %tmp_21" [../src/ban_s3.cpp:27]   --->   Operation 1580 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1581 [1/1] (1.52ns)   --->   "%br_ln27 = br i1 %and_ln27_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:27]   --->   Operation 1581 'br' 'br_ln27' <Predicate = true> <Delay = 1.52>
ST_164 : Operation 1582 [2/2] (2.82ns)   --->   "%tmp_99 = fcmp_oeq  i32 %c_num_1_3, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 1582 'fcmp' 'tmp_99' <Predicate = (and_ln27_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 57> <Delay = 3.30>
ST_165 : Operation 1583 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i32 %c_num_1_3" [../src/ban_s3.cpp:30]   --->   Operation 1583 'bitcast' 'bitcast_ln30_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30_1, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 1584 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1585 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i32 %bitcast_ln30_1" [../src/ban_s3.cpp:30]   --->   Operation 1585 'trunc' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1586 [1/1] (0.86ns)   --->   "%icmp_ln30_2 = icmp_ne  i8 %tmp_98, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 1586 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1587 [1/1] (1.21ns)   --->   "%icmp_ln30_3 = icmp_eq  i23 %trunc_ln30_1, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 1587 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30_1 = or i1 %icmp_ln30_3, i1 %icmp_ln30_2" [../src/ban_s3.cpp:30]   --->   Operation 1588 'or' 'or_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1589 [1/2] (2.82ns)   --->   "%tmp_99 = fcmp_oeq  i32 %c_num_1_3, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 1589 'fcmp' 'tmp_99' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1590 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30_1 = and i1 %or_ln30_1, i1 %tmp_99" [../src/ban_s3.cpp:30]   --->   Operation 1590 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1591 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30_1, void, void" [../src/ban_s3.cpp:30]   --->   Operation 1591 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1592 [2/2] (2.82ns)   --->   "%tmp_122 = fcmp_oeq  i32 %c_num_0_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1592 'fcmp' 'tmp_122' <Predicate = (and_ln30_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 58> <Delay = 1.52>
ST_166 : Operation 1593 [1/1] (1.51ns)   --->   "%c_p_7 = add i32 %c_p_3, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 1593 'add' 'c_p_7' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1594 [1/1] (1.52ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:35]   --->   Operation 1594 'br' 'br_ln35' <Predicate = true> <Delay = 1.52>

State 167 <SV = 58> <Delay = 4.17>
ST_167 : Operation 1595 [1/1] (0.00ns)   --->   "%bitcast_ln38_1 = bitcast i32 %c_num_0_4" [../src/ban_s3.cpp:38]   --->   Operation 1595 'bitcast' 'bitcast_ln38_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1596 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38_1, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 1596 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i32 %bitcast_ln38_1" [../src/ban_s3.cpp:38]   --->   Operation 1597 'trunc' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1598 [1/1] (0.86ns)   --->   "%icmp_ln38_2 = icmp_ne  i8 %tmp_121, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 1598 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1599 [1/1] (1.21ns)   --->   "%icmp_ln38_3 = icmp_eq  i23 %trunc_ln38_1, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 1599 'icmp' 'icmp_ln38_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_1)   --->   "%or_ln38_1 = or i1 %icmp_ln38_3, i1 %icmp_ln38_2" [../src/ban_s3.cpp:38]   --->   Operation 1600 'or' 'or_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1601 [1/2] (2.82ns)   --->   "%tmp_122 = fcmp_oeq  i32 %c_num_0_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1601 'fcmp' 'tmp_122' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1602 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38_1 = and i1 %or_ln38_1, i1 %tmp_122" [../src/ban_s3.cpp:38]   --->   Operation 1602 'and' 'and_ln38_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1603 [1/1] (1.51ns)   --->   "%c_p_6 = add i32 %c_p_3, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 1603 'add' 'c_p_6' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1604 [1/1] (0.87ns)   --->   "%select_ln38_3 = select i1 %and_ln38_1, i32 %c_num_0_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1604 'select' 'select_ln38_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1605 [1/1] (0.87ns)   --->   "%select_ln38_4 = select i1 %and_ln38_1, i32 %c_num_0_1, i32 %c_num_0_4" [../src/ban_s3.cpp:38]   --->   Operation 1605 'select' 'select_ln38_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1606 [1/1] (0.87ns)   --->   "%select_ln38_5 = select i1 %and_ln38_1, i32 0, i32 %c_p_6" [../src/ban_s3.cpp:38]   --->   Operation 1606 'select' 'select_ln38_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1607 [1/1] (1.52ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:38]   --->   Operation 1607 'br' 'br_ln38' <Predicate = true> <Delay = 1.52>

State 168 <SV = 45> <Delay = 7.05>
ST_168 : Operation 1608 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:109]   --->   Operation 1608 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1609 [1/1] (0.00ns)   --->   "%bitcast_ln109 = bitcast i32 %trunc_ln4" [../src/ban_s3.cpp:109]   --->   Operation 1609 'bitcast' 'bitcast_ln109' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1610 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:109]   --->   Operation 1610 'partselect' 'trunc_ln109_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1611 [1/1] (0.00ns)   --->   "%bitcast_ln109_1 = bitcast i32 %trunc_ln109_1" [../src/ban_s3.cpp:109]   --->   Operation 1611 'bitcast' 'bitcast_ln109_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1612 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:111]   --->   Operation 1612 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1613 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %trunc_ln6" [../src/ban_s3.cpp:111]   --->   Operation 1613 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1614 [3/3] (7.05ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln111, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:111]   --->   Operation 1614 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1615 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:111]   --->   Operation 1615 'partselect' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1616 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %trunc_ln111_1" [../src/ban_s3.cpp:111]   --->   Operation 1616 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1617 [3/3] (7.05ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln111_1" [../src/ban_s3.cpp:111]   --->   Operation 1617 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 46> <Delay = 7.05>
ST_169 : Operation 1618 [2/3] (7.05ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln111, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:111]   --->   Operation 1618 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1619 [2/3] (7.05ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln111_1" [../src/ban_s3.cpp:111]   --->   Operation 1619 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 47> <Delay = 7.05>
ST_170 : Operation 1620 [1/3] (7.05ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln111, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:111]   --->   Operation 1620 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1621 [1/3] (7.05ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln111_1" [../src/ban_s3.cpp:111]   --->   Operation 1621 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 48> <Delay = 6.77>
ST_171 : Operation 1622 [4/4] (6.77ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1622 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 49> <Delay = 7.05>
ST_172 : Operation 1623 [3/3] (7.05ns)   --->   "%num_res = fmul i32 %bitcast_ln109, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:109]   --->   Operation 1623 'fmul' 'num_res' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:110]   --->   Operation 1624 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1625 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %trunc_ln5" [../src/ban_s3.cpp:110]   --->   Operation 1625 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1626 [3/3] (7.05ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:110]   --->   Operation 1626 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1627 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:110]   --->   Operation 1627 'partselect' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1628 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %trunc_ln110_1" [../src/ban_s3.cpp:110]   --->   Operation 1628 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1629 [3/3] (7.05ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:110]   --->   Operation 1629 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1630 [3/4] (6.77ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1630 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1631 [3/3] (7.05ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:111]   --->   Operation 1631 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 50> <Delay = 7.05>
ST_173 : Operation 1632 [2/3] (7.05ns)   --->   "%num_res = fmul i32 %bitcast_ln109, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:109]   --->   Operation 1632 'fmul' 'num_res' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1633 [2/3] (7.05ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:110]   --->   Operation 1633 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1634 [2/3] (7.05ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:110]   --->   Operation 1634 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1635 [2/4] (6.77ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1635 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1636 [2/3] (7.05ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:111]   --->   Operation 1636 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 51> <Delay = 7.05>
ST_174 : Operation 1637 [1/3] (7.05ns)   --->   "%num_res = fmul i32 %bitcast_ln109, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:109]   --->   Operation 1637 'fmul' 'num_res' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1638 [1/3] (7.05ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:110]   --->   Operation 1638 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1639 [1/3] (7.05ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:110]   --->   Operation 1639 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1640 [1/4] (6.77ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1640 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1641 [1/3] (7.05ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:111]   --->   Operation 1641 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 52> <Delay = 6.77>
ST_175 : Operation 1642 [4/4] (6.77ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:110]   --->   Operation 1642 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1643 [4/4] (6.77ns)   --->   "%c_num_2 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1643 'fadd' 'c_num_2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 53> <Delay = 6.77>
ST_176 : Operation 1644 [3/4] (6.77ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:110]   --->   Operation 1644 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1645 [3/4] (6.77ns)   --->   "%c_num_2 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1645 'fadd' 'c_num_2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 54> <Delay = 6.77>
ST_177 : Operation 1646 [2/4] (6.77ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:110]   --->   Operation 1646 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1647 [2/4] (6.77ns)   --->   "%c_num_2 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1647 'fadd' 'c_num_2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 55> <Delay = 6.77>
ST_178 : Operation 1648 [1/4] (6.77ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:110]   --->   Operation 1648 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1649 [1/4] (6.77ns)   --->   "%c_num_2 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1649 'fadd' 'c_num_2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1650 [2/2] (2.82ns)   --->   "%tmp_19 = fcmp_oeq  i32 %num_res, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 1650 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 56> <Delay = 4.83>
ST_179 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:118]   --->   Operation 1651 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1652 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:118]   --->   Operation 1652 'trunc' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1653 [1/1] (1.51ns)   --->   "%c_p = add i32 %trunc_ln118_1, i32 %trunc_ln118" [../src/ban_s3.cpp:118]   --->   Operation 1653 'add' 'c_p' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1654 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %num_res" [../src/ban_s3.cpp:27]   --->   Operation 1654 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 1655 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1656 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [../src/ban_s3.cpp:27]   --->   Operation 1656 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1657 [1/1] (0.86ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_18, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 1657 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1658 [1/1] (1.21ns)   --->   "%icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 1658 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 1659 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1660 [1/2] (2.82ns)   --->   "%tmp_19 = fcmp_oeq  i32 %num_res, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 1660 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1661 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_19" [../src/ban_s3.cpp:27]   --->   Operation 1661 'and' 'and_ln27' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1662 [1/1] (1.52ns)   --->   "%br_ln27 = br i1 %and_ln27, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:27]   --->   Operation 1662 'br' 'br_ln27' <Predicate = true> <Delay = 1.52>
ST_179 : Operation 1663 [2/2] (2.82ns)   --->   "%tmp_97 = fcmp_oeq  i32 %num_res_8, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 1663 'fcmp' 'tmp_97' <Predicate = (and_ln27)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 57> <Delay = 3.30>
ST_180 : Operation 1664 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %num_res_8" [../src/ban_s3.cpp:30]   --->   Operation 1664 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 1665 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1666 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [../src/ban_s3.cpp:30]   --->   Operation 1666 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1667 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_96, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 1667 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1668 [1/1] (1.21ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 1668 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [../src/ban_s3.cpp:30]   --->   Operation 1669 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1670 [1/2] (2.82ns)   --->   "%tmp_97 = fcmp_oeq  i32 %num_res_8, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 1670 'fcmp' 'tmp_97' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1671 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_97" [../src/ban_s3.cpp:30]   --->   Operation 1671 'and' 'and_ln30' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1672 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30, void, void" [../src/ban_s3.cpp:30]   --->   Operation 1672 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1673 [2/2] (2.82ns)   --->   "%tmp_120 = fcmp_oeq  i32 %c_num_2, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1673 'fcmp' 'tmp_120' <Predicate = (and_ln30)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 58> <Delay = 1.52>
ST_181 : Operation 1674 [1/1] (1.51ns)   --->   "%c_p_5 = add i32 %c_p, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 1674 'add' 'c_p_5' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1675 [1/1] (1.52ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:35]   --->   Operation 1675 'br' 'br_ln35' <Predicate = true> <Delay = 1.52>

State 182 <SV = 58> <Delay = 4.17>
ST_182 : Operation 1676 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %c_num_2" [../src/ban_s3.cpp:38]   --->   Operation 1676 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 1677 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [../src/ban_s3.cpp:38]   --->   Operation 1678 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1679 [1/1] (0.86ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_119, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 1679 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1680 [1/1] (1.21ns)   --->   "%icmp_ln38_1 = icmp_eq  i23 %trunc_ln38, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 1680 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln38 = or i1 %icmp_ln38_1, i1 %icmp_ln38" [../src/ban_s3.cpp:38]   --->   Operation 1681 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1682 [1/2] (2.82ns)   --->   "%tmp_120 = fcmp_oeq  i32 %c_num_2, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1682 'fcmp' 'tmp_120' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1683 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_120" [../src/ban_s3.cpp:38]   --->   Operation 1683 'and' 'and_ln38' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1684 [1/1] (1.51ns)   --->   "%c_p_4 = add i32 %c_p, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 1684 'add' 'c_p_4' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1685 [1/1] (0.87ns)   --->   "%select_ln38 = select i1 %and_ln38, i32 %c_num_2, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1685 'select' 'select_ln38' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_182 : Operation 1686 [1/1] (0.87ns)   --->   "%select_ln38_1 = select i1 %and_ln38, i32 %num_res, i32 %c_num_2" [../src/ban_s3.cpp:38]   --->   Operation 1686 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_182 : Operation 1687 [1/1] (0.87ns)   --->   "%select_ln38_2 = select i1 %and_ln38, i32 0, i32 %c_p_4" [../src/ban_s3.cpp:38]   --->   Operation 1687 'select' 'select_ln38_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_182 : Operation 1688 [1/1] (1.52ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:38]   --->   Operation 1688 'br' 'br_ln38' <Predicate = true> <Delay = 1.52>

State 183 <SV = 57> <Delay = 3.34>
ST_183 : Operation 1689 [1/1] (0.00ns)   --->   "%b_p = trunc i128 %b_op2_read" [../src/ban_s3.cpp:100]   --->   Operation 1689 'trunc' 'b_p' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1690 [1/1] (0.00ns)   --->   "%trunc_ln100_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:100]   --->   Operation 1690 'partselect' 'trunc_ln100_4' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1691 [1/1] (0.00ns)   --->   "%trunc_ln100_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:100]   --->   Operation 1691 'partselect' 'trunc_ln100_5' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1692 [1/1] (0.00ns)   --->   "%trunc_ln100_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:100]   --->   Operation 1692 'partselect' 'trunc_ln100_6' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1693 [1/1] (0.52ns)   --->   "%xor_ln101_1 = xor i32 %trunc_ln100_4, i32 2147483648" [../src/ban_s3.cpp:101]   --->   Operation 1693 'xor' 'xor_ln101_1' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1694 [1/1] (0.00ns)   --->   "%b_num_0 = bitcast i32 %xor_ln101_1" [../src/ban_s3.cpp:101]   --->   Operation 1694 'bitcast' 'b_num_0' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1695 [1/1] (0.52ns)   --->   "%xor_ln102_1 = xor i32 %trunc_ln100_5, i32 2147483648" [../src/ban_s3.cpp:102]   --->   Operation 1695 'xor' 'xor_ln102_1' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1696 [1/1] (0.00ns)   --->   "%b_num_1 = bitcast i32 %xor_ln102_1" [../src/ban_s3.cpp:102]   --->   Operation 1696 'bitcast' 'b_num_1' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1697 [1/1] (0.52ns)   --->   "%xor_ln103_1 = xor i32 %trunc_ln100_6, i32 2147483648" [../src/ban_s3.cpp:103]   --->   Operation 1697 'xor' 'xor_ln103_1' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1698 [1/1] (0.00ns)   --->   "%b_num_2 = bitcast i32 %xor_ln103_1" [../src/ban_s3.cpp:103]   --->   Operation 1698 'bitcast' 'b_num_2' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1699 [2/2] (2.82ns)   --->   "%call_ret = call i128 @operator+.1, i128 %b_op1_read, i32 %b_p, i32 %b_num_0, i32 %b_num_1, i32 %b_num_2" [../src/ban_s3.h:59]   --->   Operation 1699 'call' 'call_ret' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 58> <Delay = 1.52>
ST_184 : Operation 1700 [1/2] (0.94ns)   --->   "%call_ret = call i128 @operator+.1, i128 %b_op1_read, i32 %b_p, i32 %b_num_0, i32 %b_num_1, i32 %b_num_2" [../src/ban_s3.h:59]   --->   Operation 1700 'call' 'call_ret' <Predicate = true> <Delay = 0.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_184 : Operation 1701 [1/1] (0.00ns)   --->   "%out_b_p_2 = extractvalue i128 %call_ret" [../src/ban_s3.h:59]   --->   Operation 1701 'extractvalue' 'out_b_p_2' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1702 [1/1] (0.00ns)   --->   "%out_b_num_4 = extractvalue i128 %call_ret" [../src/ban_s3.h:59]   --->   Operation 1702 'extractvalue' 'out_b_num_4' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1703 [1/1] (0.00ns)   --->   "%out_b_num_5 = extractvalue i128 %call_ret" [../src/ban_s3.h:59]   --->   Operation 1703 'extractvalue' 'out_b_num_5' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1704 [1/1] (0.00ns)   --->   "%ref_tmp3_1_2 = extractvalue i128 %call_ret" [../src/ban_s3.h:59]   --->   Operation 1704 'extractvalue' 'ref_tmp3_1_2' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1705 [1/1] (1.52ns)   --->   "%br_ln19 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:19]   --->   Operation 1705 'br' 'br_ln19' <Predicate = true> <Delay = 1.52>

State 185 <SV = 58> <Delay = 1.52>
ST_185 : Operation 1706 [1/1] (0.00ns)   --->   "%b_p_2 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:100]   --->   Operation 1706 'trunc' 'b_p_2' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1707 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:100]   --->   Operation 1707 'partselect' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1708 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:100]   --->   Operation 1708 'partselect' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1709 [1/1] (0.00ns)   --->   "%trunc_ln100_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:100]   --->   Operation 1709 'partselect' 'trunc_ln100_3' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1710 [1/1] (0.52ns)   --->   "%xor_ln101 = xor i32 %trunc_ln100_1, i32 2147483648" [../src/ban_s3.cpp:101]   --->   Operation 1710 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1711 [1/1] (0.00ns)   --->   "%b_num_4 = bitcast i32 %xor_ln101" [../src/ban_s3.cpp:101]   --->   Operation 1711 'bitcast' 'b_num_4' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1712 [1/1] (0.52ns)   --->   "%xor_ln102 = xor i32 %trunc_ln100_2, i32 2147483648" [../src/ban_s3.cpp:102]   --->   Operation 1712 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1713 [1/1] (0.00ns)   --->   "%b_num_5 = bitcast i32 %xor_ln102" [../src/ban_s3.cpp:102]   --->   Operation 1713 'bitcast' 'b_num_5' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1714 [1/1] (0.52ns)   --->   "%xor_ln103 = xor i32 %trunc_ln100_3, i32 2147483648" [../src/ban_s3.cpp:103]   --->   Operation 1714 'xor' 'xor_ln103' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1715 [1/1] (0.00ns)   --->   "%bitcast_ln103 = bitcast i32 %xor_ln103" [../src/ban_s3.cpp:103]   --->   Operation 1715 'bitcast' 'bitcast_ln103' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1716 [1/1] (1.52ns)   --->   "%br_ln15 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:15]   --->   Operation 1716 'br' 'br_ln15' <Predicate = true> <Delay = 1.52>

State 186 <SV = 57> <Delay = 2.82>
ST_186 : Operation 1717 [2/2] (2.82ns)   --->   "%call_ret1 = call i128 @operator+, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:10]   --->   Operation 1717 'call' 'call_ret1' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 58> <Delay = 1.52>
ST_187 : Operation 1718 [1/2] (0.90ns)   --->   "%call_ret1 = call i128 @operator+, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:10]   --->   Operation 1718 'call' 'call_ret1' <Predicate = true> <Delay = 0.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_187 : Operation 1719 [1/1] (0.00ns)   --->   "%out_b_p = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1719 'extractvalue' 'out_b_p' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1720 [1/1] (0.00ns)   --->   "%out_b_num = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1720 'extractvalue' 'out_b_num' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1721 [1/1] (0.00ns)   --->   "%out_b_num_1 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1721 'extractvalue' 'out_b_num_1' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1722 [1/1] (0.00ns)   --->   "%ref_tmp_1_2 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1722 'extractvalue' 'ref_tmp_1_2' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1723 [1/1] (1.52ns)   --->   "%br_ln11 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:11]   --->   Operation 1723 'br' 'br_ln11' <Predicate = true> <Delay = 1.52>

State 188 <SV = 55> <Delay = 2.82>
ST_188 : Operation 1724 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:227]   --->   Operation 1724 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1725 [1/1] (0.00ns)   --->   "%bitcast_ln227 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:227]   --->   Operation 1725 'bitcast' 'bitcast_ln227' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1726 [2/2] (2.82ns)   --->   "%tmp_1 = fcmp_olt  i32 %bitcast_ln227, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1726 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1727 [2/2] (2.82ns)   --->   "%tmp_3 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1727 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1728 [2/2] (2.82ns)   --->   "%tmp_5 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1728 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1729 [2/2] (2.82ns)   --->   "%tmp_8 = fcmp_olt  i32 %bitcast_ln227, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 1729 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1730 [2/2] (2.82ns)   --->   "%tmp_11 = fcmp_oeq  i32 %bitcast_ln227, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 1730 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:230]   --->   Operation 1731 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1732 [1/1] (0.00ns)   --->   "%bitcast_ln230 = bitcast i32 %trunc_ln3" [../src/ban_s3.cpp:230]   --->   Operation 1732 'bitcast' 'bitcast_ln230' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1733 [2/2] (2.82ns)   --->   "%tmp_13 = fcmp_olt  i32 %bitcast_ln230, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1733 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1734 [2/2] (2.82ns)   --->   "%tmp_15 = fcmp_oeq  i32 %bitcast_ln230, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1734 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1735 [1/1] (0.00ns)   --->   "%trunc_ln230_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:230]   --->   Operation 1735 'partselect' 'trunc_ln230_2' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1736 [1/1] (0.00ns)   --->   "%bitcast_ln230_2 = bitcast i32 %trunc_ln230_2" [../src/ban_s3.cpp:230]   --->   Operation 1736 'bitcast' 'bitcast_ln230_2' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1737 [2/2] (2.82ns)   --->   "%tmp_17 = fcmp_olt  i32 %bitcast_ln230_2, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1737 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 56> <Delay = 6.22>
ST_189 : Operation 1738 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:225]   --->   Operation 1738 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1739 [1/1] (0.00ns)   --->   "%pl = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:226]   --->   Operation 1739 'bitselect' 'pl' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1740 [1/1] (1.26ns)   --->   "%icmp_ln230 = icmp_slt  i32 %trunc_ln225, i32 1" [../src/ban_s3.cpp:230]   --->   Operation 1740 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:230]   --->   Operation 1741 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln230_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:230]   --->   Operation 1742 'partselect' 'trunc_ln230_4' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1743 [1/1] (0.86ns)   --->   "%icmp_ln230_6 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 1743 'icmp' 'icmp_ln230_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1744 [1/1] (1.21ns)   --->   "%icmp_ln230_7 = icmp_eq  i23 %trunc_ln230_4, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 1744 'icmp' 'icmp_ln230_7' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1745 [1/1] (0.48ns)   --->   "%or_ln230_4 = or i1 %icmp_ln230_7, i1 %icmp_ln230_6" [../src/ban_s3.cpp:230]   --->   Operation 1745 'or' 'or_ln230_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1746 [1/2] (2.82ns)   --->   "%tmp_1 = fcmp_olt  i32 %bitcast_ln227, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1746 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1747 [1/1] (0.48ns)   --->   "%and_ln230 = and i1 %or_ln230_4, i1 %tmp_1" [../src/ban_s3.cpp:230]   --->   Operation 1747 'and' 'and_ln230' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node or_ln230)   --->   "%xor_ln230_1 = xor i1 %and_ln230, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 1748 'xor' 'xor_ln230_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1749 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230 = or i1 %icmp_ln230, i1 %xor_ln230_1" [../src/ban_s3.cpp:230]   --->   Operation 1749 'or' 'or_ln230' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1750 [1/1] (0.00ns)   --->   "%bitcast_ln230_4 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 1750 'bitcast' 'bitcast_ln230_4' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln230_4, i32 23, i32 30" [../src/ban_s3.cpp:230]   --->   Operation 1751 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i32 %bitcast_ln230_4" [../src/ban_s3.cpp:230]   --->   Operation 1752 'trunc' 'trunc_ln230' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1753 [1/1] (0.86ns)   --->   "%icmp_ln230_8 = icmp_ne  i8 %tmp_2, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 1753 'icmp' 'icmp_ln230_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1754 [1/1] (1.21ns)   --->   "%icmp_ln230_9 = icmp_eq  i23 %trunc_ln230, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 1754 'icmp' 'icmp_ln230_9' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1755 [1/1] (0.48ns)   --->   "%or_ln230_5 = or i1 %icmp_ln230_9, i1 %icmp_ln230_8" [../src/ban_s3.cpp:230]   --->   Operation 1755 'or' 'or_ln230_5' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1756 [1/2] (2.82ns)   --->   "%tmp_3 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1756 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_8)   --->   "%and_ln230_1 = and i1 %or_ln230_5, i1 %tmp_3" [../src/ban_s3.cpp:230]   --->   Operation 1757 'and' 'and_ln230_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1758 [1/2] (2.82ns)   --->   "%tmp_5 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1758 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_8)   --->   "%and_ln230_3 = and i1 %or_ln230_5, i1 %tmp_5" [../src/ban_s3.cpp:230]   --->   Operation 1759 'and' 'and_ln230_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_8)   --->   "%and_ln230_4 = and i1 %and_ln230, i1 %and_ln230_3" [../src/ban_s3.cpp:230]   --->   Operation 1760 'and' 'and_ln230_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1761 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln230_8 = or i1 %and_ln230_1, i1 %and_ln230_4" [../src/ban_s3.cpp:230]   --->   Operation 1761 'or' 'or_ln230_8' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1762 [1/1] (1.26ns)   --->   "%icmp_ln230_4 = icmp_eq  i32 %trunc_ln225, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1762 'icmp' 'icmp_ln230_4' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1763 [1/1] (0.48ns)   --->   "%and_ln230_5 = and i1 %or_ln230_4, i1 %or_ln230_5" [../src/ban_s3.cpp:230]   --->   Operation 1763 'and' 'and_ln230_5' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1764 [1/2] (2.82ns)   --->   "%tmp_8 = fcmp_olt  i32 %bitcast_ln227, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 1764 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1765 [1/1] (0.48ns)   --->   "%and_ln230_6 = and i1 %and_ln230_5, i1 %tmp_8" [../src/ban_s3.cpp:230]   --->   Operation 1765 'and' 'and_ln230_6' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1766 [1/2] (2.82ns)   --->   "%tmp_11 = fcmp_oeq  i32 %bitcast_ln227, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 1766 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1767 [1/1] (0.48ns)   --->   "%and_ln230_7 = and i1 %and_ln230_5, i1 %tmp_11" [../src/ban_s3.cpp:230]   --->   Operation 1767 'and' 'and_ln230_7' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1768 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:230]   --->   Operation 1768 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1769 [1/1] (0.00ns)   --->   "%trunc_ln230_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:230]   --->   Operation 1769 'partselect' 'trunc_ln230_s' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1770 [1/1] (0.86ns)   --->   "%icmp_ln230_10 = icmp_ne  i8 %tmp_12, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 1770 'icmp' 'icmp_ln230_10' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1771 [1/1] (1.21ns)   --->   "%icmp_ln230_11 = icmp_eq  i23 %trunc_ln230_s, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 1771 'icmp' 'icmp_ln230_11' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1772 [1/1] (0.48ns)   --->   "%or_ln230_9 = or i1 %icmp_ln230_11, i1 %icmp_ln230_10" [../src/ban_s3.cpp:230]   --->   Operation 1772 'or' 'or_ln230_9' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1773 [1/2] (2.82ns)   --->   "%tmp_13 = fcmp_olt  i32 %bitcast_ln230, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1773 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1774 [1/1] (0.48ns)   --->   "%and_ln230_8 = and i1 %or_ln230_9, i1 %tmp_13" [../src/ban_s3.cpp:230]   --->   Operation 1774 'and' 'and_ln230_8' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1775 [1/2] (2.82ns)   --->   "%tmp_15 = fcmp_oeq  i32 %bitcast_ln230, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1775 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%and_ln230_9 = and i1 %or_ln230_9, i1 %tmp_15" [../src/ban_s3.cpp:230]   --->   Operation 1776 'and' 'and_ln230_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1777 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:230]   --->   Operation 1777 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1778 [1/1] (0.00ns)   --->   "%trunc_ln230_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:230]   --->   Operation 1778 'partselect' 'trunc_ln230_8' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1779 [1/1] (0.86ns)   --->   "%icmp_ln230_12 = icmp_ne  i8 %tmp_16, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 1779 'icmp' 'icmp_ln230_12' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1780 [1/1] (1.21ns)   --->   "%icmp_ln230_13 = icmp_eq  i23 %trunc_ln230_8, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 1780 'icmp' 'icmp_ln230_13' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node select_ln226)   --->   "%or_ln230_10 = or i1 %icmp_ln230_13, i1 %icmp_ln230_12" [../src/ban_s3.cpp:230]   --->   Operation 1781 'or' 'or_ln230_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1782 [1/2] (2.82ns)   --->   "%tmp_17 = fcmp_olt  i32 %bitcast_ln230_2, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1782 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node select_ln226)   --->   "%and_ln230_10 = and i1 %or_ln230_10, i1 %tmp_17" [../src/ban_s3.cpp:230]   --->   Operation 1783 'and' 'and_ln230_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node select_ln226)   --->   "%and_ln226 = and i1 %or_ln230, i1 %pl" [../src/ban_s3.cpp:226]   --->   Operation 1784 'and' 'and_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1785 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln226 = select i1 %and_ln226, i1 %or_ln230_8, i1 %and_ln230_10" [../src/ban_s3.cpp:226]   --->   Operation 1785 'select' 'select_ln226' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_189 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_11)   --->   "%xor_ln230 = xor i1 %icmp_ln230, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 1786 'xor' 'xor_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1787 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_11 = and i1 %and_ln230, i1 %xor_ln230" [../src/ban_s3.cpp:230]   --->   Operation 1787 'and' 'and_ln230_11' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_12)   --->   "%or_ln230_11 = or i1 %select_ln226, i1 %and_ln230_11" [../src/ban_s3.cpp:230]   --->   Operation 1788 'or' 'or_ln230_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_12)   --->   "%or_ln230_12 = or i1 %icmp_ln230_4, i1 %and_ln230_11" [../src/ban_s3.cpp:230]   --->   Operation 1789 'or' 'or_ln230_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_12)   --->   "%or_ln230_13 = or i1 %or_ln230_12, i1 %pl" [../src/ban_s3.cpp:230]   --->   Operation 1790 'or' 'or_ln230_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1791 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_12 = and i1 %or_ln230_11, i1 %or_ln230_13" [../src/ban_s3.cpp:230]   --->   Operation 1791 'and' 'and_ln230_12' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_14)   --->   "%xor_ln226 = xor i1 %pl, i1 1" [../src/ban_s3.cpp:226]   --->   Operation 1792 'xor' 'xor_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_14)   --->   "%and_ln230_13 = and i1 %icmp_ln230_4, i1 %xor_ln226" [../src/ban_s3.cpp:230]   --->   Operation 1793 'and' 'and_ln230_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1794 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_14 = and i1 %and_ln230_13, i1 %or_ln230" [../src/ban_s3.cpp:230]   --->   Operation 1794 'and' 'and_ln230_14' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_16)   --->   "%and_ln230_15 = and i1 %and_ln230_14, i1 %and_ln230_6" [../src/ban_s3.cpp:230]   --->   Operation 1795 'and' 'and_ln230_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_16)   --->   "%or_ln230_14 = or i1 %and_ln230_15, i1 %and_ln230_12" [../src/ban_s3.cpp:230]   --->   Operation 1796 'or' 'or_ln230_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_16)   --->   "%xor_ln230_2 = xor i1 %and_ln230_14, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 1797 'xor' 'xor_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_16)   --->   "%or_ln230_15 = or i1 %and_ln230_7, i1 %xor_ln230_2" [../src/ban_s3.cpp:230]   --->   Operation 1798 'or' 'or_ln230_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_16)   --->   "%or_ln230_16 = or i1 %or_ln230_15, i1 %and_ln230_6" [../src/ban_s3.cpp:230]   --->   Operation 1799 'or' 'or_ln230_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1800 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_16 = and i1 %or_ln230_14, i1 %or_ln230_16" [../src/ban_s3.cpp:230]   --->   Operation 1800 'and' 'and_ln230_16' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_18)   --->   "%xor_ln230_3 = xor i1 %and_ln230_6, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 1801 'xor' 'xor_ln230_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_18)   --->   "%and_ln230_17 = and i1 %and_ln230_7, i1 %xor_ln230_3" [../src/ban_s3.cpp:230]   --->   Operation 1802 'and' 'and_ln230_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1803 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln230_18 = and i1 %and_ln230_17, i1 %and_ln230_14" [../src/ban_s3.cpp:230]   --->   Operation 1803 'and' 'and_ln230_18' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln88)   --->   "%and_ln230_19 = and i1 %and_ln230_18, i1 %and_ln230_8" [../src/ban_s3.cpp:230]   --->   Operation 1804 'and' 'and_ln230_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln88)   --->   "%or_ln230_17 = or i1 %and_ln230_19, i1 %and_ln230_16" [../src/ban_s3.cpp:230]   --->   Operation 1805 'or' 'or_ln230_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%or_ln230_18 = or i1 %and_ln230_9, i1 %and_ln230_8" [../src/ban_s3.cpp:230]   --->   Operation 1806 'or' 'or_ln230_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%xor_ln230_4 = xor i1 %or_ln230_18, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 1807 'xor' 'xor_ln230_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%and_ln230_20 = and i1 %and_ln230_18, i1 %xor_ln230_4" [../src/ban_s3.cpp:230]   --->   Operation 1808 'and' 'and_ln230_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1809 [1/1] (0.48ns) (out node of the LUT)   --->   "%xor_ln88 = xor i1 %or_ln230_17, i1 1" [../src/ban_s3.h:88]   --->   Operation 1809 'xor' 'xor_ln88' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1810 [1/1] (0.48ns) (out node of the LUT)   --->   "%out_l = or i1 %and_ln230_20, i1 %xor_ln88" [../src/ban_s3.h:88]   --->   Operation 1810 'or' 'out_l' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 57> <Delay = 1.52>
ST_190 : Operation 1811 [1/1] (1.52ns)   --->   "%br_ln104 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:104]   --->   Operation 1811 'br' 'br_ln104' <Predicate = true> <Delay = 1.52>

State 191 <SV = 59> <Delay = 0.00>
ST_191 : Operation 1812 [1/1] (0.00ns)   --->   "%retval_1_1_2_load = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %ref_tmp25_1_2, void, i32 %ref_tmp23_1_2, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %num_res_4, void, i32 %ref_tmp3_1_2, void, i32 %bitcast_ln103, void, i32 %ref_tmp_1_2, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 0, void, i32 %bitcast_ln103_2, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %c_num_2, void, i32 %bitcast_ln100_1, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_num_4, void, i32 %res_num_5, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i300, i32 0, void %.critedge377, i32 0, void, i32 0, void %._crit_edge66, i32 0, void %._crit_edge68, i32 0, void, i32 0, void, i32 0, void, i32 %c_num_0_4, void, i32 0, void, i32 %select_ln38, void, i32 %select_ln38_3, void, i32 %select_ln38_6, void, i32 %select_ln38_9, void"   --->   Operation 1812 'phi' 'retval_1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1813 [1/1] (0.00ns)   --->   "%retval_1_1_1_load = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %out_b_num_10, void, i32 %out_b_num_9, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %num_res_9, void, i32 %out_b_num_5, void, i32 %b_num_5, void, i32 %out_b_num_1, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 %c_num_2, void, i32 %b_num_3, void, i32 %res_num_4, void, i32 %res_num_5, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %num_res_8, void, i32 %bitcast_ln100, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_num_1, void, i32 %res_num_3, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i300, i32 0, void %.critedge377, i32 0, void, i32 0, void %._crit_edge66, i32 0, void %._crit_edge68, i32 0, void, i32 0, void, i32 0, void, i32 %c_num_1_3, void, i32 %c_num_0_4, void, i32 %num_res_8, void, i32 %c_num_1_3, void, i32 %res_num_1, void, i32 %res_num_3, void"   --->   Operation 1813 'phi' 'retval_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1814 [1/1] (0.00ns)   --->   "%retval_1_1_0_load = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %out_b_num_11, void, i32 %out_b_num_8, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %normalizer_3, void, i32 %out_b_num_4, void, i32 %b_num_4, void, i32 %out_b_num, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 %num_res_8, void, i32 %b_num, void, i32 %res_num_1, void, i32 %res_num_3, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %num_res, void, i32 %bitcast_ln248, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_num, void, i32 %res_num_2, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i300, i32 0, void %.critedge377, i32 0, void, i32 0, void %._crit_edge66, i32 0, void %._crit_edge68, i32 0, void, i32 0, void, i32 0, void, i32 %c_num_0_1, void, i32 %c_num_1_3, void, i32 %select_ln38_1, void, i32 %select_ln38_4, void, i32 %select_ln38_7, void, i32 %select_ln38_10, void"   --->   Operation 1814 'phi' 'retval_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1815 [1/1] (0.00ns)   --->   "%out_b_p_6 = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %out_b_p_5, void, i32 %out_b_p_4, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %sext_ln278, void, i32 %out_b_p_2, void, i32 %b_p_2, void, i32 %out_b_p, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 %c_p_5, void, i32 %b_p_1, void, i32 %res_p_15, void, i32 %res_p_17, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %c_p, void, i32 %b_p_1, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_p, void, i32 %res_p_13, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i300, i32 0, void %.critedge377, i32 0, void, i32 0, void %._crit_edge66, i32 0, void %._crit_edge68, i32 0, void, i32 0, void, i32 0, void, i32 %c_p_3, void, i32 %c_p_7, void, i32 %select_ln38_2, void, i32 %select_ln38_5, void, i32 %select_ln38_8, void, i32 %select_ln38_11, void"   --->   Operation 1815 'phi' 'out_b_p_6' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1816 [1/1] (0.00ns)   --->   "%out_l_4 = phi i1 %out_l, void %_ifconv, i1 %out_l_3, void %_ifconv190, i1 0, void, i1 0, void, i1 %out_l_2, void %_ifconv145, i1 %out_l_1, void %_ifconv100, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 %and_ln18_9, void, i1 %and_ln209_12, void, i1 %and_ln209_16, void, i1 %and_ln209_15, void %.critedge19.i, i1 %and_ln209_13, void, i1 %and_ln209_19, void, i1 %and_ln209_18, void %.critedge19.i.i, i1 %and_ln230_58, void, i1 %and_ln230_60, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 %or_ln230_28, void, i1 %empty_12, void, i1 %and_ln22_19, void, i1 %xor_ln22_5, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void %_ifconv40, i1 0, void, i1 1, void %_ifconv70, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 0, void, i1 1, void, i1 0, void, i1 1, void, i1 0, void, i1 1, void %_ZNK3BaneqEf.exit.i300, i1 1, void %.critedge377, i1 %or_ln230_30, void, i1 0, void %._crit_edge66, i1 1, void %._crit_edge68, i1 0, void, i1 1, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void"   --->   Operation 1816 'phi' 'out_l_4' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1817 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %retval_1_1_0_load" [../src/ban_interface.cpp:107]   --->   Operation 1817 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1818 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast i32 %retval_1_1_1_load" [../src/ban_interface.cpp:107]   --->   Operation 1818 'bitcast' 'bitcast_ln107_1' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1819 [1/1] (0.00ns)   --->   "%bitcast_ln107_2 = bitcast i32 %retval_1_1_2_load" [../src/ban_interface.cpp:107]   --->   Operation 1819 'bitcast' 'bitcast_ln107_2' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1820 [1/1] (0.00ns)   --->   "%or_ln107_2 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i32.i31.i1, i32 %bitcast_ln107_2, i32 %bitcast_ln107_1, i32 %bitcast_ln107, i32 %out_b_p_6, i31 0, i1 %out_l_4" [../src/ban_interface.cpp:107]   --->   Operation 1820 'bitconcatenate' 'or_ln107_2' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1821 [1/1] (0.00ns)   --->   "%ret_ln107 = ret i160 %or_ln107_2" [../src/ban_interface.cpp:107]   --->   Operation 1821 'ret' 'ret_ln107' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.82ns
The critical path consists of the following:
	wire read operation ('f_op_read', ../src/ban_interface.cpp:4) on port 'f_op' (../src/ban_interface.cpp:4) [16]  (0 ns)
	'fcmp' operation ('tmp_115', ../src/ban_s3.cpp:22) [321]  (2.82 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'fcmp' operation ('tmp_95', ../src/ban_s3.cpp:22) [37]  (2.82 ns)

 <State 3>: 3.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_95', ../src/ban_s3.cpp:22) [37]  (2.82 ns)
	'and' operation ('and_ln22_10', ../src/ban_s3.cpp:22) [38]  (0.485 ns)
	'xor' operation ('xor_ln22_4', ../src/ban_s3.cpp:22) [39]  (0 ns)
	'or' operation ('or_ln22_1', ../src/ban_s3.cpp:22) [40]  (0.485 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_118', ../src/ban_s3.cpp:22) [50]  (2.82 ns)
	'and' operation ('and_ln22_15', ../src/ban_s3.cpp:22) [51]  (0.485 ns)

 <State 5>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_141', ../src/ban_s3.cpp:22) [61]  (2.82 ns)
	'and' operation ('and_ln22_18', ../src/ban_s3.cpp:22) [62]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 6>: 5.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_116', ../src/ban_s3.cpp:230) [69]  (2.82 ns)
	'and' operation ('and_ln230_44', ../src/ban_s3.cpp:230) [70]  (0.485 ns)
	'xor' operation ('xor_ln230_13', ../src/ban_s3.cpp:230) [71]  (0 ns)
	'or' operation ('or_ln230_3', ../src/ban_s3.cpp:230) [72]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 7>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_167', ../src/ban_s3.cpp:230) [79]  (2.82 ns)
	'and' operation ('and_ln230_54', ../src/ban_s3.cpp:230) [80]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 8>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_172', ../src/ban_s3.cpp:230) [92]  (2.82 ns)
	'and' operation ('and_ln230_57', ../src/ban_s3.cpp:230) [93]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 9>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_175', ../src/ban_s3.cpp:230) [96]  (2.82 ns)
	'and' operation ('and_ln230_59', ../src/ban_s3.cpp:230) [97]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 10>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_177', ../src/ban_s3.cpp:230) [107]  (2.82 ns)
	'and' operation ('and_ln230_60', ../src/ban_s3.cpp:230) [108]  (0.485 ns)

 <State 11>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_156', ../src/ban_s3.cpp:230) [111]  (2.82 ns)
	'and' operation ('and_ln230_50', ../src/ban_s3.cpp:230) [112]  (0 ns)
	'or' operation ('or_ln230_30', ../src/ban_s3.cpp:230) [116]  (0.485 ns)

 <State 12>: 2.82ns
The critical path consists of the following:
	'fcmp' operation ('tmp_81', ../src/ban_s3.cpp:22) [135]  (2.82 ns)

 <State 13>: 6.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_81', ../src/ban_s3.cpp:22) [135]  (2.82 ns)
	'and' operation ('and_ln22_1', ../src/ban_s3.cpp:22) [136]  (0.485 ns)
	'xor' operation ('xor_ln22', ../src/ban_s3.cpp:22) [137]  (0 ns)
	'or' operation ('or_ln22', ../src/ban_s3.cpp:22) [138]  (0.485 ns)
	'and' operation ('and_ln230_31', ../src/ban_s3.cpp:230) [190]  (0.485 ns)
	'and' operation ('and_ln226_1', ../src/ban_s3.cpp:226) [191]  (0.485 ns)
	'and' operation ('and_ln230_33', ../src/ban_s3.cpp:230) [204]  (0 ns)
	'and' operation ('and_ln230_34', ../src/ban_s3.cpp:230) [205]  (0.485 ns)
	'or' operation ('or_ln230_23', ../src/ban_s3.cpp:230) [206]  (0.485 ns)
	'and' operation ('and_ln230_35', ../src/ban_s3.cpp:230) [207]  (0 ns)
	'or' operation ('or_ln230_24', ../src/ban_s3.cpp:230) [208]  (0.485 ns)
	'and' operation ('and_ln230_37', ../src/ban_s3.cpp:230) [213]  (0.485 ns)

 <State 14>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 15>: 2.82ns
The critical path consists of the following:
	'fcmp' operation ('tmp_78', ../src/ban_s3.cpp:230) [237]  (2.82 ns)

 <State 16>: 5.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_78', ../src/ban_s3.cpp:230) [237]  (2.82 ns)
	'and' operation ('and_ln230_21', ../src/ban_s3.cpp:230) [238]  (0.485 ns)
	'xor' operation ('xor_ln230_5', ../src/ban_s3.cpp:230) [239]  (0 ns)
	'or' operation ('or_ln230_1', ../src/ban_s3.cpp:230) [240]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 17>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_155', ../src/ban_s3.cpp:230) [255]  (2.82 ns)
	'and' operation ('and_ln230_49', ../src/ban_s3.cpp:230) [256]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 18>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_166', ../src/ban_s3.cpp:230) [259]  (2.82 ns)
	'and' operation ('and_ln230_53', ../src/ban_s3.cpp:230) [260]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 19>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_169', ../src/ban_s3.cpp:230) [270]  (2.82 ns)
	'and' operation ('and_ln230_55', ../src/ban_s3.cpp:230) [271]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 20>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_170', ../src/ban_s3.cpp:230) [274]  (2.82 ns)
	'and' operation ('and_ln230_56', ../src/ban_s3.cpp:230) [275]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 21>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_174', ../src/ban_s3.cpp:230) [285]  (2.82 ns)
	'and' operation ('and_ln230_58', ../src/ban_s3.cpp:230) [286]  (0.485 ns)

 <State 22>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', ../src/ban_s3.cpp:230) [295]  (2.82 ns)
	'and' operation ('and_ln230_45', ../src/ban_s3.cpp:230) [296]  (0 ns)
	'or' operation ('or_ln230_28', ../src/ban_s3.cpp:230) [300]  (0.485 ns)

 <State 23>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_115', ../src/ban_s3.cpp:22) [321]  (2.82 ns)
	'and' operation ('and_ln22_14', ../src/ban_s3.cpp:22) [322]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 24>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_136', ../src/ban_s3.cpp:22) [332]  (2.82 ns)
	'and' operation ('and_ln22_17', ../src/ban_s3.cpp:22) [333]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 25>: 2.82ns
The critical path consists of the following:
	'fcmp' operation ('tmp_153', ../src/ban_s3.cpp:22) [343]  (2.82 ns)

 <State 26>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_153', ../src/ban_s3.cpp:22) [343]  (2.82 ns)
	'and' operation ('and_ln22_20', ../src/ban_s3.cpp:22) [344]  (0 ns)
	'xor' operation ('xor_ln22_5', ../src/ban_s3.cpp:22) [345]  (0.485 ns)

 <State 27>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_112', ../src/ban_s3.cpp:22) [366]  (2.82 ns)
	'and' operation ('and_ln22_12', ../src/ban_s3.cpp:22) [367]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 28>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_134', ../src/ban_s3.cpp:22) [377]  (2.82 ns)
	'and' operation ('and_ln22_16', ../src/ban_s3.cpp:22) [378]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 29>: 2.82ns
The critical path consists of the following:
	'fcmp' operation ('tmp_151', ../src/ban_s3.cpp:22) [388]  (2.82 ns)

 <State 30>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_151', ../src/ban_s3.cpp:22) [388]  (2.82 ns)
	'and' operation ('and_ln22_19', ../src/ban_s3.cpp:22) [389]  (0.485 ns)

 <State 31>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.28 ns)

 <State 32>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.28 ns)

 <State 33>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.28 ns)

 <State 34>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.28 ns)

 <State 35>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.28 ns)

 <State 36>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.28 ns)

 <State 37>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.28 ns)

 <State 38>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.28 ns)

 <State 39>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.28 ns)

 <State 40>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:342) [400]  (7.28 ns)

 <State 41>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_76', ../src/ban_s3.cpp:27) [408]  (2.82 ns)
	'and' operation ('and_ln27_3', ../src/ban_s3.cpp:27) [409]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 42>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_109', ../src/ban_s3.cpp:30) [418]  (2.82 ns)
	'and' operation ('and_ln30_3', ../src/ban_s3.cpp:30) [419]  (0.485 ns)

 <State 43>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 44>: 4.18ns
The critical path consists of the following:
	'fcmp' operation ('tmp_132', ../src/ban_s3.cpp:38) [431]  (2.82 ns)
	'and' operation ('and_ln38_3', ../src/ban_s3.cpp:38) [432]  (0.485 ns)
	'select' operation ('select_ln38_9', ../src/ban_s3.cpp:38) [434]  (0.87 ns)

 <State 45>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:325) [446]  (7.05 ns)

 <State 46>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:325) [446]  (7.05 ns)

 <State 47>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:325) [446]  (7.05 ns)

 <State 48>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:326) [447]  (7.05 ns)

 <State 49>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_74', ../src/ban_s3.cpp:27) [455]  (2.82 ns)
	'and' operation ('and_ln27_2', ../src/ban_s3.cpp:27) [456]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 50>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_107', ../src/ban_s3.cpp:30) [465]  (2.82 ns)
	'and' operation ('and_ln30_2', ../src/ban_s3.cpp:30) [466]  (0.485 ns)

 <State 51>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 52>: 4.18ns
The critical path consists of the following:
	'fcmp' operation ('tmp_130', ../src/ban_s3.cpp:38) [478]  (2.82 ns)
	'and' operation ('and_ln38_2', ../src/ban_s3.cpp:38) [479]  (0.485 ns)
	'select' operation ('select_ln38_6', ../src/ban_s3.cpp:38) [481]  (0.87 ns)

 <State 53>: 0.521ns
The critical path consists of the following:
	'xor' operation ('xor_ln79', ../src/ban_s3.h:79) [487]  (0.521 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban_s3.h:79) to 'operator+.2' [489]  (7.3 ns)

 <State 55>: 7.27ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban_s3.h:79) to 'operator+.2' [489]  (7.27 ns)

 <State 56>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret2', ../src/ban_interface.cpp:62) to 'operator+.2' [496]  (7.3 ns)

 <State 58>: 7.27ns
The critical path consists of the following:
	'call' operation ('call_ret2', ../src/ban_interface.cpp:62) to 'operator+.2' [496]  (7.27 ns)

 <State 59>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 60>: 2.82ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', ../src/ban_s3.cpp:200) [724]  (2.82 ns)

 <State 61>: 6.29ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', ../src/ban_s3.cpp:200) [724]  (2.82 ns)
	'and' operation ('and_ln200_12', ../src/ban_s3.cpp:200) [725]  (0.485 ns)
	'and' operation ('and_ln200_17', ../src/ban_s3.cpp:200) [743]  (0.485 ns)
	'or' operation ('or_ln200_11', ../src/ban_s3.cpp:200) [750]  (0.485 ns)
	'and' operation ('and_ln199_3', ../src/ban_s3.cpp:199) [752]  (0 ns)
	'or' operation ('or_ln200_12', ../src/ban_s3.cpp:200) [754]  (0 ns)
	'and' operation ('deq_p', ../src/ban_s3.cpp:200) [759]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 62>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_149', ../src/ban_s3.cpp:209) [787]  (2.82 ns)
	'and' operation ('and_ln209_13', ../src/ban_s3.cpp:209) [788]  (0.485 ns)

 <State 63>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_165', ../src/ban_s3.cpp:209) [793]  (2.82 ns)
	'and' operation ('and_ln209_19', ../src/ban_s3.cpp:209) [794]  (0.485 ns)

 <State 64>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_164', ../src/ban_s3.cpp:209) [812]  (2.82 ns)
	'and' operation ('and_ln209_18', ../src/ban_s3.cpp:209) [813]  (0.485 ns)

 <State 65>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_148', ../src/ban_s3.cpp:209) [890]  (2.82 ns)
	'and' operation ('and_ln209_12', ../src/ban_s3.cpp:209) [891]  (0.485 ns)

 <State 66>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_161', ../src/ban_s3.cpp:209) [896]  (2.82 ns)
	'and' operation ('and_ln209_16', ../src/ban_s3.cpp:209) [897]  (0.485 ns)

 <State 67>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_160', ../src/ban_s3.cpp:209) [915]  (2.82 ns)
	'and' operation ('and_ln209_15', ../src/ban_s3.cpp:209) [916]  (0.485 ns)

 <State 68>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_105', ../src/ban_s3.cpp:18) [939]  (2.82 ns)
	'and' operation ('and_ln18_3', ../src/ban_s3.cpp:18) [940]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 69>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_128', ../src/ban_s3.cpp:18) [958]  (2.82 ns)
	'and' operation ('and_ln18_7', ../src/ban_s3.cpp:18) [959]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 70>: 2.82ns
The critical path consists of the following:
	'fcmp' operation ('tmp_147', ../src/ban_s3.cpp:18) [977]  (2.82 ns)

 <State 71>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_147', ../src/ban_s3.cpp:18) [977]  (2.82 ns)
	'and' operation ('empty_11', ../src/ban_interface.cpp:10) [978]  (0 ns)
	'xor' operation ('empty_12', ../src/ban_interface.cpp:10) [979]  (0.485 ns)

 <State 72>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_102', ../src/ban_s3.cpp:18) [1002]  (2.82 ns)
	'and' operation ('and_ln18_1', ../src/ban_s3.cpp:18) [1003]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 73>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_125', ../src/ban_s3.cpp:18) [1021]  (2.82 ns)
	'and' operation ('and_ln18_5', ../src/ban_s3.cpp:18) [1022]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 74>: 2.82ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', ../src/ban_s3.cpp:18) [1040]  (2.82 ns)

 <State 75>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', ../src/ban_s3.cpp:18) [1040]  (2.82 ns)
	'and' operation ('and_ln18_9', ../src/ban_s3.cpp:18) [1041]  (0.485 ns)

 <State 76>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:264) [1051]  (7.28 ns)

 <State 77>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:264) [1051]  (7.28 ns)

 <State 78>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:264) [1051]  (7.28 ns)

 <State 79>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:264) [1051]  (7.28 ns)

 <State 80>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.28 ns)

 <State 81>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.28 ns)

 <State 82>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.28 ns)

 <State 83>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.28 ns)

 <State 84>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.28 ns)

 <State 85>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.28 ns)

 <State 86>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.28 ns)

 <State 87>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.28 ns)

 <State 88>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.28 ns)

 <State 89>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i1', ../src/ban_s3.cpp:110) [1054]  (7.05 ns)

 <State 90>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i1', ../src/ban_s3.cpp:110) [1054]  (7.05 ns)

 <State 91>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i1', ../src/ban_s3.cpp:110) [1054]  (7.05 ns)

 <State 92>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('eps_3', ../src/ban_s3.cpp:110) [1055]  (6.77 ns)

 <State 93>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('eps_3', ../src/ban_s3.cpp:110) [1055]  (6.77 ns)

 <State 94>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('eps_3', ../src/ban_s3.cpp:110) [1055]  (6.77 ns)

 <State 95>: 6.83ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1064]  (6.83 ns)

 <State 96>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', ../src/ban_s3.cpp:263) [1052]  (7.05 ns)

 <State 97>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', ../src/ban_s3.cpp:263) [1052]  (7.05 ns)

 <State 98>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', ../src/ban_s3.cpp:263) [1052]  (7.05 ns)

 <State 99>: 6.83ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1064]  (6.83 ns)

 <State 100>: 6.83ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1064]  (6.83 ns)

 <State 101>: 6.83ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1064]  (6.83 ns)

 <State 102>: 6.83ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1064]  (6.83 ns)

 <State 103>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:275) [1065]  (7.05 ns)

 <State 104>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:275) [1065]  (7.05 ns)

 <State 105>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:275) [1065]  (7.05 ns)

 <State 106>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 107>: 2.82ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', ../src/ban_s3.cpp:248) [1078]  (2.82 ns)

 <State 108>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', ../src/ban_s3.cpp:248) [1078]  (2.82 ns)
	'and' operation ('and_ln248', ../src/ban_s3.cpp:248) [1079]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 109>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:131->../src/ban_s3.cpp:158) [1113]  (7.28 ns)

 <State 110>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:131->../src/ban_s3.cpp:158) [1113]  (7.28 ns)

 <State 111>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:131->../src/ban_s3.cpp:158) [1113]  (7.28 ns)

 <State 112>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:131->../src/ban_s3.cpp:158) [1113]  (7.28 ns)

 <State 113>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.28 ns)

 <State 114>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.28 ns)

 <State 115>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.28 ns)

 <State 116>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.28 ns)

 <State 117>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.28 ns)

 <State 118>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.28 ns)

 <State 119>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.28 ns)

 <State 120>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.28 ns)

 <State 121>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.28 ns)

 <State 122>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i2', ../src/ban_s3.cpp:111) [1121]  (7.05 ns)

 <State 123>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i2', ../src/ban_s3.cpp:111) [1121]  (7.05 ns)

 <State 124>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i2', ../src/ban_s3.cpp:111) [1121]  (7.05 ns)

 <State 125>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add20_i_i', ../src/ban_s3.cpp:111) [1122]  (6.77 ns)

 <State 126>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:109) [1114]  (7.05 ns)

 <State 127>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:109) [1114]  (7.05 ns)

 <State 128>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:109) [1114]  (7.05 ns)

 <State 129>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:111) [1130]  (7.05 ns)

 <State 130>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:111) [1130]  (7.05 ns)

 <State 131>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:111) [1130]  (7.05 ns)

 <State 132>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i_i', ../src/ban_s3.cpp:110) [1117]  (6.77 ns)

 <State 133>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:110) [1127]  (7.05 ns)

 <State 134>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:110) [1127]  (7.05 ns)

 <State 135>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:110) [1127]  (7.05 ns)

 <State 136>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:109) [1126]  (7.05 ns)

 <State 137>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:109) [1126]  (7.05 ns)

 <State 138>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:109) [1126]  (7.05 ns)

 <State 139>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i6_i', ../src/ban_s3.cpp:110) [1129]  (6.77 ns)

 <State 140>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:109) [1138]  (7.05 ns)

 <State 141>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:109) [1138]  (7.05 ns)

 <State 142>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:109) [1138]  (7.05 ns)

 <State 143>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../src/ban_s3.cpp:140->../src/ban_s3.cpp:158) [1136]  (6.77 ns)

 <State 144>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:110) [1141]  (6.77 ns)

 <State 145>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:110) [1141]  (6.77 ns)

 <State 146>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:110) [1141]  (6.77 ns)

 <State 147>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:111) [1146]  (6.77 ns)

 <State 148>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:111) [1146]  (6.77 ns)

 <State 149>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:111) [1146]  (6.77 ns)

 <State 150>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:111) [1146]  (6.77 ns)

 <State 151>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:146->../src/ban_s3.cpp:158) [1149]  (6.77 ns)

 <State 152>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:146->../src/ban_s3.cpp:158) [1149]  (6.77 ns)

 <State 153>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:146->../src/ban_s3.cpp:158) [1149]  (6.77 ns)

 <State 154>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.28 ns)

 <State 155>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.28 ns)

 <State 156>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.28 ns)

 <State 157>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.28 ns)

 <State 158>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.28 ns)

 <State 159>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.28 ns)

 <State 160>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.28 ns)

 <State 161>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.28 ns)

 <State 162>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.28 ns)

 <State 163>: 7.28ns
The critical path consists of the following:
	'fdiv' operation ('c.num[1]', ../src/ban_s3.cpp:149->../src/ban_s3.cpp:158) [1151]  (7.28 ns)

 <State 164>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', ../src/ban_s3.cpp:27) [1159]  (2.82 ns)
	'and' operation ('and_ln27_1', ../src/ban_s3.cpp:27) [1160]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 165>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_99', ../src/ban_s3.cpp:30) [1169]  (2.82 ns)
	'and' operation ('and_ln30_1', ../src/ban_s3.cpp:30) [1170]  (0.485 ns)

 <State 166>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 167>: 4.18ns
The critical path consists of the following:
	'fcmp' operation ('tmp_122', ../src/ban_s3.cpp:38) [1182]  (2.82 ns)
	'and' operation ('and_ln38_1', ../src/ban_s3.cpp:38) [1183]  (0.485 ns)
	'select' operation ('select_ln38_3', ../src/ban_s3.cpp:38) [1185]  (0.87 ns)

 <State 168>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:111) [1204]  (7.05 ns)

 <State 169>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:111) [1204]  (7.05 ns)

 <State 170>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:111) [1204]  (7.05 ns)

 <State 171>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add16_i_i', ../src/ban_s3.cpp:111) [1208]  (6.77 ns)

 <State 172>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:109) [1194]  (7.05 ns)

 <State 173>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:109) [1194]  (7.05 ns)

 <State 174>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:109) [1194]  (7.05 ns)

 <State 175>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:110) [1201]  (6.77 ns)

 <State 176>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:110) [1201]  (6.77 ns)

 <State 177>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:110) [1201]  (6.77 ns)

 <State 178>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:110) [1201]  (6.77 ns)

 <State 179>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', ../src/ban_s3.cpp:27) [1220]  (2.82 ns)
	'and' operation ('and_ln27', ../src/ban_s3.cpp:27) [1221]  (0.485 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 180>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_97', ../src/ban_s3.cpp:30) [1230]  (2.82 ns)
	'and' operation ('and_ln30', ../src/ban_s3.cpp:30) [1231]  (0.485 ns)

 <State 181>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 182>: 4.18ns
The critical path consists of the following:
	'fcmp' operation ('tmp_120', ../src/ban_s3.cpp:38) [1243]  (2.82 ns)
	'and' operation ('and_ln38', ../src/ban_s3.cpp:38) [1244]  (0.485 ns)
	'select' operation ('select_ln38', ../src/ban_s3.cpp:38) [1246]  (0.87 ns)

 <State 183>: 3.34ns
The critical path consists of the following:
	'xor' operation ('xor_ln101_1', ../src/ban_s3.cpp:101) [1255]  (0.521 ns)
	'call' operation ('call_ret', ../src/ban_s3.h:59) to 'operator+.1' [1261]  (2.82 ns)

 <State 184>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 185>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 186>: 2.82ns
The critical path consists of the following:
	'call' operation ('call_ret1', ../src/ban_interface.cpp:10) to 'operator+' [1280]  (2.82 ns)

 <State 187>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 188>: 2.82ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../src/ban_s3.cpp:230) [1297]  (2.82 ns)

 <State 189>: 6.23ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../src/ban_s3.cpp:230) [1297]  (2.82 ns)
	'and' operation ('and_ln230', ../src/ban_s3.cpp:230) [1298]  (0.485 ns)
	'and' operation ('and_ln230_4', ../src/ban_s3.cpp:230) [1311]  (0 ns)
	'or' operation ('or_ln230_8', ../src/ban_s3.cpp:230) [1312]  (0.485 ns)
	'select' operation ('select_ln226', ../src/ban_s3.cpp:226) [1340]  (0.494 ns)
	'or' operation ('or_ln230_11', ../src/ban_s3.cpp:230) [1343]  (0 ns)
	'and' operation ('and_ln230_12', ../src/ban_s3.cpp:230) [1346]  (0.485 ns)
	'or' operation ('or_ln230_14', ../src/ban_s3.cpp:230) [1351]  (0 ns)
	'and' operation ('and_ln230_16', ../src/ban_s3.cpp:230) [1355]  (0.485 ns)
	'or' operation ('or_ln230_17', ../src/ban_s3.cpp:230) [1360]  (0 ns)
	'xor' operation ('xor_ln88', ../src/ban_s3.h:88) [1364]  (0.485 ns)
	'or' operation ('out.l', ../src/ban_s3.h:88) [1365]  (0.485 ns)

 <State 190>: 1.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (1.53 ns)

 <State 191>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
