****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s386
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:06 2023
****************************************


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U153/Y (INVX0_RVT)                       0.08       2.08 f
  U118/Y (INVX0_RVT)                       0.16       2.23 r
  U122/Y (NBUFFX2_RVT)                     0.10       2.33 r
  U137/Y (NAND3X0_RVT)                     0.30       2.64 f
  U149/Y (OA22X1_RVT)                      0.12       2.76 f
  U152/Y (OAI22X1_RVT)                     0.10       2.86 r
  DFF_4/q_reg/D (DFFX1_RVT)                0.01       2.87 r
  data arrival time                                   2.87

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_4/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.04       2.31
  data required time                                  2.31
  ---------------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -2.87
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_1/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U153/Y (INVX0_RVT)                       0.08       2.08 f
  U118/Y (INVX0_RVT)                       0.16       2.23 r
  U122/Y (NBUFFX2_RVT)                     0.10       2.33 r
  U137/Y (NAND3X0_RVT)                     0.30       2.64 f
  U95/Y (AOI21X1_RVT)                      0.13       2.77 r
  U93/Y (AO21X1_RVT)                       0.06       2.82 r
  DFF_1/q_reg/D (DFFX1_RVT)                0.01       2.84 r
  data arrival time                                   2.84

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.84
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.53


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U153/Y (INVX0_RVT)                       0.08       2.08 f
  U118/Y (INVX0_RVT)                       0.16       2.23 r
  U122/Y (NBUFFX2_RVT)                     0.10       2.33 r
  U130/Y (NAND3X0_RVT)                     0.31       2.64 f
  U86/Y (INVX0_RVT)                        0.09       2.73 r
  U138/Y (AO22X1_RVT)                      0.09       2.82 r
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       2.83 r
  data arrival time                                   2.83

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_5/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.83
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.53


  Startpoint: v5 (input port clocked by ideal_clock1)
  Endpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  v5 (in)                                  0.00       2.00 f
  U155/Y (INVX0_RVT)                       0.41       2.41 r
  U98/Y (AO21X2_RVT)                       0.21       2.63 r
  U160/Y (NAND2X0_RVT)                     0.05       2.67 f
  U161/Y (NAND3X0_RVT)                     0.05       2.72 r
  DFF_2/q_reg/D (DFFX1_RVT)                0.01       2.73 r
  data arrival time                                   2.73

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_2/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.73
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.43


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_3/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U153/Y (INVX0_RVT)                       0.08       2.08 f
  U118/Y (INVX0_RVT)                       0.16       2.23 r
  U122/Y (NBUFFX2_RVT)                     0.10       2.33 r
  U159/Y (AO221X1_RVT)                     0.33       2.66 r
  DFF_3/q_reg/D (DFFX1_RVT)                0.01       2.67 r
  data arrival time                                   2.67

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_3/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.67
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.37


  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  v1 (in)                                  0.00       2.00 f
  U129/Y (INVX0_RVT)                       0.07       2.07 r
  U117/Y (NBUFFX2_RVT)                     0.10       2.17 r
  U78/Y (AND3X1_RVT)                       0.19       2.37 r
  U74/Y (NBUFFX2_RVT)                      0.10       2.47 r
  U167/Y (NAND3X0_RVT)                     0.09       2.56 f
  U168/Y (NAND2X0_RVT)                     0.05       2.61 r
  DFF_0/q_reg/D (DFFX1_RVT)                0.01       2.62 r
  data arrival time                                   2.62

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_0/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.62
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.32


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s386
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:06 2023
****************************************


  Startpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 f
  U127/Y (INVX0_RVT)                       0.65       1.23 r
  U111/Y (NAND3X2_RVT)                     0.71       1.94 f
  U112/Y (INVX0_RVT)                       0.09       2.03 r
  U78/Y (AND3X1_RVT)                       0.19       2.23 r
  U74/Y (NBUFFX2_RVT)                      0.10       2.33 r
  U167/Y (NAND3X0_RVT)                     0.09       2.42 f
  U168/Y (NAND2X0_RVT)                     0.05       2.47 r
  DFF_0/q_reg/D (DFFX1_RVT)                0.01       2.49 r
  data arrival time                                   2.49

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_0/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.49
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.19


  Startpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 f
  U127/Y (INVX0_RVT)                       0.65       1.23 r
  U111/Y (NAND3X2_RVT)                     0.71       1.94 f
  U112/Y (INVX0_RVT)                       0.09       2.03 r
  U78/Y (AND3X1_RVT)                       0.19       2.23 r
  U74/Y (NBUFFX2_RVT)                      0.10       2.33 r
  U138/Y (AO22X1_RVT)                      0.12       2.44 r
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       2.46 r
  data arrival time                                   2.46

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_5/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.46
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 f
  U127/Y (INVX0_RVT)                       0.65       1.23 r
  U111/Y (NAND3X2_RVT)                     0.71       1.94 f
  U112/Y (INVX0_RVT)                       0.09       2.03 r
  U137/Y (NAND3X0_RVT)                     0.18       2.21 f
  U149/Y (OA22X1_RVT)                      0.12       2.34 f
  U152/Y (OAI22X1_RVT)                     0.10       2.43 r
  DFF_4/q_reg/D (DFFX1_RVT)                0.01       2.45 r
  data arrival time                                   2.45

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_4/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.04       2.31
  data required time                                  2.31
  ---------------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -2.45
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 f
  U127/Y (INVX0_RVT)                       0.65       1.23 r
  U111/Y (NAND3X2_RVT)                     0.71       1.94 f
  U112/Y (INVX0_RVT)                       0.09       2.03 r
  U137/Y (NAND3X0_RVT)                     0.18       2.21 f
  U95/Y (AOI21X1_RVT)                      0.13       2.35 r
  U93/Y (AO21X1_RVT)                       0.06       2.40 r
  DFF_1/q_reg/D (DFFX1_RVT)                0.01       2.41 r
  data arrival time                                   2.41

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.41
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.11


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s386
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:06 2023
****************************************


  Startpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.18       0.58 r
  U127/Y (INVX0_RVT)                       0.65       1.23 f
  U111/Y (NAND3X2_RVT)                     0.72       1.95 r
  U112/Y (INVX0_RVT)                       0.09       2.04 f
  U78/Y (AND3X1_RVT)                       0.20       2.24 f
  U76/Y (NAND2X0_RVT)                      0.09       2.32 r
  U75/Y (NAND2X0_RVT)                      0.04       2.36 f
  v13_D_6 (out)                            0.01       2.37 f
  data arrival time                                   2.37

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.42


  Startpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_7 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 f
  U127/Y (INVX0_RVT)                       0.65       1.23 r
  U111/Y (NAND3X2_RVT)                     0.71       1.94 f
  U112/Y (INVX0_RVT)                       0.09       2.03 r
  U178/Y (NAND4X0_RVT)                     0.19       2.22 f
  U179/Y (OAI22X1_RVT)                     0.11       2.33 r
  v13_D_7 (out)                            0.01       2.34 r
  data arrival time                                   2.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.34
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.39


  Startpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.18       0.58 r
  U127/Y (INVX0_RVT)                       0.65       1.23 f
  U182/Y (NAND2X0_RVT)                     0.65       1.89 r
  U87/Y (INVX0_RVT)                        0.04       1.93 f
  U184/Y (AND4X1_RVT)                      0.13       2.06 f
  U185/Y (NAND3X0_RVT)                     0.05       2.11 r
  U186/Y (NAND4X0_RVT)                     0.07       2.18 f
  v13_D_11 (out)                           0.01       2.18 f
  data arrival time                                   2.18

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.18
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 f
  U127/Y (INVX0_RVT)                       0.65       1.23 r
  U170/Y (NAND3X0_RVT)                     0.66       1.89 f
  U171/Y (NOR4X1_RVT)                      0.14       2.03 r
  U172/Y (NAND3X0_RVT)                     0.06       2.09 f
  U173/Y (NAND2X0_RVT)                     0.05       2.14 r
  v13_D_9 (out)                            0.01       2.15 r
  data arrival time                                   2.15

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.15
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.20


  Startpoint: DFF_4/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_4/q_reg/Q (DFFX1_RVT)                0.18       0.58 f
  U139/Y (INVX0_RVT)                       0.10       0.68 r
  U141/Y (NAND2X0_RVT)                     0.65       1.33 f
  U119/Y (INVX0_RVT)                       0.09       1.42 r
  U92/Y (AND3X1_RVT)                       0.12       1.54 r
  U154/Y (NAND2X0_RVT)                     0.27       1.81 f
  U124/Y (INVX0_RVT)                       0.08       1.89 r
  U125/Y (AND2X1_RVT)                      0.06       1.96 r
  U99/Y (AND3X2_RVT)                       0.12       2.08 r
  v13_D_12 (out)                           0.01       2.08 r
  data arrival time                                   2.08

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.08
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.13


  Startpoint: DFF_4/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_4/q_reg/Q (DFFX1_RVT)                0.18       0.58 f
  U139/Y (INVX0_RVT)                       0.10       0.68 r
  U141/Y (NAND2X0_RVT)                     0.65       1.33 f
  U119/Y (INVX0_RVT)                       0.09       1.42 r
  U92/Y (AND3X1_RVT)                       0.12       1.54 r
  U88/Y (AND2X1_RVT)                       0.29       1.83 r
  U188/Y (AND3X1_RVT)                      0.19       2.02 r
  v13_D_10 (out)                           0.01       2.03 r
  data arrival time                                   2.03

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.03
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.08


  Startpoint: DFF_4/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_4/q_reg/Q (DFFX1_RVT)                0.18       0.58 f
  U139/Y (INVX0_RVT)                       0.10       0.68 r
  U141/Y (NAND2X0_RVT)                     0.65       1.33 f
  U119/Y (INVX0_RVT)                       0.09       1.42 r
  U92/Y (AND3X1_RVT)                       0.12       1.54 r
  U120/Y (NAND4X1_RVT)                     0.35       1.89 f
  U174/Y (NOR2X0_RVT)                      0.12       2.01 r
  v13_D_8 (out)                            0.01       2.02 r
  data arrival time                                   2.02

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.02
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.07


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s386
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:06 2023
****************************************


  Startpoint: v5 (input port clocked by ideal_clock1)
  Endpoint: v13_D_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v5 (in)                                  0.00       2.00 r
  U187/Y (AO21X1_RVT)                      0.46       2.46 r
  U188/Y (AND3X1_RVT)                      0.07       2.53 r
  v13_D_10 (out)                           0.01       2.54 r
  data arrival time                                   2.54

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.54
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.59


  Startpoint: v5 (input port clocked by ideal_clock1)
  Endpoint: v13_D_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v5 (in)                                  0.00       2.00 r
  U77/Y (NAND3X2_RVT)                      0.48       2.48 f
  U75/Y (NAND2X0_RVT)                      0.04       2.52 r
  v13_D_6 (out)                            0.01       2.53 r
  data arrival time                                   2.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  v0 (in)                                  0.00       2.00 f
  U153/Y (INVX0_RVT)                       0.08       2.08 r
  U154/Y (NAND2X0_RVT)                     0.17       2.25 f
  U124/Y (INVX0_RVT)                       0.08       2.33 r
  U125/Y (AND2X1_RVT)                      0.06       2.39 r
  U99/Y (AND3X2_RVT)                       0.12       2.51 r
  v13_D_12 (out)                           0.01       2.52 r
  data arrival time                                   2.52

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.52
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.57


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U116/Y (NBUFFX2_RVT)                     0.09       2.09 r
  U106/Y (NBUFFX2_RVT)                     0.10       2.20 r
  U158/Y (AO221X1_RVT)                     0.21       2.41 r
  U186/Y (NAND4X0_RVT)                     0.10       2.51 f
  v13_D_11 (out)                           0.01       2.52 f
  data arrival time                                   2.52

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.52
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.57


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_7 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U116/Y (NBUFFX2_RVT)                     0.09       2.09 r
  U106/Y (NBUFFX2_RVT)                     0.10       2.20 r
  U178/Y (NAND4X0_RVT)                     0.19       2.39 f
  U179/Y (OAI22X1_RVT)                     0.11       2.50 r
  v13_D_7 (out)                            0.01       2.50 r
  data arrival time                                   2.50

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.50
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.55


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U116/Y (NBUFFX2_RVT)                     0.09       2.09 r
  U101/Y (NBUFFX2_RVT)                     0.10       2.19 r
  U120/Y (NAND4X1_RVT)                     0.15       2.34 f
  U174/Y (NOR2X0_RVT)                      0.12       2.47 r
  v13_D_8 (out)                            0.01       2.48 r
  data arrival time                                   2.48

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.48
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: v13_D_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  v1 (in)                                  0.00       2.00 f
  U103/Y (NBUFFX2_RVT)                     0.09       2.09 f
  U171/Y (NOR4X1_RVT)                      0.24       2.33 r
  U172/Y (NAND3X0_RVT)                     0.06       2.39 f
  U173/Y (NAND2X0_RVT)                     0.05       2.44 r
  v13_D_9 (out)                            0.01       2.44 r
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.49


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : s386
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:06 2023
****************************************


  Startpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 f
  U127/Y (INVX0_RVT)                       0.65       1.23 r
  U111/Y (NAND3X2_RVT)                     0.71       1.94 f
  U112/Y (INVX0_RVT)                       0.09       2.03 r
  U78/Y (AND3X1_RVT)                       0.19       2.23 r
  U74/Y (NBUFFX2_RVT)                      0.10       2.33 r
  U167/Y (NAND3X0_RVT)                     0.09       2.42 f
  U168/Y (NAND2X0_RVT)                     0.05       2.47 r
  DFF_0/q_reg/D (DFFX1_RVT)                0.01       2.49 r
  data arrival time                                   2.49

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_0/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.49
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.19


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : s386
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:06 2023
****************************************


  Startpoint: DFF_3/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_3/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_3/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_3/q_reg/Q (DFFX1_RVT)                0.18       0.58 f
  U125/Y (AND2X1_RVT)                      0.17       0.75 f
  U159/Y (AO221X1_RVT)                     0.13       0.87 f
  DFF_3/q_reg/D (DFFX1_RVT)                0.01       0.89 f
  data arrival time                                   0.89

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock reconvergence pessimism            0.00       0.40
  clock uncertainty                        0.05       0.45
  DFF_3/q_reg/CLK (DFFX1_RVT)                         0.45 r
  library hold time                        0.01       0.46
  data required time                                  0.46
  ---------------------------------------------------------------
  data required time                                  0.46
  data arrival time                                  -0.89
  ---------------------------------------------------------------
  slack (MET)                                         0.43


1
