C:/Users/USER/Desktop/skriped/verilog/fulladder_prj/full_adder.v {1 {vlog -work work -stats=none C:/Users/USER/Desktop/skriped/verilog/fulladder_prj/full_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}} C:/Users/USER/Desktop/skriped/verilog/fulladder_prj/full_adder.multibitl.v {1 {vlog -work work -stats=none C:/Users/USER/Desktop/skriped/verilog/fulladder_prj/full_adder.multibitl.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder_multibit

Top level modules:
	full_adder_multibit

} {} {}} C:/Users/USER/Desktop/skriped/verilog/fulladder_prj/concatenation_ex.v {1 {vlog -work work -stats=none C:/Users/USER/Desktop/skriped/verilog/fulladder_prj/concatenation_ex.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module concatention_ex

Top level modules:
	concatention_ex

} {} {}}
