# `top_level` Module
![Layout](top_level.png)

## Cell Hierarchy

`top_level` **34631** (number MOS pairs)
- `padframe_v1` **25**
- `top_core` **34606**
- `decouplecap` **0** *x6*

## Netlist

```
.SUBCKT top_level JIT_CONF_CLK_PAD JIT_CONF_IN_PAD JIT_CONF_RST_PAD JIT_CORE_RST_PAD JIT_DC_CLK_PAD
                  + JIT_RO_ENABLE_PAD JIT_RO_OUT0_PAD JIT_RO_OUT1_PAD JIT_SCAN_CLK_PAD
                  + JIT_SCAN_OUT_PAD JIT_SCAN_RST_PAD JIT_SCAN_SER_PAD JIT_VDD_CORE_PAD
                  + JIT_VDD_JIT0_PAD JIT_VDD_JIT1_PAD TRNG_CONF_CLK_PAD TRNG_CONF_IN_PAD
                  + TRNG_CONF_RST_PAD TRNG_CORE_RST_PAD TRNG_DATA_OUT_PAD TRNG_DATA_READY_PAD
                  + TRNG_EXT_CLK_PAD TRNG_RO_OUT_PAD TRNG_SCAN_CLK_PAD TRNG_SCAN_OUT_PAD
                  + TRNG_SCAN_RST_PAD TRNG_SCAN_SER_PAD TRNG_SER_CLK_PAD TRNG_VDD_CORE_PAD
                  + TRNG_VDD_DC_PAD TRNG_VDD_TDC_PAD VDD_IO_PAD VSS_PAD
    Xi0 JIT_CONF_CLK JIT_CONF_CLK_PAD JIT_CONF_IN JIT_CONF_IN_PAD JIT_CONF_RST JIT_CONF_RST_PAD
        + JIT_CORE_RST JIT_CORE_RST_PAD JIT_DC_CLK JIT_DC_CLK_PAD JIT_RO_ENABLE JIT_RO_ENABLE_PAD
        + JIT_RO_OUT0 JIT_RO_OUT0_PAD JIT_RO_OUT1 JIT_RO_OUT1_PAD JIT_SCAN_CLK JIT_SCAN_CLK_PAD
        + JIT_SCAN_OUT JIT_SCAN_OUT_PAD JIT_SCAN_RST JIT_SCAN_RST_PAD JIT_SCAN_SER JIT_SCAN_SER_PAD
        + JIT_VDD_CORE_PAD JIT_VDD_JIT0_PAD JIT_VDD_JIT1_PAD TRNG_CONF_CLK TRNG_CONF_CLK_PAD
        + TRNG_CONF_IN TRNG_CONF_IN_PAD TRNG_CONF_RST TRNG_CONF_RST_PAD TRNG_CORE_RST
        + TRNG_CORE_RST_PAD TRNG_DATA_OUT TRNG_DATA_OUT_PAD TRNG_DATA_READY TRNG_DATA_READY_PAD
        + TRNG_EXT_CLK TRNG_EXT_CLK_PAD TRNG_RO_OUT TRNG_RO_OUT_PAD TRNG_SCAN_CLK TRNG_SCAN_CLK_PAD
        + TRNG_SCAN_OUT TRNG_SCAN_OUT_PAD TRNG_SCAN_RST TRNG_SCAN_RST_PAD TRNG_SCAN_SER
        + TRNG_SCAN_SER_PAD TRNG_SER_CLK TRNG_SER_CLK_PAD TRNG_VDD_CORE_PAD TRNG_VDD_DC_PAD
        + TRNG_VDD_TDC_PAD VDD_IO_PAD VSS_PAD padframe_v1
    Xi1 JIT_CONF_CLK JIT_CONF_IN JIT_CONF_RST JIT_CORE_RST JIT_DC_CLK JIT_RO_ENABLE JIT_RO_OUT0
        + JIT_RO_OUT1 JIT_SCAN_CLK JIT_SCAN_OUT JIT_SCAN_RST JIT_SCAN_SER JIT_VDD_CORE_PAD
        + JIT_VDD_JIT0_PAD JIT_VDD_JIT1_PAD TRNG_CONF_CLK TRNG_CONF_IN TRNG_CONF_RST TRNG_CORE_RST
        + TRNG_DATA_OUT TRNG_DATA_READY TRNG_EXT_CLK TRNG_RO_OUT TRNG_SCAN_CLK TRNG_SCAN_OUT
        + TRNG_SCAN_RST TRNG_SCAN_SER TRNG_SER_CLK TRNG_VDD_CORE_PAD TRNG_VDD_DC_PAD
        + TRNG_VDD_TDC_PAD VSS_PAD top_core
    Xi7 JIT_VDD_CORE_PAD VSS_PAD decouplecap
    Xi6 JIT_VDD_JIT1_PAD VSS_PAD decouplecap
    Xi5 JIT_VDD_JIT0_PAD VSS_PAD decouplecap
    Xi4 TRNG_VDD_TDC_PAD VSS_PAD decouplecap
    Xi3 TRNG_VDD_DC_PAD VSS_PAD decouplecap
    Xi2 TRNG_VDD_CORE_PAD VSS_PAD decouplecap
.ENDS
```
