
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


ECHO 已關閉。
ECHO 已關閉。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 483.824 ; gain = 181.129
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22856
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.605 ; gain = 440.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_Controller_1_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_Controller_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Controller_1_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_Controller_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_PE_array_0_3' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_PE_array_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PE_array_0_3' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_PE_array_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_8' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_8' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_0_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_9' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_0_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_9' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_0_9_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_6_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_6_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_6_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_7_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_7_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_8_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_8_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_8_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_8_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_9_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_9_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_9_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_9_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_10' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_0_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_10' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_0_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_3_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_3_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_3_1' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_3_1' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_3_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_3_2' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_3_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_3_2' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_3_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_5_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_5_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_5_1' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_5_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_5_1' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_5_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_5_2' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_5_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_5_2' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_5_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_5_3' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_5_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_5_3' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_axi_gpio_5_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:783]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:783]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 65 connections declared, but only 63 given [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:783]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1355]
INFO: [Synth 8-6157] synthesizing module 'i00_couplers_imp_1O0G7I9' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6817]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'i00_couplers_imp_1O0G7I9' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6817]
INFO: [Synth 8-6157] synthesizing module 'i01_couplers_imp_FAG0KG' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:7107]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'i01_couplers_imp_FAG0KG' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:7107]
INFO: [Synth 8-6157] synthesizing module 'i02_couplers_imp_1PHNLHE' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:7397]
INFO: [Synth 8-6155] done synthesizing module 'i02_couplers_imp_1PHNLHE' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:7397]
INFO: [Synth 8-6157] synthesizing module 'i03_couplers_imp_E3IOGZ' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:7641]
INFO: [Synth 8-6155] done synthesizing module 'i03_couplers_imp_E3IOGZ' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:7641]
INFO: [Synth 8-6157] synthesizing module 'i04_couplers_imp_1MSEMFB' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:7885]
INFO: [Synth 8-6155] done synthesizing module 'i04_couplers_imp_1MSEMFB' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:7885]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8129]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8129]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8261]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8261]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8393]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8393]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8525]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8525]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_17KQ732' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8657]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_17KQ732' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8657]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_VQEDA7' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8789]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_VQEDA7' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8789]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_16EQN6L' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8921]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_16EQN6L' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:8921]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_X61OAK' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9053]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_X61OAK' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9053]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_1024TAS' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9185]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_1024TAS' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9185]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_UP9YUT' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9317]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_UP9YUT' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9317]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_I40Q9S' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9449]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_I40Q9S' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9449]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_1CATNTT' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9581]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_1CATNTT' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9581]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_J0YUF7' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9713]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_J0YUF7' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9713]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1BNKOKI' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9845]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1BNKOKI' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9845]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_KSGNBA' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9977]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_KSGNBA' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:9977]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_19ZIEHZ' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10109]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_19ZIEHZ' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10109]
INFO: [Synth 8-6157] synthesizing module 'm16_couplers_imp_LZDN5X' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10241]
INFO: [Synth 8-6155] done synthesizing module 'm16_couplers_imp_LZDN5X' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10241]
INFO: [Synth 8-6157] synthesizing module 'm17_couplers_imp_18I9YZO' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10373]
INFO: [Synth 8-6155] done synthesizing module 'm17_couplers_imp_18I9YZO' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10373]
INFO: [Synth 8-6157] synthesizing module 'm18_couplers_imp_NVXQFG' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10505]
INFO: [Synth 8-6155] done synthesizing module 'm18_couplers_imp_NVXQFG' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10505]
INFO: [Synth 8-6157] synthesizing module 'm19_couplers_imp_1FEMK8D' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10637]
INFO: [Synth 8-6155] done synthesizing module 'm19_couplers_imp_1FEMK8D' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10637]
INFO: [Synth 8-6157] synthesizing module 'm20_couplers_imp_1QQ2U95' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10769]
INFO: [Synth 8-6155] done synthesizing module 'm20_couplers_imp_1QQ2U95' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10769]
INFO: [Synth 8-6157] synthesizing module 'm21_couplers_imp_3OGBBC' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10901]
INFO: [Synth 8-6155] done synthesizing module 'm21_couplers_imp_3OGBBC' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:10901]
INFO: [Synth 8-6157] synthesizing module 'm22_couplers_imp_1SB278Q' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11033]
INFO: [Synth 8-6155] done synthesizing module 'm22_couplers_imp_1SB278Q' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11033]
INFO: [Synth 8-6157] synthesizing module 'm23_couplers_imp_2DSKAZ' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11165]
INFO: [Synth 8-6155] done synthesizing module 'm23_couplers_imp_2DSKAZ' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11165]
INFO: [Synth 8-6157] synthesizing module 'm24_couplers_imp_1SUKWQ7' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11297]
INFO: [Synth 8-6155] done synthesizing module 'm24_couplers_imp_1SUKWQ7' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11297]
INFO: [Synth 8-6157] synthesizing module 'm25_couplers_imp_1X2WJY' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11429]
INFO: [Synth 8-6155] done synthesizing module 'm25_couplers_imp_1X2WJY' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11429]
INFO: [Synth 8-6157] synthesizing module 'm26_couplers_imp_1TLKTGS' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11561]
INFO: [Synth 8-6155] done synthesizing module 'm26_couplers_imp_1TLKTGS' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11561]
INFO: [Synth 8-6157] synthesizing module 'm27_couplers_imp_WE18T' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11693]
INFO: [Synth 8-6155] done synthesizing module 'm27_couplers_imp_WE18T' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11693]
INFO: [Synth 8-6157] synthesizing module 'm28_couplers_imp_1W1SUCL' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11825]
INFO: [Synth 8-6155] done synthesizing module 'm28_couplers_imp_1W1SUCL' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11825]
INFO: [Synth 8-6157] synthesizing module 'm29_couplers_imp_78G7R8' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11957]
INFO: [Synth 8-6155] done synthesizing module 'm29_couplers_imp_78G7R8' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:11957]
INFO: [Synth 8-6157] synthesizing module 'm30_couplers_imp_EYV8Q9' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12089]
INFO: [Synth 8-6155] done synthesizing module 'm30_couplers_imp_EYV8Q9' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12089]
INFO: [Synth 8-6157] synthesizing module 'm31_couplers_imp_1ONSETS' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12221]
INFO: [Synth 8-6155] done synthesizing module 'm31_couplers_imp_1ONSETS' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12221]
INFO: [Synth 8-6157] synthesizing module 'm32_couplers_imp_DCZ9TE' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12353]
INFO: [Synth 8-6155] done synthesizing module 'm32_couplers_imp_DCZ9TE' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12353]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12485]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12800]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12800]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_2' has 79 connections declared, but only 77 given [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12800]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12485]
INFO: [Synth 8-6157] synthesizing module 'design_1_tier2_xbar_0_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tier2_xbar_0_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_tier2_xbar_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_tier2_xbar_0_0' is unconnected for instance 'tier2_xbar_0' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6500]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_tier2_xbar_0_0' is unconnected for instance 'tier2_xbar_0' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6500]
WARNING: [Synth 8-7023] instance 'tier2_xbar_0' of module 'design_1_tier2_xbar_0_0' has 40 connections declared, but only 38 given [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6500]
INFO: [Synth 8-6157] synthesizing module 'design_1_tier2_xbar_1_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tier2_xbar_1_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_tier2_xbar_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_tier2_xbar_1_0' is unconnected for instance 'tier2_xbar_1' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6539]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_tier2_xbar_1_0' is unconnected for instance 'tier2_xbar_1' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6539]
WARNING: [Synth 8-7023] instance 'tier2_xbar_1' of module 'design_1_tier2_xbar_1_0' has 40 connections declared, but only 38 given [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6539]
INFO: [Synth 8-6157] synthesizing module 'design_1_tier2_xbar_2_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tier2_xbar_2_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_tier2_xbar_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awlen' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_wlast' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_arlen' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'design_1_tier2_xbar_2_0' is unconnected for instance 'tier2_xbar_2' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
WARNING: [Synth 8-7023] instance 'tier2_xbar_2' of module 'design_1_tier2_xbar_2_0' has 70 connections declared, but only 53 given [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6578]
INFO: [Synth 8-6157] synthesizing module 'design_1_tier2_xbar_3_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_tier2_xbar_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tier2_xbar_3_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_tier2_xbar_3_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awlen' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_wlast' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_arlen' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'design_1_tier2_xbar_3_0' is unconnected for instance 'tier2_xbar_3' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
WARNING: [Synth 8-7023] instance 'tier2_xbar_3' of module 'design_1_tier2_xbar_3_0' has 70 connections declared, but only 53 given [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6632]
INFO: [Synth 8-6157] synthesizing module 'design_1_tier2_xbar_4_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_tier2_xbar_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tier2_xbar_4_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_tier2_xbar_4_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awlen' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_wlast' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_arlen' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'design_1_tier2_xbar_4_0' is unconnected for instance 'tier2_xbar_4' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
WARNING: [Synth 8-7023] instance 'tier2_xbar_4' of module 'design_1_tier2_xbar_4_0' has 70 connections declared, but only 53 given [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6686]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_arregion' does not match port width (20) of module 'design_1_xbar_0' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6751]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_awregion' does not match port width (20) of module 'design_1_xbar_0' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:6762]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1355]
WARNING: [Synth 8-7071] port 'M14_AXI_araddr' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M14_AXI_arvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M14_AXI_awaddr' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M14_AXI_awvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M14_AXI_bready' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M14_AXI_rready' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M14_AXI_wdata' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M14_AXI_wstrb' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M14_AXI_wvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M15_AXI_araddr' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M15_AXI_arvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M15_AXI_awaddr' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M15_AXI_awvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M15_AXI_bready' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M15_AXI_rready' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M15_AXI_wdata' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M15_AXI_wstrb' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M15_AXI_wvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M16_AXI_araddr' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M16_AXI_arvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M16_AXI_awaddr' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M16_AXI_awvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M16_AXI_bready' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M16_AXI_rready' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M16_AXI_wdata' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M16_AXI_wstrb' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M16_AXI_wvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M17_AXI_araddr' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M17_AXI_arvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M17_AXI_awaddr' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M17_AXI_awvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M17_AXI_bready' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M17_AXI_rready' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M17_AXI_wdata' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M17_AXI_wstrb' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M17_AXI_wvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M18_AXI_araddr' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M18_AXI_arvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M18_AXI_awaddr' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M18_AXI_awvalid' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
WARNING: [Synth 8-7071] port 'M18_AXI_bready' of module 'design_1_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'ps7_0_axi_periph' of module 'design_1_ps7_0_axi_periph_0' has 669 connections declared, but only 498 given [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:847]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (0#1) [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/.Xil/Vivado-8836-DESKTOP-HEQPM12/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1346]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_UYSKKA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_UYSKKA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m32_couplers_imp_DCZ9TE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m32_couplers_imp_DCZ9TE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m32_couplers_imp_DCZ9TE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m32_couplers_imp_DCZ9TE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m31_couplers_imp_1ONSETS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m31_couplers_imp_1ONSETS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m31_couplers_imp_1ONSETS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m31_couplers_imp_1ONSETS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m30_couplers_imp_EYV8Q9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m30_couplers_imp_EYV8Q9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m30_couplers_imp_EYV8Q9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m30_couplers_imp_EYV8Q9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m29_couplers_imp_78G7R8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m29_couplers_imp_78G7R8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m29_couplers_imp_78G7R8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m29_couplers_imp_78G7R8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m28_couplers_imp_1W1SUCL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m28_couplers_imp_1W1SUCL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m28_couplers_imp_1W1SUCL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m28_couplers_imp_1W1SUCL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m27_couplers_imp_WE18T is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m27_couplers_imp_WE18T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m27_couplers_imp_WE18T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m27_couplers_imp_WE18T is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m26_couplers_imp_1TLKTGS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m26_couplers_imp_1TLKTGS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m26_couplers_imp_1TLKTGS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m26_couplers_imp_1TLKTGS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m25_couplers_imp_1X2WJY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m25_couplers_imp_1X2WJY is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m25_couplers_imp_1X2WJY is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m25_couplers_imp_1X2WJY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m24_couplers_imp_1SUKWQ7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m24_couplers_imp_1SUKWQ7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m24_couplers_imp_1SUKWQ7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m24_couplers_imp_1SUKWQ7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m23_couplers_imp_2DSKAZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m23_couplers_imp_2DSKAZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m23_couplers_imp_2DSKAZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m23_couplers_imp_2DSKAZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m22_couplers_imp_1SB278Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m22_couplers_imp_1SB278Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m22_couplers_imp_1SB278Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m22_couplers_imp_1SB278Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m21_couplers_imp_3OGBBC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m21_couplers_imp_3OGBBC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m21_couplers_imp_3OGBBC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m21_couplers_imp_3OGBBC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m20_couplers_imp_1QQ2U95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m20_couplers_imp_1QQ2U95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m20_couplers_imp_1QQ2U95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m20_couplers_imp_1QQ2U95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m19_couplers_imp_1FEMK8D is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m19_couplers_imp_1FEMK8D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m19_couplers_imp_1FEMK8D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m19_couplers_imp_1FEMK8D is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m18_couplers_imp_NVXQFG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m18_couplers_imp_NVXQFG is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m18_couplers_imp_NVXQFG is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m18_couplers_imp_NVXQFG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m17_couplers_imp_18I9YZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m17_couplers_imp_18I9YZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m17_couplers_imp_18I9YZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m17_couplers_imp_18I9YZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m16_couplers_imp_LZDN5X is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m16_couplers_imp_LZDN5X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m16_couplers_imp_LZDN5X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m16_couplers_imp_LZDN5X is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m15_couplers_imp_19ZIEHZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m15_couplers_imp_19ZIEHZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m15_couplers_imp_19ZIEHZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m15_couplers_imp_19ZIEHZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m14_couplers_imp_KSGNBA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m14_couplers_imp_KSGNBA is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m14_couplers_imp_KSGNBA is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m14_couplers_imp_KSGNBA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m13_couplers_imp_1BNKOKI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m13_couplers_imp_1BNKOKI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m13_couplers_imp_1BNKOKI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m13_couplers_imp_1BNKOKI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m12_couplers_imp_J0YUF7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m12_couplers_imp_J0YUF7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m12_couplers_imp_J0YUF7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m12_couplers_imp_J0YUF7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m11_couplers_imp_1CATNTT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m11_couplers_imp_1CATNTT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m11_couplers_imp_1CATNTT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m11_couplers_imp_1CATNTT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m10_couplers_imp_I40Q9S is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m10_couplers_imp_I40Q9S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m10_couplers_imp_I40Q9S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m10_couplers_imp_I40Q9S is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m09_couplers_imp_UP9YUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m09_couplers_imp_UP9YUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m09_couplers_imp_UP9YUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m09_couplers_imp_UP9YUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m08_couplers_imp_1024TAS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m08_couplers_imp_1024TAS is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1527.043 ; gain = 575.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.043 ; gain = 575.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.043 ; gain = 575.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1527.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_1'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_1'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_2'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_2'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_3_0/design_1_tier2_xbar_3_0/design_1_tier2_xbar_3_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_3'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_3_0/design_1_tier2_xbar_3_0/design_1_tier2_xbar_3_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_3'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_4_0/design_1_tier2_xbar_4_0/design_1_tier2_xbar_4_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_4'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_4_0/design_1_tier2_xbar_4_0/design_1_tier2_xbar_4_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_4'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0/design_1_Controller_1_0_in_context.xdc] for cell 'design_1_i/Controller_1'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0/design_1_Controller_1_0_in_context.xdc] for cell 'design_1_i/Controller_1'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_9/design_1_axi_gpio_0_9/design_1_axi_gpio_0_9_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_9/design_1_axi_gpio_0_9/design_1_axi_gpio_0_9_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_10/design_1_axi_gpio_0_10/design_1_axi_gpio_0_9_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_10/design_1_axi_gpio_0_10/design_1_axi_gpio_0_9_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_5'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_5'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_6'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_6'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_7'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_7'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_8'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_8'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_9'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_9'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_10'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_10'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_11'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_11'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_12'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_12'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_13'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_13'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_3/design_1_PE_array_0_3/design_1_PE_array_0_3_in_context.xdc] for cell 'design_1_i/PE_array_0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_3/design_1_PE_array_0_3/design_1_PE_array_0_3_in_context.xdc] for cell 'design_1_i/PE_array_0'
Parsing XDC File [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/PE_array/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1539.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系統找不到指定的路徑。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1539.328 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/tier2_xbar_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/tier2_xbar_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/tier2_xbar_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/tier2_xbar_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/tier2_xbar_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Controller_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PE_array_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_tier2_xbar_0_0         |         1|
|2     |design_1_tier2_xbar_1_0         |         1|
|3     |design_1_tier2_xbar_2_0         |         1|
|4     |design_1_tier2_xbar_3_0         |         1|
|5     |design_1_tier2_xbar_4_0         |         1|
|6     |design_1_xbar_0                 |         1|
|7     |design_1_auto_pc_0              |         1|
|8     |design_1_auto_pc_1              |         1|
|9     |design_1_auto_pc_2              |         1|
|10    |design_1_Controller_1_0         |         1|
|11    |design_1_PE_array_0_3           |         1|
|12    |design_1_axi_gpio_0_8           |         1|
|13    |design_1_axi_gpio_0_9           |         1|
|14    |design_1_axi_gpio_6_0           |         1|
|15    |design_1_axi_gpio_7_0           |         1|
|16    |design_1_axi_gpio_8_0           |         1|
|17    |design_1_axi_gpio_9_0           |         1|
|18    |design_1_axi_gpio_0_10          |         1|
|19    |design_1_axi_gpio_3_0           |         1|
|20    |design_1_axi_gpio_3_1           |         1|
|21    |design_1_axi_gpio_3_2           |         1|
|22    |design_1_axi_gpio_5_0           |         1|
|23    |design_1_axi_gpio_5_1           |         1|
|24    |design_1_axi_gpio_5_2           |         1|
|25    |design_1_axi_gpio_5_3           |         1|
|26    |design_1_processing_system7_0_0 |         1|
|27    |design_1_rst_ps7_0_100M_0       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_Controller_1         |     1|
|2     |design_1_PE_array_0           |     1|
|3     |design_1_auto_pc              |     3|
|6     |design_1_axi_gpio_0           |     3|
|9     |design_1_axi_gpio_3           |     3|
|12    |design_1_axi_gpio_5           |     4|
|16    |design_1_axi_gpio_6           |     1|
|17    |design_1_axi_gpio_7           |     1|
|18    |design_1_axi_gpio_8           |     1|
|19    |design_1_axi_gpio_9           |     1|
|20    |design_1_processing_system7_0 |     1|
|21    |design_1_rst_ps7_0_100M       |     1|
|22    |design_1_tier2_xbar_0         |     1|
|23    |design_1_tier2_xbar_1         |     1|
|24    |design_1_tier2_xbar_2         |     1|
|25    |design_1_tier2_xbar_3         |     1|
|26    |design_1_tier2_xbar_4         |     1|
|27    |design_1_xbar                 |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1539.328 ; gain = 587.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2520 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1539.328 ; gain = 575.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1539.328 ; gain = 587.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1539.328 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系統找不到指定的路徑。
Synth Design complete | Checksum: 8e0fe365
INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.023 ; gain = 1034.156
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  6 15:28:03 2025...
