--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx_ISE_Design_Suite\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml vga_sync.twx vga_sync.ncd -o vga_sync.twr
vga_sync.pcf -ucf pong nexys4ddr.ucf

Design file:              vga_sync.ncd
Physical constraint file: vga_sync.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    0.642(R)|      FAST  |    1.386(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hsync       |         9.810(R)|      SLOW  |         3.745(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<0>  |        12.935(R)|      SLOW  |         4.812(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<1>  |        12.366(R)|      SLOW  |         4.495(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<2>  |        13.469(R)|      SLOW  |         5.077(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<3>  |        13.206(R)|      SLOW  |         4.963(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<4>  |        12.625(R)|      SLOW  |         4.648(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<5>  |        12.443(R)|      SLOW  |         4.542(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<6>  |        12.379(R)|      SLOW  |         4.522(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<7>  |        13.406(R)|      SLOW  |         5.117(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<8>  |        12.800(R)|      SLOW  |         4.802(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<9>  |        12.231(R)|      SLOW  |         4.462(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<10> |        12.634(R)|      SLOW  |         4.671(R)|      FAST  |clk_BUFGP         |   0.000|
vga_rgb<11> |        12.980(R)|      SLOW  |         4.837(R)|      FAST  |clk_BUFGP         |   0.000|
vsync       |        10.021(R)|      SLOW  |         3.852(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.709|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |vga_rgb<0>     |    9.361|
sw<1>          |vga_rgb<1>     |    9.172|
sw<2>          |vga_rgb<2>     |    9.607|
sw<3>          |vga_rgb<3>     |    9.540|
sw<4>          |vga_rgb<4>     |    9.349|
sw<5>          |vga_rgb<5>     |    9.079|
sw<6>          |vga_rgb<6>     |    9.719|
sw<7>          |vga_rgb<7>     |    9.743|
sw<8>          |vga_rgb<8>     |    8.131|
sw<9>          |vga_rgb<9>     |    9.687|
sw<10>         |vga_rgb<10>    |    9.305|
sw<11>         |vga_rgb<11>    |   10.153|
---------------+---------------+---------+


Analysis completed Thu Apr 05 13:41:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 443 MB



