Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c3b34456e9a49d7b32afd96f2f7fc01 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab4_2_2_tb_behav xil_defaultlib.lab4_2_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.lab4_2_2 [lab4_2_2_default]
Compiling architecture behavioral of entity xil_defaultlib.lab4_2_2_tb
Built simulation snapshot lab4_2_2_tb_behav
