Fitter report for DE10_Nano_Bal
<<<<<<< HEAD
Wed Sep 04 22:55:20 2019
=======
Thu Sep 05 13:57:56 2019
>>>>>>> Add direction control
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
<<<<<<< HEAD
; Fitter Status                   ; Successful - Wed Sep 04 22:55:20 2019       ;
=======
; Fitter Status                   ; Successful - Thu Sep 05 13:57:56 2019       ;
>>>>>>> Add direction control
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE10_Nano_Bal                               ;
; Top-level Entity Name           ; DE10_Nano_Bal                               ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
<<<<<<< HEAD
; Logic utilization (in ALMs)     ; 2,505 / 41,910 ( 6 % )                      ;
; Total registers                 ; 4059                                        ;
; Total pins                      ; 142 / 314 ( 45 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,492,656 / 5,662,720 ( 44 % )              ;
=======
; Logic utilization (in ALMs)     ; 2,526 / 41,910 ( 6 % )                      ;
; Total registers                 ; 4149                                        ;
; Total pins                      ; 142 / 314 ( 45 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,492,320 / 5,662,720 ( 44 % )              ;
>>>>>>> Add direction control
; Total RAM Blocks                ; 318 / 553 ( 58 % )                          ;
; Total DSP Blocks                ; 3 / 112 ( 3 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
<<<<<<< HEAD
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.1%      ;
;     Processor 3            ;   9.8%      ;
;     Processor 4            ;   9.2%      ;
=======
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.8%      ;
;     Processor 3            ;   5.4%      ;
;     Processor 4            ;   4.9%      ;
;     Processor 5            ;   4.2%      ;
;     Processor 6            ;   4.2%      ;
>>>>>>> Add direction control
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                              ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; RESULTA          ;                       ;
<<<<<<< HEAD
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a0                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a1                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a2                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a3                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a4                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a5                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a6                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a7                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a8                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a9                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a10                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a11                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a12                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a13                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a14                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a15                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a16                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a17                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a18                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a19                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a20                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a21                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a22                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a23                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a24                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a25                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a26                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a27                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[33]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a28                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[34]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a29                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[35]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a30                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[36]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a31                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a32                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a33                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a35                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a36                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a37                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a38                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ram_block1a39                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
=======
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a0                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a1                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a2                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a3                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a4                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a5                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a6                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a7                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a8                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a9                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a10                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a11                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a12                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a13                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a15                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a16                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a17                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a18                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
>>>>>>> Add direction control
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a0                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a1                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a2                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a3                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a4                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a5                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a6                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a7                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a8                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a9                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a10                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a11                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a12                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a13                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a14                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a15                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a16                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a17                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a18                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a19                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a20                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a21                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a22                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a23                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a24                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a25                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a26                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a27                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a28                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a29                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a30                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a31                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; FILTER:fir_mtrl|FILTER_CLK_DIV[7]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILTER:fir_mtrl|FILTER_CLK_DIV[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
<<<<<<< HEAD
; FILTER:fir_mtrl|FILTER_CLK_DIV[14]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILTER:fir_mtrl|FILTER_CLK_DIV[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; FILTER:fir_mtrl|FILTER_CLK_DIV[15]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILTER:fir_mtrl|FILTER_CLK_DIV[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_LED:led|data_out[3]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_LED:led|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|t_dav~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[5]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[15]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[16]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[21]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[22]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[28]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_data_ram_ld_align_sign_bit~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_fill_active~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_fill_need_extra_stall                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_fill_need_extra_stall~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_data_first~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_en_d1                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_en_d1~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[16]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[23]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_ld_align_sh8~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[3]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[16]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[17]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[21]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[22]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[22]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_byte_en[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[10]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[10]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[12]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[14]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[14]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[15]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[15]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[24]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[25]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[25]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[26]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[26]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[27]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[27]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[30]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[30]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ic_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[23]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[26]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw_valid~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_retaddr                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_retaddr~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[11]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[12]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[16]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[16]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[29]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[8]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_valid_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[8]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[21]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_jmp_indirect                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld8                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld8~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_dst_regnum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_dst_regnum[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_rot_mask[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_rot_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_rot_mask[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_rot_mask[7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_rot_mask[7]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_st_data[24]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_wr_dst_reg_from_E                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_wr_dst_reg_from_E~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg_irq2                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg_irq2~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_wr_data[9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_wr_data[9]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|clr_break_line~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[8]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[9]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[10]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[11]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_read                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_write                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_write~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[30]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[30]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|counter_is_running                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|counter_is_running~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[7]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[12]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[16]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[16]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[18]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[21]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[23]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[25]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[27]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[7]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[10]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[10]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[2]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|fifo_read_available[6]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|fifo_read_available[6]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]~DUPLICATE                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|motor_go                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|motor_go~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[4]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[11]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[12]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[12]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[17]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[17]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[16]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[21]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[22]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[24]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[25]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[29]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[1]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[7]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[10]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[10]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[11]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[13]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[16]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[8]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[8]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[12]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[14]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[16]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[6]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[6]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[11]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[11]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[14]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[14]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[17]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[17]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|irq                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|irq~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[3]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[8]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|ADC_SDI                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|ADC_SDI~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[6]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[8]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[8]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|empty~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|full                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|full~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[4]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[12]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[12]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_left|TERAISC_AB_DECODER:u_decoder|DIRECT_PATCH                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_left|TERAISC_AB_DECODER:u_decoder|DIRECT_PATCH~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_left|counter[13]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_left|counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_left|counter[15]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_left|counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|TERAISC_AB_DECODER:u_decoder|DIRECT_PATCH                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|TERAISC_AB_DECODER:u_decoder|DIRECT_PATCH~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[3]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[5]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[7]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[11]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[12]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|motor_run:motor_run_left|state.010                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_run:motor_run_left|state.010~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|sonic_distance:sonic_distance_0|counter[21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|sonic_distance:sonic_distance_0|counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|sonic_distance:sonic_distance_0|state.000                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|sonic_distance:sonic_distance_0|state.000~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|sonic_distance:sonic_distance_0|state.001                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|sonic_distance:sonic_distance_0|state.001~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[12]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[12]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE                         ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
=======
; FILTER:fir_mtrl|FILTER_CLK_DIV[13]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILTER:fir_mtrl|FILTER_CLK_DIV[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_LED:led|data_out[0]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_LED:led|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_LED:led|data_out[7]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_LED:led|data_out[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[12]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[14]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[26]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[30]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[31]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[5]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[11]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[16]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[2]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:esp32_io_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:esp32_io_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:ir_rx_avalon_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:ir_rx_avalon_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|last_channel[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|last_channel[1]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_mpu_int:mpu_int|edge_capture                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mpu_int:mpu_int|edge_capture~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_mpu_int:mpu_int|irq_mask                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_mpu_int:mpu_int|irq_mask~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_active~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_addr_starting~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_starting                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_starting~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_exc_break                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_exc_break~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[18]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[21]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[22]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_ld_align_sh8~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[7]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[9]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[13]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[14]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[15]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[17]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[19]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[20]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[22]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[22]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[11]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[11]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[28]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[28]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_br_taken_waddr_partial[8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_br_taken_waddr_partial[8]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[10]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[19]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[18]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[20]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_dst_regnum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_dst_regnum[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_extra_pc[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_extra_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_extra_pc[6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_extra_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_extra_pc[8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_extra_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw[7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw[10]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw[10]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[17]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[18]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[22]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[12]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[14]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[24]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[25]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[31]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[12]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[4]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_alu_result[22]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_jmp_indirect                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_dst_regnum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_dst_regnum[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_dst_regnum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_dst_regnum[2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_baddr[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_baddr[18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_pc_plus_one[22]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_pc_plus_one[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_st_data[6]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_st_data[6]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~DUPLICATE                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~DUPLICATE                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~DUPLICATE                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|address[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|address[3]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|address[7]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|debugaccess                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|debugaccess~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|read~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|writedata[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|writedata[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|writedata[2]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|writedata[5]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|writedata[5]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq5                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq5~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_wr_data[12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_wr_data[12]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_wr_data[13]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_wr_data[13]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[3]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[5]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[5]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[5]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[13]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[13]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_read                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_write                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_write~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[11]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[11]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|control_register[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|control_register[1]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|counter_is_running                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|counter_is_running~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[12]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[19]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[20]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[20]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[21]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[22]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[22]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[31]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[14]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[2]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[9]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[9]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_clock_rising_edge                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_clock_rising_edge~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|fifo_write_space[6]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|fifo_write_space[6]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|PWM_OUT                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|PWM_OUT~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[3]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[4]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[7]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[9]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[9]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[10]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[10]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[11]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[15]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[17]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[17]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[5]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[9]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[21]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[24]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA[29]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[1]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[14]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[4]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[7]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[8]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[8]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[9]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[9]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[10]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[10]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[11]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[12]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[13]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[14]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[11]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[11]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[13]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[13]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[17]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count[17]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[10]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[10]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|ADC_SDI                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|ADC_SDI~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|tick[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|measure_fifo_start                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|measure_fifo_start~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count1[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count1[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count1[11]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count1[11]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count1[12]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count1[12]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count1[15]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count1[15]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count1[31]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count1[31]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count2[31]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|count2[31]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[4]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|irq_flag                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|irq_flag~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[8]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[8]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[13]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[13]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|txr[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|txr[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|txr[3]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|txr[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|wb_ack_o                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|wb_ack_o~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_left|counter[3]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_left|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_left|counter[4]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_left|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_left|counter[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_left|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[3]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[4]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[7]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[10]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[14]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_measure:motor_measure_right|counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|motor_run:motor_run_left|state.001                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|motor_run:motor_run_left|state.001~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|sonic_distance:sonic_distance_0|counter[21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Qsys:u0|sonic_distance:sonic_distance_0|counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[5]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
>>>>>>> Add direction control
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                   ;
+--------------+----------------+--------------+---------------------+---------------------------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source ;
+--------------+----------------+--------------+---------------------+---------------------------------+----------------+
; Location     ;                ;              ; MPU_FSYNC           ; PIN_AD17                        ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_RZQ        ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_I2C0_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_I2C0_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_KEY             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_Nano_Bal  ;              ; MPU_FSYNC           ; 3.3-V LVTTL                     ; QSF Assignment ;
+--------------+----------------+--------------+---------------------+---------------------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
<<<<<<< HEAD
;     -- Requested    ; 0.00 % ( 0 / 8859 ) ; 0.00 % ( 0 / 8859 )        ; 0.00 % ( 0 / 8859 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8859 ) ; 0.00 % ( 0 / 8859 )        ; 0.00 % ( 0 / 8859 )      ;
=======
;     -- Requested    ; 0.00 % ( 0 / 8934 ) ; 0.00 % ( 0 / 8934 )        ; 0.00 % ( 0 / 8934 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8934 ) ; 0.00 % ( 0 / 8934 )        ; 0.00 % ( 0 / 8934 )      ;
>>>>>>> Add direction control
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
<<<<<<< HEAD
; Top                            ; 0.00 % ( 0 / 8449 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 225 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
=======
; Top                            ; 0.00 % ( 0 / 8523 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 226 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
>>>>>>> Add direction control
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 19 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
<<<<<<< HEAD
The pin-out file can be found in C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/output_files/DE10_Nano_Bal.pin.
=======
The pin-out file can be found in D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/output_files/DE10_Nano_Bal.pin.
>>>>>>> Add direction control


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
<<<<<<< HEAD
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,505 / 41,910        ; 6 %   ;
; ALMs needed [=A-B+C]                                        ; 2,505                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,034 / 41,910        ; 7 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,154                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,186                 ;       ;
;         [c] ALMs used for registers                         ; 694                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 560 / 41,910          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 31 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 31                    ;       ;
=======
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,526 / 41,910        ; 6 %   ;
; ALMs needed [=A-B+C]                                        ; 2,526                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,025 / 41,910        ; 7 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,207                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,166                 ;       ;
;         [c] ALMs used for registers                         ; 652                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 529 / 41,910          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 30 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 30                    ;       ;
>>>>>>> Add direction control
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
<<<<<<< HEAD
; Total LABs:  partially or completely used                   ; 443 / 4,191           ; 11 %  ;
;     -- Logic LABs                                           ; 443                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,974                 ;       ;
;     -- 7 input functions                                    ; 49                    ;       ;
;     -- 6 input functions                                    ; 783                   ;       ;
;     -- 5 input functions                                    ; 769                   ;       ;
;     -- 4 input functions                                    ; 734                   ;       ;
;     -- <=3 input functions                                  ; 1,639                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 608                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,059                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,696 / 83,820        ; 4 %   ;
;         -- Secondary logic registers                        ; 363 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,738                 ;       ;
;         -- Routing optimization registers                   ; 321                   ;       ;
=======
; Total LABs:  partially or completely used                   ; 464 / 4,191           ; 11 %  ;
;     -- Logic LABs                                           ; 464                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,032                 ;       ;
;     -- 7 input functions                                    ; 50                    ;       ;
;     -- 6 input functions                                    ; 784                   ;       ;
;     -- 5 input functions                                    ; 788                   ;       ;
;     -- 4 input functions                                    ; 699                   ;       ;
;     -- <=3 input functions                                  ; 1,711                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 577                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,149                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,718 / 83,820        ; 4 %   ;
;         -- Secondary logic registers                        ; 431 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,800                 ;       ;
;         -- Routing optimization registers                   ; 349                   ;       ;
>>>>>>> Add direction control
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 142 / 314             ; 45 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 318 / 553             ; 58 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
<<<<<<< HEAD
; Total block memory bits                                     ; 2,492,656 / 5,662,720 ; 44 %  ;
=======
; Total block memory bits                                     ; 2,492,320 / 5,662,720 ; 44 %  ;
>>>>>>> Add direction control
; Total block memory implementation bits                      ; 3,256,320 / 5,662,720 ; 58 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 112               ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 3                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
<<<<<<< HEAD
; Average interconnect usage (total/H/V)                      ; 4.5% / 4.6% / 4.2%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 28.4% / 30.8% / 21.1% ;       ;
; Maximum fan-out                                             ; 2929                  ;       ;
; Highest non-global fan-out                                  ; 1506                  ;       ;
; Total fan-out                                               ; 37879                 ;       ;
; Average fan-out                                             ; 4.07                  ;       ;
=======
; Average interconnect usage (total/H/V)                      ; 4.6% / 4.6% / 4.3%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 21.1% / 23.6% / 17.9% ;       ;
; Maximum fan-out                                             ; 2986                  ;       ;
; Highest non-global fan-out                                  ; 1520                  ;       ;
; Total fan-out                                               ; 38229                 ;       ;
; Average fan-out                                             ; 4.06                  ;       ;
>>>>>>> Add direction control
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                        ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
<<<<<<< HEAD
; Logic utilization (ALMs needed / total ALMs on device)      ; 2364 / 41910 ( 6 % )  ; 61 / 41910 ( < 1 % ) ; 80 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2364                  ; 61                   ; 80                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2863 / 41910 ( 7 % )  ; 75 / 41910 ( < 1 % ) ; 99 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1117                  ; 13                   ; 25                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1096                  ; 38                   ; 53                   ; 0                              ;
;         [c] ALMs used for registers                         ; 650                   ; 24                   ; 21                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 530 / 41910 ( 1 % )   ; 14 / 41910 ( < 1 % ) ; 19 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 31 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 31                    ; 0                    ; 0                    ; 0                              ;
=======
; Logic utilization (ALMs needed / total ALMs on device)      ; 2384 / 41910 ( 6 % )  ; 62 / 41910 ( < 1 % ) ; 81 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2384                  ; 62                   ; 81                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2856 / 41910 ( 7 % )  ; 75 / 41910 ( < 1 % ) ; 96 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1166                  ; 13                   ; 29                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1078                  ; 38                   ; 50                   ; 0                              ;
;         [c] ALMs used for registers                         ; 612                   ; 24                   ; 17                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 502 / 41910 ( 1 % )   ; 13 / 41910 ( < 1 % ) ; 15 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 30 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 30                    ; 0                    ; 0                    ; 0                              ;
>>>>>>> Add direction control
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                      ;                                ;
<<<<<<< HEAD
; Total LABs:  partially or completely used                   ; 419 / 4191 ( 10 % )   ; 12 / 4191 ( < 1 % )  ; 14 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 419                   ; 12                   ; 14                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 3746                  ; 94                   ; 134                  ; 0                              ;
;     -- 7 input functions                                    ; 46                    ; 3                    ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 741                   ; 13                   ; 29                   ; 0                              ;
;     -- 5 input functions                                    ; 729                   ; 15                   ; 25                   ; 0                              ;
;     -- 4 input functions                                    ; 701                   ; 18                   ; 15                   ; 0                              ;
;     -- <=3 input functions                                  ; 1529                  ; 45                   ; 65                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 565                   ; 34                   ; 9                    ; 0                              ;
=======
; Total LABs:  partially or completely used                   ; 438 / 4191 ( 10 % )   ; 13 / 4191 ( < 1 % )  ; 13 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 438                   ; 13                   ; 13                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 3803                  ; 94                   ; 135                  ; 0                              ;
;     -- 7 input functions                                    ; 47                    ; 3                    ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 742                   ; 13                   ; 29                   ; 0                              ;
;     -- 5 input functions                                    ; 749                   ; 15                   ; 24                   ; 0                              ;
;     -- 4 input functions                                    ; 660                   ; 18                   ; 21                   ; 0                              ;
;     -- <=3 input functions                                  ; 1605                  ; 45                   ; 61                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 533                   ; 35                   ; 9                    ; 0                              ;
>>>>>>> Add direction control
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                      ;                                ;
<<<<<<< HEAD
;         -- Primary logic registers                          ; 3533 / 83820 ( 4 % )  ; 72 / 83820 ( < 1 % ) ; 91 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 356 / 83820 ( < 1 % ) ; 3 / 83820 ( < 1 % )  ; 4 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 3575                  ; 72                   ; 91                   ; 0                              ;
;         -- Routing optimization registers                   ; 314                   ; 3                    ; 4                    ; 0                              ;
=======
;         -- Primary logic registers                          ; 3555 / 83820 ( 4 % )  ; 72 / 83820 ( < 1 % ) ; 91 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 420 / 83820 ( < 1 % ) ; 7 / 83820 ( < 1 % )  ; 4 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 3637                  ; 72                   ; 91                   ; 0                              ;
;         -- Routing optimization registers                   ; 338                   ; 7                    ; 4                    ; 0                              ;
>>>>>>> Add direction control
;                                                             ;                       ;                      ;                      ;                                ;
;                                                             ;                       ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 141                   ; 0                    ; 0                    ; 1                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                    ; 0                              ;
<<<<<<< HEAD
; Total block memory bits                                     ; 2492656               ; 0                    ; 0                    ; 0                              ;
=======
; Total block memory bits                                     ; 2492320               ; 0                    ; 0                    ; 0                              ;
>>>>>>> Add direction control
; Total block memory implementation bits                      ; 3256320               ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 318 / 553 ( 57 % )    ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 3 / 112 ( 2 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 3 / 116 ( 2 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                      ;                                ;
<<<<<<< HEAD
;     -- Input Connections                                    ; 4486                  ; 63                   ; 150                  ; 1                              ;
;     -- Registered Input Connections                         ; 3944                  ; 28                   ; 103                  ; 0                              ;
;     -- Output Connections                                   ; 69                    ; 5                    ; 235                  ; 4391                           ;
;     -- Registered Output Connections                        ; 6                     ; 3                    ; 235                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 41143                 ; 574                  ; 1063                 ; 4447                           ;
;     -- Registered Connections                               ; 18143                 ; 350                  ; 784                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Top                                                  ; 120                   ; 1                    ; 209                  ; 4225                           ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 37                   ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 209                   ; 37                   ; 2                    ; 137                            ;
;     -- hard_block:auto_generated_inst                       ; 4225                  ; 30                   ; 137                  ; 0                              ;
=======
;     -- Input Connections                                    ; 4574                  ; 64                   ; 150                  ; 1                              ;
;     -- Registered Input Connections                         ; 4031                  ; 29                   ; 103                  ; 0                              ;
;     -- Output Connections                                   ; 69                    ; 5                    ; 235                  ; 4480                           ;
;     -- Registered Output Connections                        ; 6                     ; 3                    ; 235                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 41458                 ; 585                  ; 1070                 ; 4536                           ;
;     -- Registered Connections                               ; 18419                 ; 353                  ; 793                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Top                                                  ; 120                   ; 1                    ; 209                  ; 4313                           ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 37                   ; 31                             ;
;     -- sld_hub:auto_hub                                     ; 209                   ; 37                   ; 2                    ; 137                            ;
;     -- hard_block:auto_generated_inst                       ; 4313                  ; 31                   ; 137                  ; 0                              ;
>>>>>>> Add direction control
;                                                             ;                       ;                      ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 67                    ; 11                   ; 87                   ; 5                              ;
;     -- Output Ports                                         ; 59                    ; 4                    ; 104                  ; 12                             ;
;     -- Bidir Ports                                          ; 60                    ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 60                   ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 3                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 68                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 73                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 73                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO         ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_CMD[0]    ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_CMD[1]    ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_CMD[2]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_CMD[3]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_CMD[4]    ; Y17   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_CMD[5]    ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_CMD[6]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_CMD[7]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_CMD[8]    ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_UART0_CTS ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ESP32_UART0_RX  ; W11   ; 3B       ; 32           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50    ; V11   ; 3B       ; 32           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
<<<<<<< HEAD
; FPGA_CLK2_50    ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 1058                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
=======
; FPGA_CLK2_50    ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 1090                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
>>>>>>> Add direction control
; FPGA_CLK3_50    ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT     ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; IR_RXD          ; W12   ; 3B       ; 40           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]          ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]          ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MPU_INT         ; V12   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MTRL_A          ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MTRL_B          ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MTRR_A          ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MTRR_B          ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SONIC_ECHO      ; AC22  ; 4A       ; 84           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]           ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]           ; W24   ; 5B       ; 89           ; 25           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]           ; W21   ; 5B       ; 89           ; 23           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]           ; W20   ; 5B       ; 89           ; 23           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST      ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK         ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI         ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ESP32_EN        ; E8    ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ESP32_UART0_RTS ; W14   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ESP32_UART0_TX  ; AA19  ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK     ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE      ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]    ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]   ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]   ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]   ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]   ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]   ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]   ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]   ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]   ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]   ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]   ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]    ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]   ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]   ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]   ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]   ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]    ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]    ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]    ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]    ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]    ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]    ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]    ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]    ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS      ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS      ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]          ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]          ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]          ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]          ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]          ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]          ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]          ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]          ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MPU_AD0_SDO     ; C12   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MPU_CS_n        ; AD23  ; 4A       ; 76           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MPU_SCL_SCLK    ; D12   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTRL_N          ; AH14  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTRL_P          ; AF7   ; 3B       ; 34           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTRR_N          ; D8    ; 8A       ; 38           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTRR_P          ; AH13  ; 4A       ; 60           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTR_PWMA        ; D11   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTR_PWMB        ; AE24  ; 4A       ; 82           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTR_STBY        ; AH3   ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SONIC_TRIGGER   ; AC23  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


<<<<<<< HEAD
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]   ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[10]  ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[11]  ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[12]  ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[13]  ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[14]  ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[15]  ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[1]   ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[2]   ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[3]   ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[4]   ; U14   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[5]   ; U13   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[6]   ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[7]   ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[8]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_IO[9]   ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; ARDUINO_RESET_N ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[0]       ; Y15   ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[10]      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[11]      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[12]      ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[13]      ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[14]      ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[15]      ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[16]      ; AG24  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[17]      ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[18]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[19]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[1]       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[20]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[21]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[22]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[23]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[24]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[25]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[26]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[27]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[28]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[29]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[2]       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[30]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[31]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[32]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[33]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[34]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[35]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[3]       ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[4]       ; AG28  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[5]       ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[6]       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[7]       ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[8]       ; AG26  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; GPIO_1[9]       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; HDMI_I2C_SCL    ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; HDMI_I2C_SDA    ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; HDMI_I2S        ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; HDMI_LRCLK      ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; HDMI_MCLK       ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; HDMI_SCLK       ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                          ;
; MPU_SDA_SDI     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
=======
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                              ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]   ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[10]  ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[11]  ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[12]  ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[13]  ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[14]  ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[15]  ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[1]   ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[2]   ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[3]   ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[4]   ; U14   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[5]   ; U13   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[6]   ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[7]   ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[8]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_IO[9]   ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; ARDUINO_RESET_N ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[0]       ; Y15   ; 4A       ; 64           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[0]~en (inverted)                                             ;
; GPIO_1[10]      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[11]      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[12]      ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[13]      ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[14]      ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[15]      ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[16]      ; AG24  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[17]      ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[18]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[19]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[1]       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[1]~en (inverted)                                             ;
; GPIO_1[20]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[21]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[22]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[23]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[24]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[25]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[26]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[27]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[28]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[29]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[2]       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[2]~en (inverted)                                             ;
; GPIO_1[30]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[31]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[32]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[33]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[34]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[35]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[3]       ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[3]~en (inverted)                                             ;
; GPIO_1[4]       ; AG28  ; 4A       ; 86           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[4]~en (inverted)                                             ;
; GPIO_1[5]       ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[5]~en (inverted)                                             ;
; GPIO_1[6]       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[6]~en (inverted)                                             ;
; GPIO_1[7]       ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[7]~en (inverted)                                             ;
; GPIO_1[8]       ; AG26  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; GPIO_1[9]       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; HDMI_I2C_SCL    ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; HDMI_I2C_SDA    ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; HDMI_I2S        ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; HDMI_LRCLK      ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; HDMI_MCLK       ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; HDMI_SCLK       ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                ;
; MPU_SDA_SDI     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
>>>>>>> Add direction control


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 67 / 68 ( 99 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 14 / 16 ( 88 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; ESP32_CMD[7]                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; ESP32_CMD[3]                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; ESP32_UART0_CTS                 ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; ESP32_UART0_TX                  ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; ESP32_CMD[6]                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; ESP32_CMD[1]                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; ESP32_CMD[5]                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SONIC_ECHO                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SONIC_TRIGGER                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; MTRR_A                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; MPU_SDA_SDI                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; MPU_CS_n                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; MTRL_B                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; MTRL_A                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE24     ; 199        ; 4A             ; MTR_PWMB                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; ESP32_CMD[8]                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; MTRL_P                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; MTRR_B                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG15     ; 158        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 195        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; MTR_STBY                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; MTRR_P                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; MTRL_N                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; MPU_AD0_SDO                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; MTRR_N                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; MTR_PWMA                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; MPU_SCL_SCLK                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; ESP32_EN                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; MPU_INT                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; ESP32_UART0_RX                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; IR_RXD                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; ESP32_UART0_RTS                 ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; ESP32_CMD[2]                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; ESP32_CMD[4]                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; ESP32_CMD[0]                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; ADC_CONVST      ; Missing drive strength and slew rate ;
; ADC_SCK         ; Missing drive strength and slew rate ;
; ADC_SDI         ; Missing drive strength and slew rate ;
; HDMI_TX_CLK     ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]   ; Missing drive strength and slew rate ;
; HDMI_TX_DE      ; Missing drive strength and slew rate ;
; HDMI_TX_HS      ; Missing drive strength and slew rate ;
; HDMI_TX_VS      ; Missing drive strength and slew rate ;
; LED[0]          ; Missing drive strength and slew rate ;
; LED[1]          ; Missing drive strength and slew rate ;
; LED[2]          ; Missing drive strength and slew rate ;
; LED[3]          ; Missing drive strength and slew rate ;
; LED[4]          ; Missing drive strength and slew rate ;
; LED[5]          ; Missing drive strength and slew rate ;
; LED[6]          ; Missing drive strength and slew rate ;
; LED[7]          ; Missing drive strength and slew rate ;
; MTR_PWMA        ; Missing drive strength and slew rate ;
; MTRR_P          ; Missing drive strength and slew rate ;
; MTRR_N          ; Missing drive strength and slew rate ;
; MTR_PWMB        ; Missing drive strength and slew rate ;
; MTRL_P          ; Missing drive strength and slew rate ;
; MTRL_N          ; Missing drive strength and slew rate ;
; MTR_STBY        ; Missing drive strength and slew rate ;
; MPU_CS_n        ; Missing drive strength and slew rate ;
; MPU_SCL_SCLK    ; Missing drive strength and slew rate ;
; MPU_AD0_SDO     ; Missing drive strength and slew rate ;
; SONIC_TRIGGER   ; Missing drive strength and slew rate ;
; ESP32_EN        ; Missing drive strength and slew rate ;
; ESP32_UART0_TX  ; Missing drive strength and slew rate ;
; ESP32_UART0_RTS ; Missing drive strength and slew rate ;
; ARDUINO_IO[0]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[1]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[2]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[3]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[4]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[5]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[6]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[7]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[8]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[9]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[10]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[11]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[12]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[13]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[14]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[15]  ; Missing drive strength and slew rate ;
; ARDUINO_RESET_N ; Missing drive strength and slew rate ;
<<<<<<< HEAD
; GPIO_1[0]       ; Missing drive strength and slew rate ;
; GPIO_1[1]       ; Missing drive strength and slew rate ;
; GPIO_1[2]       ; Missing drive strength and slew rate ;
; GPIO_1[3]       ; Missing drive strength and slew rate ;
; GPIO_1[4]       ; Missing drive strength and slew rate ;
; GPIO_1[5]       ; Missing drive strength and slew rate ;
; GPIO_1[6]       ; Missing drive strength and slew rate ;
; GPIO_1[7]       ; Missing drive strength and slew rate ;
=======
>>>>>>> Add direction control
; GPIO_1[8]       ; Missing drive strength and slew rate ;
; GPIO_1[9]       ; Missing drive strength and slew rate ;
; GPIO_1[10]      ; Missing drive strength and slew rate ;
; GPIO_1[11]      ; Missing drive strength and slew rate ;
; GPIO_1[12]      ; Missing drive strength and slew rate ;
; GPIO_1[13]      ; Missing drive strength and slew rate ;
; GPIO_1[14]      ; Missing drive strength and slew rate ;
; GPIO_1[15]      ; Missing drive strength and slew rate ;
; GPIO_1[16]      ; Missing drive strength and slew rate ;
; GPIO_1[17]      ; Missing drive strength and slew rate ;
; GPIO_1[18]      ; Missing drive strength and slew rate ;
; GPIO_1[19]      ; Missing drive strength and slew rate ;
; GPIO_1[20]      ; Missing drive strength and slew rate ;
; GPIO_1[21]      ; Missing drive strength and slew rate ;
; GPIO_1[22]      ; Missing drive strength and slew rate ;
; GPIO_1[23]      ; Missing drive strength and slew rate ;
; GPIO_1[24]      ; Missing drive strength and slew rate ;
; GPIO_1[25]      ; Missing drive strength and slew rate ;
; GPIO_1[26]      ; Missing drive strength and slew rate ;
; GPIO_1[27]      ; Missing drive strength and slew rate ;
; GPIO_1[28]      ; Missing drive strength and slew rate ;
; GPIO_1[29]      ; Missing drive strength and slew rate ;
; GPIO_1[30]      ; Missing drive strength and slew rate ;
; GPIO_1[31]      ; Missing drive strength and slew rate ;
; GPIO_1[32]      ; Missing drive strength and slew rate ;
; GPIO_1[33]      ; Missing drive strength and slew rate ;
; GPIO_1[34]      ; Missing drive strength and slew rate ;
; GPIO_1[35]      ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL    ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA    ; Missing drive strength and slew rate ;
; HDMI_I2S        ; Missing drive strength and slew rate ;
; HDMI_LRCLK      ; Missing drive strength and slew rate ;
; HDMI_MCLK       ; Missing drive strength and slew rate ;
; HDMI_SCLK       ; Missing drive strength and slew rate ;
<<<<<<< HEAD
=======
; GPIO_1[0]       ; Missing drive strength and slew rate ;
; GPIO_1[1]       ; Missing drive strength and slew rate ;
; GPIO_1[2]       ; Missing drive strength and slew rate ;
; GPIO_1[3]       ; Missing drive strength and slew rate ;
; GPIO_1[4]       ; Missing drive strength and slew rate ;
; GPIO_1[5]       ; Missing drive strength and slew rate ;
; GPIO_1[6]       ; Missing drive strength and slew rate ;
; GPIO_1[7]       ; Missing drive strength and slew rate ;
>>>>>>> Add direction control
; MPU_SDA_SDI     ; Missing drive strength and slew rate ;
+-----------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                           ;
+------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                ;                            ;
+------------------------------------------------------------------------------------------------+----------------------------+
; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                ; Integer PLL                ;
;     -- PLL Location                                                                            ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                 ; none                       ;
;     -- PLL Bandwidth                                                                           ; Auto                       ;
;         -- PLL Bandwidth Range                                                                 ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                               ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                              ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                       ; 400.0 MHz                  ;
;     -- PLL Operation Mode                                                                      ; Direct                     ;
;     -- PLL Freq Min Lock                                                                       ; 37.500000 MHz              ;
;     -- PLL Freq Max Lock                                                                       ; 100.000000 MHz             ;
;     -- PLL Enable                                                                              ; On                         ;
;     -- PLL Fractional Division                                                                 ; N/A                        ;
;     -- M Counter                                                                               ; 16                         ;
;     -- N Counter                                                                               ; 2                          ;
;     -- PLL Refclk Select                                                                       ;                            ;
;             -- PLL Refclk Select Location                                                      ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                              ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                              ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                 ; N/A                        ;
;             -- CORECLKIN source                                                                ; N/A                        ;
;             -- IQTXRXCLKIN source                                                              ; N/A                        ;
;             -- PLLIQCLKIN source                                                               ; N/A                        ;
;             -- RXIQCLKIN source                                                                ; N/A                        ;
;             -- CLKIN(0) source                                                                 ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                 ; N/A                        ;
;             -- CLKIN(2) source                                                                 ; N/A                        ;
;             -- CLKIN(3) source                                                                 ; N/A                        ;
;     -- PLL Output Counter                                                                      ;                            ;
;         -- Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                          ; 100.0 MHz                  ;
;             -- Output Clock Location                                                           ; PLLOUTPUTCOUNTER_X89_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                          ; Off                        ;
;             -- Duty Cycle                                                                      ; 50.0000                    ;
;             -- Phase Shift                                                                     ; 0.000000 degrees           ;
;             -- C Counter                                                                       ; 4                          ;
;             -- C Counter PH Mux PRST                                                           ; 0                          ;
;             -- C Counter PRST                                                                  ; 1                          ;
;         -- Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                          ; 40.0 MHz                   ;
;             -- Output Clock Location                                                           ; PLLOUTPUTCOUNTER_X89_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                          ; Off                        ;
;             -- Duty Cycle                                                                      ; 50.0000                    ;
;             -- Phase Shift                                                                     ; 0.000000 degrees           ;
;             -- C Counter                                                                       ; 10                         ;
;             -- C Counter PH Mux PRST                                                           ; 0                          ;
;             -- C Counter PRST                                                                  ; 1                          ;
;                                                                                                ;                            ;
+------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
<<<<<<< HEAD
; |DE10_Nano_Bal                                                                                                                          ; 2504.5 (0.5)         ; 3033.5 (0.5)                     ; 560.0 (0.0)                                       ; 31.0 (0.0)                       ; 0.0 (0.0)            ; 3974 (1)            ; 4059 (0)                  ; 0 (0)         ; 2492656           ; 318   ; 3          ; 142  ; 0            ; |DE10_Nano_Bal                                                                                                                                                                                                                                                                                                                                                                         ; DE10_Nano_Bal                                ; work         ;
;    |FILTER:fir_mtrl|                                                                                                                    ; 8.5 (8.5)            ; 9.7 (9.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|FILTER:fir_mtrl                                                                                                                                                                                                                                                                                                                                                         ; FILTER                                       ; work         ;
;    |FILTER:fir_mtrr|                                                                                                                    ; 2.5 (2.5)            ; 4.0 (4.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|FILTER:fir_mtrr                                                                                                                                                                                                                                                                                                                                                         ; FILTER                                       ; work         ;
;    |Qsys:u0|                                                                                                                            ; 2352.0 (0.0)         ; 2847.8 (0.0)                     ; 526.8 (0.0)                                       ; 31.0 (0.0)                       ; 0.0 (0.0)            ; 3724 (0)            ; 3864 (0)                  ; 0 (0)         ; 2492656           ; 318   ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0                                                                                                                                                                                                                                                                                                                                                                 ; Qsys                                         ; Qsys         ;
;       |Qsys_LED:led|                                                                                                                    ; 6.0 (6.0)            ; 7.4 (7.4)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_LED:led                                                                                                                                                                                                                                                                                                                                                    ; Qsys_LED                                     ; Qsys         ;
;       |Qsys_esp32_io:esp32_io|                                                                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_esp32_io:esp32_io                                                                                                                                                                                                                                                                                                                                          ; Qsys_esp32_io                                ; Qsys         ;
;       |Qsys_jtag_uart:jtag_uart|                                                                                                        ; 58.7 (14.2)          ; 77.2 (15.6)                      ; 18.5 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (31)            ; 119 (15)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                        ; Qsys_jtag_uart                               ; Qsys         ;
;          |Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|                                                                          ; 12.3 (0.0)           ; 12.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                    ; Qsys_jtag_uart_scfifo_r                      ; Qsys         ;
;             |scfifo:rfifo|                                                                                                              ; 12.3 (0.0)           ; 12.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                       ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 12.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                            ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 12.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                       ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 6.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                               ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                          ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                               ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                 ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                       ; cntr_jgb                                     ; work         ;
;          |Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|                                                                          ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                    ; Qsys_jtag_uart_scfifo_w                      ; Qsys         ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                       ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                            ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                       ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 7.0 (4.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                               ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                          ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                               ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                 ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                       ; cntr_jgb                                     ; work         ;
;          |alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|                                                                           ; 20.1 (20.1)          ; 35.7 (35.7)                      ; 15.6 (15.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                            ; work         ;
;       |Qsys_mm_interconnect_1:mm_interconnect_1|                                                                                        ; 120.3 (0.0)          ; 132.9 (0.0)                      ; 12.7 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 210 (0)             ; 196 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                        ; Qsys_mm_interconnect_1                       ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_demux_001:cmd_demux_001|                                                                           ; 6.8 (6.8)            ; 7.3 (7.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_1_cmd_demux_001         ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                       ; 13.9 (11.6)          ; 14.5 (12.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (38)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                 ; Qsys_mm_interconnect_1_cmd_mux               ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                     ; Qsys         ;
;          |Qsys_mm_interconnect_1_router_001:router_001|                                                                                 ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                                                                                           ; Qsys_mm_interconnect_1_router_001            ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_demux:rsp_demux|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                             ; Qsys_mm_interconnect_1_rsp_demux             ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|                                                                               ; 19.1 (19.1)          ; 20.1 (20.1)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (57)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_1_rsp_mux_001           ; Qsys         ;
;          |altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|                                                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|                                                                             ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|                                                               ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                   ; Qsys         ;
;          |altera_merlin_slave_agent:adc_ltc2308_0_slave_agent|                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:esp32_io_s1_agent|                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|                                                                ; 6.4 (6.4)            ; 6.8 (6.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator|                                                         ; 9.9 (9.9)            ; 12.9 (12.9)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:esp32_io_s1_translator|                                                                        ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:ir_rx_avalon_slave_translator|                                                                 ; 12.2 (12.2)          ; 13.4 (13.4)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 5.5 (5.5)            ; 6.3 (6.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|                                                    ; 7.3 (7.3)            ; 9.3 (9.3)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 2.2 (2.2)            ; 3.2 (3.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|                                                          ; 10.3 (10.3)          ; 11.9 (11.9)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                ; Qsys         ;
;       |Qsys_mm_interconnect_2:mm_interconnect_2|                                                                                        ; 282.2 (0.0)          ; 334.4 (0.0)                      ; 55.7 (0.0)                                        ; 3.4 (0.0)                        ; 0.0 (0.0)            ; 526 (0)             ; 399 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                        ; Qsys_mm_interconnect_2                       ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_demux:cmd_demux|                                                                                   ; 11.3 (11.3)          ; 13.0 (13.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                             ; Qsys_mm_interconnect_2_cmd_demux             ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_demux_001:cmd_demux_001|                                                                           ; 2.2 (2.2)            ; 2.6 (2.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_2_cmd_demux_001         ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|                                                                               ; 18.7 (16.7)          ; 19.4 (17.4)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_2_cmd_mux_006           ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                     ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|                                                                               ; 23.6 (21.4)          ; 28.8 (26.8)                      ; 5.2 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (58)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_2_cmd_mux_006           ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                     ; Qsys         ;
;          |Qsys_mm_interconnect_2_router:router|                                                                                         ; 15.5 (15.5)          ; 18.3 (18.3)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router                                                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_2_router                ; Qsys         ;
;          |Qsys_mm_interconnect_2_router_001:router_001|                                                                                 ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_001:router_001                                                                                                                                                                                                                                                                           ; Qsys_mm_interconnect_2_router_001            ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_006|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_2_rsp_demux_006         ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_010|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_010                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_2_rsp_demux_006         ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                       ; 46.8 (46.8)          ; 49.2 (49.2)                      ; 4.0 (4.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 119 (119)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                 ; Qsys_mm_interconnect_2_rsp_mux               ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001|                                                                               ; 7.8 (7.8)            ; 8.8 (8.8)                        ; 1.7 (1.7)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_2_rsp_mux_001           ; Qsys         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|                                                           ; 35.0 (35.0)          ; 35.0 (35.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|                                                       ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|                                                      ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|                                                                ; 7.0 (7.0)            ; 9.8 (9.8)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|                                                                  ; 4.6 (4.6)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 4.3 (4.3)            ; 5.3 (5.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 5.0 (5.0)            ; 5.2 (5.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|                                                              ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4.3 (0.0)            ; 18.4 (0.0)                       ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser     ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4.3 (3.5)            ; 18.4 (17.0)                      ; 14.1 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 42 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; altera_avalon_st_clock_crosser               ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 7.0 (0.0)            ; 11.7 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser     ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.0 (6.2)            ; 11.7 (10.4)                      ; 4.7 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 24 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser               ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                ; Qsys         ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                   ; Qsys         ;
;          |altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|                                                                       ; 1.2 (0.7)            ; 1.2 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                    ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor             ; Qsys         ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 8.5 (8.5)            ; 9.3 (9.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|                                                  ; 7.2 (7.2)            ; 7.8 (7.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|                                                 ; 7.4 (7.4)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator|                                                             ; 0.1 (0.1)            ; 4.1 (4.1)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:mpu_int_s1_translator|                                                                         ; 3.4 (3.4)            ; 4.2 (4.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 7.6 (7.6)            ; 12.0 (12.0)                      ; 4.8 (4.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 5.4 (5.4)            ; 7.9 (7.9)                        ; 3.0 (3.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator|                                                         ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 13.9 (13.9)          ; 13.9 (13.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 3.8 (3.8)            ; 4.7 (4.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                ; Qsys         ;
;       |Qsys_mpu_int:mpu_int|                                                                                                            ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mpu_int:mpu_int                                                                                                                                                                                                                                                                                                                                            ; Qsys_mpu_int                                 ; Qsys         ;
;       |Qsys_nios2_gen2_0:nios2_gen2_0|                                                                                                  ; 1047.7 (11.0)        ; 1288.1 (11.6)                    ; 257.5 (0.6)                                       ; 17.1 (0.0)                       ; 0.0 (0.0)            ; 1514 (1)            ; 1769 (42)                 ; 0 (0)         ; 63872             ; 13    ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                  ; Qsys_nios2_gen2_0                            ; Qsys         ;
;          |Qsys_nios2_gen2_0_cpu:cpu|                                                                                                    ; 1036.7 (904.6)       ; 1276.5 (1094.1)                  ; 256.9 (205.6)                                     ; 17.1 (16.1)                      ; 0.0 (0.0)            ; 1513 (1332)         ; 1727 (1447)               ; 0 (0)         ; 63872             ; 13    ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                        ; Qsys_nios2_gen2_0_cpu                        ; Qsys         ;
=======
; |DE10_Nano_Bal                                                                                                                          ; 2525.5 (0.5)         ; 3025.0 (0.5)                     ; 529.0 (0.0)                                       ; 29.5 (0.0)                       ; 0.0 (0.0)            ; 4032 (1)            ; 4149 (0)                  ; 0 (0)         ; 2492320           ; 318   ; 3          ; 142  ; 0            ; |DE10_Nano_Bal                                                                                                                                                                                                                                                                                                                                                                         ; DE10_Nano_Bal                                ; work         ;
;    |FILTER:fir_mtrl|                                                                                                                    ; 8.3 (8.3)            ; 10.0 (10.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|FILTER:fir_mtrl                                                                                                                                                                                                                                                                                                                                                         ; FILTER                                       ; work         ;
;    |FILTER:fir_mtrr|                                                                                                                    ; 2.0 (2.0)            ; 3.8 (3.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|FILTER:fir_mtrr                                                                                                                                                                                                                                                                                                                                                         ; FILTER                                       ; work         ;
;    |Qsys:u0|                                                                                                                            ; 2372.7 (0.0)         ; 2841.2 (0.0)                     ; 498.0 (0.0)                                       ; 29.5 (0.0)                       ; 0.0 (0.0)            ; 3781 (0)            ; 3951 (0)                  ; 0 (0)         ; 2492320           ; 318   ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0                                                                                                                                                                                                                                                                                                                                                                 ; Qsys                                         ; Qsys         ;
;       |Qsys_LED:led|                                                                                                                    ; 5.2 (5.2)            ; 6.8 (6.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_LED:led                                                                                                                                                                                                                                                                                                                                                    ; Qsys_LED                                     ; Qsys         ;
;       |Qsys_esp32_io:esp32_io|                                                                                                          ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_esp32_io:esp32_io                                                                                                                                                                                                                                                                                                                                          ; Qsys_esp32_io                                ; Qsys         ;
;       |Qsys_jtag_uart:jtag_uart|                                                                                                        ; 58.9 (13.8)          ; 76.6 (15.2)                      ; 17.7 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (31)            ; 114 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                        ; Qsys_jtag_uart                               ; Qsys         ;
;          |Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|                                                                          ; 12.3 (0.0)           ; 13.3 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                    ; Qsys_jtag_uart_scfifo_r                      ; Qsys         ;
;             |scfifo:rfifo|                                                                                                              ; 12.3 (0.0)           ; 13.3 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                       ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 13.3 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                            ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 13.3 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                       ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 7.3 (4.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                               ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                          ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                               ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                 ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                       ; cntr_jgb                                     ; work         ;
;          |Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|                                                                          ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                    ; Qsys_jtag_uart_scfifo_w                      ; Qsys         ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                       ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                            ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                       ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                               ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                          ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                               ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                 ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                       ; cntr_jgb                                     ; work         ;
;          |alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|                                                                           ; 20.7 (20.7)          ; 35.4 (35.4)                      ; 14.7 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                            ; work         ;
;       |Qsys_mm_interconnect_2:mm_interconnect_2|                                                                                        ; 328.2 (0.0)          ; 403.2 (0.0)                      ; 78.3 (0.0)                                        ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 591 (0)             ; 554 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                        ; Qsys_mm_interconnect_2                       ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_demux:cmd_demux|                                                                                   ; 10.6 (10.6)          ; 14.5 (14.5)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                             ; Qsys_mm_interconnect_2_cmd_demux             ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_demux_001:cmd_demux_001|                                                                           ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_2_cmd_demux_001         ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_mux_007:cmd_mux_007|                                                                               ; 16.7 (14.7)          ; 16.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_007:cmd_mux_007                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_2_cmd_mux_007           ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                     ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_mux_007:cmd_mux_011|                                                                               ; 26.3 (24.3)          ; 29.6 (27.7)                      ; 3.3 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (57)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_007:cmd_mux_011                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_2_cmd_mux_007           ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_007:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                     ; Qsys         ;
;          |Qsys_mm_interconnect_2_router:router|                                                                                         ; 17.1 (17.1)          ; 18.0 (18.0)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router                                                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_2_router                ; Qsys         ;
;          |Qsys_mm_interconnect_2_router_001:router_001|                                                                                 ; 1.6 (1.6)            ; 2.7 (2.7)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_001:router_001                                                                                                                                                                                                                                                                           ; Qsys_mm_interconnect_2_router_001            ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_demux_007:rsp_demux_007|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_007:rsp_demux_007                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_2_rsp_demux_007         ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_demux_007:rsp_demux_011|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_007:rsp_demux_011                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_2_rsp_demux_007         ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                       ; 50.9 (50.9)          ; 53.7 (53.7)                      ; 4.3 (4.3)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 132 (132)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                 ; Qsys_mm_interconnect_2_rsp_mux               ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001|                                                                               ; 4.4 (4.4)            ; 8.3 (8.3)                        ; 4.8 (4.8)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_2_rsp_mux_001           ; Qsys         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|                                                           ; 35.0 (35.0)          ; 35.0 (35.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|                                                       ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|                                                      ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|                                                                ; 7.3 (7.3)            ; 10.4 (10.4)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|                                                                  ; 4.6 (4.6)            ; 4.6 (4.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|                                                                              ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 4.6 (4.6)            ; 5.0 (5.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rdata_fifo|                                                       ; 14.5 (14.5)          ; 20.5 (20.5)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|                                                         ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|                                                              ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4.2 (0.0)            ; 14.2 (0.0)                       ; 9.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser     ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4.2 (3.7)            ; 14.2 (13.0)                      ; 9.9 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 39 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; altera_avalon_st_clock_crosser               ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5.4 (0.0)            ; 9.2 (0.0)                        ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser     ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5.4 (4.6)            ; 9.2 (7.6)                        ; 3.7 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 17 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser               ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 6.8 (0.0)            ; 11.3 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser     ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.8 (5.8)            ; 11.3 (9.8)                       ; 4.5 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 26 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser               ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 15.9 (0.0)           ; 22.5 (0.0)                       ; 6.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser     ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15.9 (15.9)          ; 22.5 (21.2)                      ; 6.7 (5.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 53 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser               ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                ; Qsys         ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                   ; Qsys         ;
;          |altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|                                                                       ; 0.8 (0.3)            ; 1.0 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                    ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor             ; Qsys         ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent|                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|                                                  ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|                                                 ; 6.5 (6.5)            ; 7.3 (7.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator|                                                             ; 0.8 (0.8)            ; 4.3 (4.3)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:mpu_int_s1_translator|                                                                         ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 5.1 (5.1)            ; 12.2 (12.2)                      ; 7.6 (7.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|                                                    ; 1.5 (1.5)            ; 10.9 (10.9)                      ; 9.4 (9.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7.1 (7.1)            ; 8.8 (8.8)                        ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator|                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 16.6 (16.6)          ; 17.1 (17.1)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 3.5 (3.5)            ; 4.6 (4.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                ; Qsys         ;
;       |Qsys_mm_interconnect_3:mm_interconnect_3|                                                                                        ; 75.1 (0.0)           ; 76.9 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                                                        ; Qsys_mm_interconnect_3                       ; Qsys         ;
;          |Qsys_mm_interconnect_3_cmd_demux:cmd_demux|                                                                                   ; 3.7 (3.7)            ; 4.1 (4.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|Qsys_mm_interconnect_3_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                             ; Qsys_mm_interconnect_3_cmd_demux             ; Qsys         ;
;          |Qsys_mm_interconnect_3_router:router|                                                                                         ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|Qsys_mm_interconnect_3_router:router                                                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_3_router                ; Qsys         ;
;          |Qsys_mm_interconnect_3_rsp_mux:rsp_mux|                                                                                       ; 15.9 (15.9)          ; 16.2 (16.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|Qsys_mm_interconnect_3_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                 ; Qsys_mm_interconnect_3_rsp_mux               ; Qsys         ;
;          |altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|                                                                      ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                   ; Qsys         ;
;          |altera_merlin_slave_agent:esp32_io_s1_agent|                                                                                  ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:esp32_io_s1_agent                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|                                                                ; 5.3 (5.3)            ; 5.8 (5.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:esp32_io_s1_translator|                                                                        ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:esp32_io_s1_translator                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:ir_rx_avalon_slave_translator|                                                                 ; 11.1 (11.1)          ; 11.1 (11.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:ir_rx_avalon_slave_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 5.2 (5.2)            ; 5.4 (5.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 3.5 (3.5)            ; 4.6 (4.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|                                                          ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                ; Qsys         ;
;       |Qsys_mpu_int:mpu_int|                                                                                                            ; 2.7 (2.7)            ; 3.7 (3.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mpu_int:mpu_int                                                                                                                                                                                                                                                                                                                                            ; Qsys_mpu_int                                 ; Qsys         ;
;       |Qsys_nios2_gen2_0:nios2_gen2_0|                                                                                                  ; 1048.8 (10.8)        ; 1262.3 (11.7)                    ; 229.7 (0.9)                                       ; 16.1 (0.0)                       ; 0.0 (0.0)            ; 1514 (1)            ; 1797 (43)                 ; 0 (0)         ; 63872             ; 13    ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                  ; Qsys_nios2_gen2_0                            ; Qsys         ;
;          |Qsys_nios2_gen2_0_cpu:cpu|                                                                                                    ; 1037.9 (907.1)       ; 1250.6 (1084.9)                  ; 228.8 (192.4)                                     ; 16.1 (14.6)                      ; 0.0 (0.0)            ; 1513 (1332)         ; 1754 (1459)               ; 0 (0)         ; 63872             ; 13    ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                        ; Qsys_nios2_gen2_0_cpu                        ; Qsys         ;
>>>>>>> Add direction control
;             |Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                             ; Qsys_nios2_gen2_0_cpu_bht_module             ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                    ; altsyncram_pdj1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                     ; Qsys_nios2_gen2_0_cpu_dc_data_module         ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                            ; altsyncram_4kl1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                       ; Qsys_nios2_gen2_0_cpu_dc_tag_module          ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                                   ; work         ;
;                   |altsyncram_fpi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated                                                                                                                                                                              ; altsyncram_fpi1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                 ; Qsys_nios2_gen2_0_cpu_dc_victim_module       ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                        ; altsyncram_baj1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                     ; Qsys_nios2_gen2_0_cpu_ic_data_module         ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                            ; altsyncram_spj1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                       ; Qsys_nios2_gen2_0_cpu_ic_tag_module          ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                                   ; work         ;
;                   |altsyncram_lgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated                                                                                                                                                                              ; altsyncram_lgj1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_mult_cell              ; Qsys         ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                 ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                             ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                      ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                 ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                             ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                      ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                 ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                             ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                      ; work         ;
<<<<<<< HEAD
;             |Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|                                                       ; 132.1 (32.8)         ; 182.4 (32.8)                     ; 51.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 181 (10)            ; 280 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_nios2_oci              ; Qsys         ;
;                |Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|                                ; 37.5 (0.0)           ; 67.3 (0.0)                       ; 30.8 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                            ; Qsys_nios2_gen2_0_cpu_debug_slave_wrapper    ; Qsys         ;
;                   |Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|                               ; 4.5 (4.5)            ; 24.3 (22.8)                      ; 19.8 (18.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; Qsys_nios2_gen2_0_cpu_debug_slave_sysclk     ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                   |Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|                                     ; 31.5 (30.8)          ; 41.8 (40.5)                      ; 11.3 (10.7)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck                                                            ; Qsys_nios2_gen2_0_cpu_debug_slave_tck        ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                   |sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy|                                                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                       ; work         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|                                      ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                  ; Qsys_nios2_gen2_0_cpu_nios2_avalon_reg       ; Qsys         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|                                        ; 0.6 (0.6)            ; 16.5 (16.5)                      ; 15.9 (15.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_nios2_oci_break        ; Qsys         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|                                        ; 4.0 (4.0)            ; 6.3 (5.4)                        ; 2.3 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_nios2_oci_debug        ; Qsys         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                      ; work         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|                                              ; 49.6 (49.6)          ; 52.5 (52.5)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 51 (51)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                          ; Qsys_nios2_gen2_0_cpu_nios2_ocimem           ; Qsys         ;
=======
;             |Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|                                                       ; 130.8 (31.4)         ; 165.8 (31.8)                     ; 36.4 (0.4)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 181 (10)            ; 295 (88)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_nios2_oci              ; Qsys         ;
;                |Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|                                ; 37.3 (0.0)           ; 58.8 (0.0)                       ; 22.6 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                            ; Qsys_nios2_gen2_0_cpu_debug_slave_wrapper    ; Qsys         ;
;                   |Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|                               ; 4.4 (3.9)            ; 20.1 (18.6)                      ; 15.7 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; Qsys_nios2_gen2_0_cpu_debug_slave_sysclk     ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                   |Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|                                     ; 31.2 (30.5)          ; 37.3 (35.7)                      ; 7.1 (6.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck                                                            ; Qsys_nios2_gen2_0_cpu_debug_slave_tck        ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                   |sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy|                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                       ; work         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|                                      ; 6.8 (6.8)            ; 7.5 (7.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                  ; Qsys_nios2_gen2_0_cpu_nios2_avalon_reg       ; Qsys         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|                                        ; 0.5 (0.5)            ; 12.3 (12.3)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_nios2_oci_break        ; Qsys         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|                                        ; 4.0 (3.8)            ; 5.9 (5.4)                        ; 1.9 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_nios2_oci_debug        ; Qsys         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                      ; work         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|                                              ; 49.9 (49.9)          ; 49.4 (49.4)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 84 (84)             ; 58 (58)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                          ; Qsys_nios2_gen2_0_cpu_nios2_ocimem           ; Qsys         ;
>>>>>>> Add direction control
;                   |Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module   ; Qsys         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                     ; Qsys_nios2_gen2_0_cpu_register_bank_a_module ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                            ; altsyncram_voi1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                     ; Qsys_nios2_gen2_0_cpu_register_bank_b_module ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                            ; altsyncram_voi1                              ; work         ;
<<<<<<< HEAD
;       |Qsys_onchip_memory2_0:onchip_memory2_0|                                                                                          ; 111.7 (0.0)          ; 116.7 (0.5)                      ; 13.0 (0.5)                                        ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 141 (2)             ; 4 (0)                     ; 0 (0)         ; 2400000           ; 296   ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                          ; Qsys_onchip_memory2_0                        ; Qsys         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 111.7 (0.0)          ; 116.2 (0.0)                      ; 12.5 (0.0)                                        ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 139 (0)             ; 4 (0)                     ; 0 (0)         ; 2400000           ; 296   ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                ; altsyncram                                   ; work         ;
;             |altsyncram_n5n1:auto_generated|                                                                                            ; 111.7 (1.0)          ; 116.2 (1.3)                      ; 12.5 (0.3)                                        ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 139 (0)             ; 4 (4)                     ; 0 (0)         ; 2400000           ; 296   ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_n5n1                              ; work         ;
;                |decode_nma:decode3|                                                                                                     ; 7.0 (7.0)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3                                                                                                                                                                                                                                              ; decode_nma                                   ; work         ;
;                |mux_kib:mux2|                                                                                                           ; 103.7 (103.7)        ; 106.8 (106.8)                    ; 11.2 (11.2)                                       ; 8.0 (8.0)                        ; 0.0 (0.0)            ; 129 (129)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|mux_kib:mux2                                                                                                                                                                                                                                                    ; mux_kib                                      ; work         ;
;       |Qsys_pll_0:pll_0|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                ; Qsys_pll_0                                   ; Qsys         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                        ; altera_pll                                   ; work         ;
;       |Qsys_sw:sw|                                                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                                                                                      ; Qsys_sw                                      ; Qsys         ;
;       |Qsys_timer_0:timer_0|                                                                                                            ; 65.2 (65.2)          ; 83.2 (83.2)                      ; 18.0 (18.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (111)           ; 141 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                            ; Qsys_timer_0                                 ; Qsys         ;
;       |Qsys_uart_bt:uart_bt|                                                                                                            ; 98.3 (14.2)          ; 110.5 (18.2)                     ; 12.2 (4.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 180 (17)            ; 178 (33)                  ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt                                                                                                                                                                                                                                                                                                                                            ; Qsys_uart_bt                                 ; Qsys         ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 39.3 (3.8)           ; 46.3 (10.4)                      ; 7.0 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (5)              ; 73 (19)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                                                      ; altera_up_rs232_in_deserializer              ; Qsys         ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 11.7 (11.7)          ; 11.9 (11.9)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                                                           ; altera_up_rs232_counters                     ; Qsys         ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 23.8 (0.0)           ; 24.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                                                    ; altera_up_sync_fifo                          ; Qsys         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 23.8 (0.0)           ; 24.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                   ; scfifo                                       ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 23.8 (0.0)           ; 24.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                        ; scfifo_q9a1                                  ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 23.8 (12.3)          ; 24.0 (12.7)                      ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (25)             ; 34 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                   ; a_dpfifo_d1a1                                ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                           ; altsyncram_t0i1                              ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                               ; cntr_h2b                                     ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                   ; cntr_i2b                                     ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                            ; cntr_u27                                     ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 44.8 (10.8)          ; 45.9 (10.8)                      ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (22)             ; 72 (20)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                                                        ; altera_up_rs232_out_serializer               ; Qsys         ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 10.1 (10.1)          ; 10.6 (10.6)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                                                            ; altera_up_rs232_counters                     ; Qsys         ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 23.8 (0.0)           ; 24.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                                                     ; altera_up_sync_fifo                          ; Qsys         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 23.8 (0.0)           ; 24.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                    ; scfifo                                       ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 23.8 (0.0)           ; 24.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                         ; scfifo_q9a1                                  ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 23.8 (13.5)          ; 24.5 (13.8)                      ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (23)             ; 34 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                    ; a_dpfifo_d1a1                                ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                            ; altsyncram_t0i1                              ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                ; cntr_h2b                                     ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                    ; cntr_i2b                                     ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                             ; cntr_u27                                     ; work         ;
;       |TERASIC_DC_MOTOR_PWM:dc_motor_left|                                                                                              ; 60.0 (60.0)          ; 71.0 (71.0)                      ; 11.3 (11.3)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 59 (59)             ; 139 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left                                                                                                                                                                                                                                                                                                                              ; TERASIC_DC_MOTOR_PWM                         ; Qsys         ;
;       |TERASIC_IRM:ir_rx|                                                                                                               ; 111.6 (8.1)          ; 134.3 (9.8)                      ; 24.7 (1.7)                                        ; 2.1 (0.1)                        ; 0.0 (0.0)            ; 203 (36)            ; 190 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_IRM:ir_rx                                                                                                                                                                                                                                                                                                                                               ; TERASIC_IRM                                  ; Qsys         ;
;          |IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|                                                                               ; 103.5 (103.5)        ; 124.5 (124.5)                    ; 23.0 (23.0)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 167 (167)           ; 187 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst                                                                                                                                                                                                                                                                                                ; IRDA_RECEIVE_Terasic                         ; Qsys         ;
;       |adc_ltc2308_fifo:adc_ltc2308_0|                                                                                                  ; 89.7 (20.8)          ; 130.3 (29.6)                     ; 40.7 (8.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (36)            ; 222 (47)                  ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0                                                                                                                                                                                                                                                                                                                                  ; adc_ltc2308_fifo                             ; Qsys         ;
;          |adc_data_fifo:adc_data_fifo_inst|                                                                                             ; 35.6 (0.0)           ; 58.7 (0.0)                       ; 23.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 127 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst                                                                                                                                                                                                                                                                                                 ; adc_data_fifo                                ; Qsys         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 35.6 (0.0)           ; 58.7 (0.0)                       ; 23.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 127 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                         ; dcfifo                                       ; work         ;
;                |dcfifo_s7q1:auto_generated|                                                                                             ; 35.6 (4.1)           ; 58.7 (15.8)                      ; 23.2 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (7)              ; 127 (38)                  ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated                                                                                                                                                                                                                                              ; dcfifo_s7q1                                  ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                  ; a_graycounter_ldc                            ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 11.2 (11.2)          ; 11.4 (11.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                  ; a_graycounter_pv6                            ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 2.6 (0.0)            ; 8.0 (0.0)                        ; 5.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                   ; alt_synch_pipe_apl                           ; work         ;
;                      |dffpipe_re9:dffpipe12|                                                                                            ; 2.6 (2.6)            ; 8.0 (8.0)                        ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                                             ; dffpipe_re9                                  ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 2.8 (0.0)            ; 8.5 (0.0)                        ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                   ; alt_synch_pipe_bpl                           ; work         ;
;                      |dffpipe_se9:dffpipe15|                                                                                            ; 2.8 (2.8)            ; 8.5 (8.5)                        ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15                                                                                                                                                                                             ; dffpipe_se9                                  ; work         ;
;                   |altsyncram_91b1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram                                                                                                                                                                                                                     ; altsyncram_91b1                              ; work         ;
;                   |cmpr_b06:rdempty_eq_comp|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                                                                                                                                                                     ; cmpr_b06                                     ; work         ;
;                   |cmpr_b06:wrfull_eq_comp|                                                                                             ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                                                                                                                                                                      ; cmpr_b06                                     ; work         ;
;          |adc_ltc2308:adc_ltc2308_inst|                                                                                                 ; 33.3 (33.3)          ; 42.0 (42.0)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst                                                                                                                                                                                                                                                                                                     ; adc_ltc2308                                  ; Qsys         ;
;       |altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|                                                               ; 48.3 (7.3)           ; 60.1 (8.7)                       ; 11.8 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (12)             ; 106 (8)                   ; 0 (0)         ; 1136              ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                                                                                                                               ; altera_avalon_mm_clock_crossing_bridge       ; Qsys         ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 19.3 (17.1)          ; 25.6 (19.1)                      ; 6.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 45 (25)                   ; 0 (0)         ; 624               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                ; altera_avalon_dc_fifo                        ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0.7 (0.0)            ; 3.3 (0.0)                        ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                 ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; -0.3 (-0.3)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 1.6 (0.0)            ; 3.2 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 624               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_46j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 624               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated                                                                                                                                                                                                            ; altsyncram_46j1                              ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 21.7 (19.0)          ; 25.8 (19.9)                      ; 4.2 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 53 (33)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_dc_fifo                        ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 1.7 (0.0)            ; 3.2 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                 ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 1.0 (0.0)            ; 2.8 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_66j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated                                                                                                                                                                                                            ; altsyncram_66j1                              ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                       ; altera_irq_clock_crosser                     ; Qsys         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_bundle               ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                 ; altera_std_synchronizer                      ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                   ; altera_irq_clock_crosser                     ; Qsys         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_bundle               ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                             ; altera_std_synchronizer                      ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.4 (0.0)            ; 1.5 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                    ; Qsys         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.0 (2.5)            ; 8.3 (5.2)                        ; 5.3 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                    ; Qsys         ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0.6 (0.0)            ; 1.1 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                    ; Qsys         ;
;       |i2c_opencores:mpu_i2c|                                                                                                           ; 109.0 (0.0)          ; 121.2 (0.0)                      ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 183 (0)             ; 148 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c                                                                                                                                                                                                                                                                                                                                           ; i2c_opencores                                ; Qsys         ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 109.0 (29.8)         ; 121.2 (36.7)                     ; 12.2 (6.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 183 (48)            ; 148 (59)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                        ; i2c_master_top                               ; Qsys         ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 79.2 (24.9)          ; 84.5 (25.0)                      ; 5.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (35)            ; 89 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                   ; i2c_master_byte_ctrl                         ; Qsys         ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 54.3 (54.3)          ; 59.5 (59.5)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                ; i2c_master_bit_ctrl                          ; Qsys         ;
;       |motor_measure:motor_measure_left|                                                                                                ; 44.8 (43.2)          ; 48.7 (46.7)                      ; 3.8 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (67)             ; 40 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_left                                                                                                                                                                                                                                                                                                                                ; motor_measure                                ; Qsys         ;
;          |TERAISC_AB_DECODER:u_decoder|                                                                                                 ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_left|TERAISC_AB_DECODER:u_decoder                                                                                                                                                                                                                                                                                                   ; TERAISC_AB_DECODER                           ; Qsys         ;
;       |motor_measure:motor_measure_right|                                                                                               ; 45.5 (43.5)          ; 49.0 (46.7)                      ; 3.5 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (66)             ; 44 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_right                                                                                                                                                                                                                                                                                                                               ; motor_measure                                ; Qsys         ;
;          |TERAISC_AB_DECODER:u_decoder|                                                                                                 ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_right|TERAISC_AB_DECODER:u_decoder                                                                                                                                                                                                                                                                                                  ; TERAISC_AB_DECODER                           ; Qsys         ;
;       |motor_run:motor_run_left|                                                                                                        ; 3.5 (3.5)            ; 5.5 (5.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_run:motor_run_left                                                                                                                                                                                                                                                                                                                                        ; motor_run                                    ; Qsys         ;
;       |sonic_distance:sonic_distance_0|                                                                                                 ; 38.7 (38.7)          ; 57.5 (57.5)                      ; 18.8 (18.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|sonic_distance:sonic_distance_0                                                                                                                                                                                                                                                                                                                                 ; sonic_distance                               ; Qsys         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 61.0 (0.0)           ; 73.5 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx                                       ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 61.0 (6.3)           ; 73.5 (7.3)                       ; 12.5 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 75 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                              ; pzdyqx_impl                                  ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 27.3 (10.8)          ; 34.0 (15.0)                      ; 6.7 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                ; GHVD5181                                     ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.5 (16.5)          ; 19.0 (19.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                              ; LQYT7093                                     ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                            ; KIFI3548                                     ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 11.0 (11.0)          ; 15.5 (15.5)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                            ; LQYT7093                                     ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 9.3 (9.3)            ; 9.7 (9.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                            ; PUDL0439                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 80.0 (0.5)           ; 98.0 (0.5)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (1)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 79.5 (0.0)           ; 97.5 (0.0)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 79.5 (0.0)           ; 97.5 (0.0)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                     ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 79.5 (2.0)           ; 97.5 (4.0)                       ; 18.0 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (1)             ; 95 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 77.5 (0.0)           ; 93.5 (0.0)                       ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (0)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 77.5 (53.7)          ; 93.5 (66.0)                      ; 16.0 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (94)            ; 88 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                        ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.5 (12.5)          ; 14.2 (14.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.3 (11.3)          ; 13.3 (13.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                              ; sld_shadow_jsm                               ; altera_sld   ;
=======
;       |Qsys_onchip_memory2_0:onchip_memory2_0|                                                                                          ; 114.1 (0.8)          ; 118.8 (0.8)                      ; 12.8 (0.0)                                        ; 8.1 (0.0)                        ; 0.0 (0.0)            ; 144 (2)             ; 4 (0)                     ; 0 (0)         ; 2400000           ; 296   ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                          ; Qsys_onchip_memory2_0                        ; Qsys         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 113.2 (0.0)          ; 118.0 (0.0)                      ; 12.8 (0.0)                                        ; 8.1 (0.0)                        ; 0.0 (0.0)            ; 142 (0)             ; 4 (0)                     ; 0 (0)         ; 2400000           ; 296   ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                ; altsyncram                                   ; work         ;
;             |altsyncram_n5n1:auto_generated|                                                                                            ; 113.2 (1.0)          ; 118.0 (1.8)                      ; 12.8 (0.8)                                        ; 8.1 (0.0)                        ; 0.0 (0.0)            ; 142 (0)             ; 4 (4)                     ; 0 (0)         ; 2400000           ; 296   ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_n5n1                              ; work         ;
;                |decode_nma:decode3|                                                                                                     ; 6.9 (6.9)            ; 10.3 (10.3)                      ; 3.8 (3.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3                                                                                                                                                                                                                                              ; decode_nma                                   ; work         ;
;                |mux_kib:mux2|                                                                                                           ; 105.3 (105.3)        ; 105.8 (105.8)                    ; 8.2 (8.2)                                         ; 7.6 (7.6)                        ; 0.0 (0.0)            ; 129 (129)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|mux_kib:mux2                                                                                                                                                                                                                                                    ; mux_kib                                      ; work         ;
;       |Qsys_pll_0:pll_0|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                ; Qsys_pll_0                                   ; Qsys         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                        ; altera_pll                                   ; work         ;
;       |Qsys_sw:sw|                                                                                                                      ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                                                                                      ; Qsys_sw                                      ; Qsys         ;
;       |Qsys_timer_0:timer_0|                                                                                                            ; 64.5 (64.5)          ; 77.4 (77.4)                      ; 13.1 (13.1)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 111 (111)           ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                            ; Qsys_timer_0                                 ; Qsys         ;
;       |Qsys_uart_bt:uart_bt|                                                                                                            ; 97.6 (14.2)          ; 109.0 (17.5)                     ; 11.4 (3.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 180 (17)            ; 179 (33)                  ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt                                                                                                                                                                                                                                                                                                                                            ; Qsys_uart_bt                                 ; Qsys         ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 38.7 (2.2)           ; 44.5 (9.3)                       ; 5.8 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (5)              ; 72 (18)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                                                      ; altera_up_rs232_in_deserializer              ; Qsys         ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                                                           ; altera_up_rs232_counters                     ; Qsys         ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 23.5 (0.0)           ; 23.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                                                    ; altera_up_sync_fifo                          ; Qsys         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 23.5 (0.0)           ; 23.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                   ; scfifo                                       ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 23.5 (0.0)           ; 23.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                        ; scfifo_q9a1                                  ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 23.5 (12.2)          ; 23.5 (12.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (25)             ; 34 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                   ; a_dpfifo_d1a1                                ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                           ; altsyncram_t0i1                              ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                               ; cntr_h2b                                     ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                   ; cntr_i2b                                     ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                            ; cntr_u27                                     ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 44.8 (10.5)          ; 47.0 (10.5)                      ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (22)             ; 74 (21)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                                                        ; altera_up_rs232_out_serializer               ; Qsys         ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 10.2 (10.2)          ; 11.5 (11.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                                                            ; altera_up_rs232_counters                     ; Qsys         ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 24.0 (0.0)           ; 25.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                                                     ; altera_up_sync_fifo                          ; Qsys         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 24.0 (0.0)           ; 25.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                    ; scfifo                                       ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 24.0 (0.0)           ; 25.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                         ; scfifo_q9a1                                  ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 24.0 (12.7)          ; 25.0 (13.5)                      ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (23)             ; 33 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                    ; a_dpfifo_d1a1                                ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                            ; altsyncram_t0i1                              ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                ; cntr_h2b                                     ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                    ; cntr_i2b                                     ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                             ; cntr_u27                                     ; work         ;
;       |TERASIC_DC_MOTOR_PWM:dc_motor_left|                                                                                              ; 23.6 (23.6)          ; 25.4 (25.4)                      ; 2.1 (2.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 47 (47)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left                                                                                                                                                                                                                                                                                                                              ; TERASIC_DC_MOTOR_PWM                         ; Qsys         ;
;       |TERASIC_DC_MOTOR_PWM:dc_motor_right|                                                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right                                                                                                                                                                                                                                                                                                                             ; TERASIC_DC_MOTOR_PWM                         ; Qsys         ;
;       |TERASIC_IRM:ir_rx|                                                                                                               ; 109.6 (8.7)          ; 126.6 (8.9)                      ; 17.9 (0.3)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 201 (34)            ; 187 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_IRM:ir_rx                                                                                                                                                                                                                                                                                                                                               ; TERASIC_IRM                                  ; Qsys         ;
;          |IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|                                                                               ; 101.0 (101.0)        ; 117.7 (117.7)                    ; 17.6 (17.6)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 167 (167)           ; 185 (185)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst                                                                                                                                                                                                                                                                                                ; IRDA_RECEIVE_Terasic                         ; Qsys         ;
;       |adc_ltc2308_fifo:adc_ltc2308_0|                                                                                                  ; 91.8 (21.8)          ; 134.8 (32.0)                     ; 43.2 (10.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 152 (37)            ; 225 (48)                  ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0                                                                                                                                                                                                                                                                                                                                  ; adc_ltc2308_fifo                             ; Qsys         ;
;          |adc_data_fifo:adc_data_fifo_inst|                                                                                             ; 36.3 (0.0)           ; 60.2 (0.0)                       ; 23.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 129 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst                                                                                                                                                                                                                                                                                                 ; adc_data_fifo                                ; Qsys         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 36.3 (0.0)           ; 60.2 (0.0)                       ; 23.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 129 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                         ; dcfifo                                       ; work         ;
;                |dcfifo_s7q1:auto_generated|                                                                                             ; 36.3 (4.2)           ; 60.2 (15.5)                      ; 23.9 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (7)              ; 129 (37)                  ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated                                                                                                                                                                                                                                              ; dcfifo_s7q1                                  ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 11.7 (11.7)          ; 11.9 (11.9)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                  ; a_graycounter_ldc                            ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                  ; a_graycounter_pv6                            ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 3.2 (0.0)            ; 8.2 (0.0)                        ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                   ; alt_synch_pipe_apl                           ; work         ;
;                      |dffpipe_re9:dffpipe12|                                                                                            ; 3.2 (3.2)            ; 8.2 (8.2)                        ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                                             ; dffpipe_re9                                  ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 2.0 (0.0)            ; 9.5 (0.0)                        ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                   ; alt_synch_pipe_bpl                           ; work         ;
;                      |dffpipe_se9:dffpipe15|                                                                                            ; 2.0 (2.0)            ; 9.5 (9.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15                                                                                                                                                                                             ; dffpipe_se9                                  ; work         ;
;                   |altsyncram_91b1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram                                                                                                                                                                                                                     ; altsyncram_91b1                              ; work         ;
;                   |cmpr_b06:rdempty_eq_comp|                                                                                            ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                                                                                                                                                                     ; cmpr_b06                                     ; work         ;
;                   |cmpr_b06:wrfull_eq_comp|                                                                                             ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                                                                                                                                                                      ; cmpr_b06                                     ; work         ;
;          |adc_ltc2308:adc_ltc2308_inst|                                                                                                 ; 33.7 (33.7)          ; 42.6 (42.6)                      ; 8.9 (8.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst                                                                                                                                                                                                                                                                                                     ; adc_ltc2308                                  ; Qsys         ;
;       |altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|                                                               ; 46.3 (6.3)           ; 57.2 (6.3)                       ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (11)             ; 107 (9)                   ; 0 (0)         ; 800               ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                                                                                                                               ; altera_avalon_mm_clock_crossing_bridge       ; Qsys         ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 19.4 (16.8)          ; 25.4 (19.4)                      ; 6.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 46 (26)                   ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                ; altera_avalon_dc_fifo                        ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 1.0 (0.0)            ; 2.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                 ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; -0.5 (-0.5)          ; 0.5 (0.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 1.6 (0.0)            ; 3.4 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_g6j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated                                                                                                                                                                                                            ; altsyncram_g6j1                              ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 20.3 (18.2)          ; 25.5 (19.5)                      ; 5.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 52 (32)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_dc_fifo                        ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 1.2 (0.0)            ; 3.3 (0.0)                        ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                 ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 1.0 (0.0)            ; 2.8 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_66j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated                                                                                                                                                                                                            ; altsyncram_66j1                              ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                       ; altera_irq_clock_crosser                     ; Qsys         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_bundle               ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                 ; altera_std_synchronizer                      ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                   ; altera_irq_clock_crosser                     ; Qsys         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_bundle               ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                             ; altera_std_synchronizer                      ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.3 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                    ; Qsys         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.0 (2.7)            ; 8.5 (5.2)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                    ; Qsys         ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0.6 (0.0)            ; 1.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                    ; Qsys         ;
;       |direction_controller:direction_controller_0|                                                                                     ; 57.3 (0.0)           ; 64.3 (0.0)                       ; 7.8 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 101 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|direction_controller:direction_controller_0                                                                                                                                                                                                                                                                                                                     ; direction_controller                         ; Qsys         ;
;          |direction_control:dir_ctrl|                                                                                                   ; 5.8 (5.8)            ; 6.7 (6.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|direction_controller:direction_controller_0|direction_control:dir_ctrl                                                                                                                                                                                                                                                                                          ; direction_control                            ; work         ;
;          |ledsarray:ledsarray1|                                                                                                         ; 51.4 (51.4)          ; 57.7 (57.7)                      ; 7.0 (7.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 90 (90)             ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1                                                                                                                                                                                                                                                                                                ; ledsarray                                    ; work         ;
;       |i2c_opencores:mpu_i2c|                                                                                                           ; 109.2 (0.0)          ; 117.0 (0.0)                      ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 179 (0)             ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c                                                                                                                                                                                                                                                                                                                                           ; i2c_opencores                                ; Qsys         ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 109.2 (30.9)         ; 117.0 (34.8)                     ; 7.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 179 (48)            ; 142 (63)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                        ; i2c_master_top                               ; Qsys         ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 78.3 (24.6)          ; 82.2 (24.8)                      ; 4.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (35)            ; 79 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                   ; i2c_master_byte_ctrl                         ; Qsys         ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 53.7 (53.7)          ; 57.5 (57.5)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                ; i2c_master_bit_ctrl                          ; Qsys         ;
;       |motor_measure:motor_measure_left|                                                                                                ; 44.8 (43.5)          ; 50.9 (48.9)                      ; 6.1 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (65)             ; 40 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_left                                                                                                                                                                                                                                                                                                                                ; motor_measure                                ; Qsys         ;
;          |TERAISC_AB_DECODER:u_decoder|                                                                                                 ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_left|TERAISC_AB_DECODER:u_decoder                                                                                                                                                                                                                                                                                                   ; TERAISC_AB_DECODER                           ; Qsys         ;
;       |motor_measure:motor_measure_right|                                                                                               ; 44.7 (43.1)          ; 47.8 (45.8)                      ; 3.1 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (65)             ; 42 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_right                                                                                                                                                                                                                                                                                                                               ; motor_measure                                ; Qsys         ;
;          |TERAISC_AB_DECODER:u_decoder|                                                                                                 ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_right|TERAISC_AB_DECODER:u_decoder                                                                                                                                                                                                                                                                                                  ; TERAISC_AB_DECODER                           ; Qsys         ;
;       |motor_run:motor_run_left|                                                                                                        ; 3.7 (3.7)            ; 4.2 (4.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_run:motor_run_left                                                                                                                                                                                                                                                                                                                                        ; motor_run                                    ; Qsys         ;
;       |motor_run:motor_run_right|                                                                                                       ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_run:motor_run_right                                                                                                                                                                                                                                                                                                                                       ; motor_run                                    ; Qsys         ;
;       |sonic_distance:sonic_distance_0|                                                                                                 ; 37.2 (37.2)          ; 57.9 (57.9)                      ; 20.7 (20.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|sonic_distance:sonic_distance_0                                                                                                                                                                                                                                                                                                                                 ; sonic_distance                               ; Qsys         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 61.5 (0.0)           ; 74.0 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx                                       ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 61.5 (6.3)           ; 74.0 (7.5)                       ; 12.5 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 79 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                              ; pzdyqx_impl                                  ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 28.0 (11.7)          ; 34.0 (15.3)                      ; 6.0 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 30 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                ; GHVD5181                                     ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.3 (16.3)          ; 18.7 (18.7)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                              ; LQYT7093                                     ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                            ; KIFI3548                                     ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 11.2 (11.2)          ; 15.5 (15.5)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                            ; LQYT7093                                     ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                            ; PUDL0439                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 80.5 (0.5)           ; 95.5 (0.5)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (1)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 80.0 (0.0)           ; 95.0 (0.0)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 80.0 (0.0)           ; 95.0 (0.0)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                     ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 80.0 (2.0)           ; 95.0 (3.2)                       ; 15.0 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (1)             ; 95 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 78.0 (0.0)           ; 91.8 (0.0)                       ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (0)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 78.0 (56.0)          ; 91.8 (64.2)                      ; 13.8 (8.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (95)            ; 88 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                        ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.5 (11.5)          ; 14.0 (14.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.5 (10.5)          ; 13.6 (13.6)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                              ; sld_shadow_jsm                               ; altera_sld   ;
>>>>>>> Add direction control
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; FPGA_CLK1_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_CONVST      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_VS      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_INT     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LED[0]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTR_PWMA        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTRR_P          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTRR_N          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTR_PWMB        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTRL_P          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTRL_N          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTR_STBY        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MPU_CS_n        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MPU_SCL_SCLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MPU_AD0_SDO     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SONIC_TRIGGER   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ESP32_EN        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ESP32_UART0_TX  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ESP32_UART0_RTS ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ESP32_UART0_CTS ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ESP32_CMD[3]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ESP32_CMD[4]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ESP32_CMD[5]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ESP32_CMD[6]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ESP32_CMD[7]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ESP32_CMD[8]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ARDUINO_IO[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[4]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[5]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[6]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[7]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[8]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[9]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[10]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[11]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[12]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[13]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[14]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[15]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_RESET_N ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
<<<<<<< HEAD
; GPIO_1[0]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
=======
>>>>>>> Add direction control
; GPIO_1[8]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
<<<<<<< HEAD
; MPU_SDA_SDI     ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK2_50    ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MPU_INT         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
=======
; GPIO_1[0]       ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]       ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]       ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]       ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]       ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]       ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]       ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]       ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MPU_SDA_SDI     ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK2_50    ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MPU_INT         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
>>>>>>> Add direction control
; ESP32_CMD[0]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]           ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ESP32_CMD[1]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
<<<<<<< HEAD
; ESP32_CMD[2]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]           ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ESP32_UART0_RX  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MTRL_A          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MTRL_B          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MTRR_A          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MTRR_B          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
=======
; ESP32_CMD[2]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]           ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ESP32_UART0_RX  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MTRR_A          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MTRR_B          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MTRL_A          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MTRL_B          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
>>>>>>> Add direction control
; IR_RXD          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SONIC_ECHO      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDO         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                    ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK1_50                                                                                                                                           ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                           ;                   ;         ;
; HDMI_TX_INT                                                                                                                                            ;                   ;         ;
; KEY[0]                                                                                                                                                 ;                   ;         ;
; KEY[1]                                                                                                                                                 ;                   ;         ;
; ESP32_UART0_CTS                                                                                                                                        ;                   ;         ;
; ESP32_CMD[3]                                                                                                                                           ;                   ;         ;
; ESP32_CMD[4]                                                                                                                                           ;                   ;         ;
; ESP32_CMD[5]                                                                                                                                           ;                   ;         ;
; ESP32_CMD[6]                                                                                                                                           ;                   ;         ;
; ESP32_CMD[7]                                                                                                                                           ;                   ;         ;
; ESP32_CMD[8]                                                                                                                                           ;                   ;         ;
; ARDUINO_IO[0]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[6]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[7]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[10]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[15]                                                                                                                                         ;                   ;         ;
; ARDUINO_RESET_N                                                                                                                                        ;                   ;         ;
<<<<<<< HEAD
; GPIO_1[0]                                                                                                                                              ;                   ;         ;
; GPIO_1[1]                                                                                                                                              ;                   ;         ;
; GPIO_1[2]                                                                                                                                              ;                   ;         ;
; GPIO_1[3]                                                                                                                                              ;                   ;         ;
; GPIO_1[4]                                                                                                                                              ;                   ;         ;
; GPIO_1[5]                                                                                                                                              ;                   ;         ;
; GPIO_1[6]                                                                                                                                              ;                   ;         ;
; GPIO_1[7]                                                                                                                                              ;                   ;         ;
=======
>>>>>>> Add direction control
; GPIO_1[8]                                                                                                                                              ;                   ;         ;
; GPIO_1[9]                                                                                                                                              ;                   ;         ;
; GPIO_1[10]                                                                                                                                             ;                   ;         ;
; GPIO_1[11]                                                                                                                                             ;                   ;         ;
; GPIO_1[12]                                                                                                                                             ;                   ;         ;
; GPIO_1[13]                                                                                                                                             ;                   ;         ;
; GPIO_1[14]                                                                                                                                             ;                   ;         ;
; GPIO_1[15]                                                                                                                                             ;                   ;         ;
; GPIO_1[16]                                                                                                                                             ;                   ;         ;
; GPIO_1[17]                                                                                                                                             ;                   ;         ;
; GPIO_1[18]                                                                                                                                             ;                   ;         ;
; GPIO_1[19]                                                                                                                                             ;                   ;         ;
; GPIO_1[20]                                                                                                                                             ;                   ;         ;
; GPIO_1[21]                                                                                                                                             ;                   ;         ;
; GPIO_1[22]                                                                                                                                             ;                   ;         ;
; GPIO_1[23]                                                                                                                                             ;                   ;         ;
; GPIO_1[24]                                                                                                                                             ;                   ;         ;
; GPIO_1[25]                                                                                                                                             ;                   ;         ;
; GPIO_1[26]                                                                                                                                             ;                   ;         ;
; GPIO_1[27]                                                                                                                                             ;                   ;         ;
; GPIO_1[28]                                                                                                                                             ;                   ;         ;
; GPIO_1[29]                                                                                                                                             ;                   ;         ;
; GPIO_1[30]                                                                                                                                             ;                   ;         ;
; GPIO_1[31]                                                                                                                                             ;                   ;         ;
; GPIO_1[32]                                                                                                                                             ;                   ;         ;
; GPIO_1[33]                                                                                                                                             ;                   ;         ;
; GPIO_1[34]                                                                                                                                             ;                   ;         ;
; GPIO_1[35]                                                                                                                                             ;                   ;         ;
; HDMI_I2C_SCL                                                                                                                                           ;                   ;         ;
; HDMI_I2C_SDA                                                                                                                                           ;                   ;         ;
; HDMI_I2S                                                                                                                                               ;                   ;         ;
; HDMI_LRCLK                                                                                                                                             ;                   ;         ;
; HDMI_MCLK                                                                                                                                              ;                   ;         ;
; HDMI_SCLK                                                                                                                                              ;                   ;         ;
<<<<<<< HEAD
; MPU_SDA_SDI                                                                                                                                            ;                   ;         ;
;      - Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0 ; 1                 ; 0       ;
; FPGA_CLK2_50                                                                                                                                           ;                   ;         ;
;      - FILTER:fir_mtrl|FILTER_CLK                                                                                                                      ; 1                 ; 0       ;
;      - FILTER:fir_mtrr|FILTER_CLK                                                                                                                      ; 1                 ; 0       ;
; MPU_INT                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_mpu_int:mpu_int|d1_data_in                                                                                                         ; 1                 ; 0       ;
;      - Qsys:u0|Qsys_mpu_int:mpu_int|read_mux_out~0                                                                                                     ; 1                 ; 0       ;
=======
; GPIO_1[0]                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|direction_command[0]                                                   ; 0                 ; 0       ;
; GPIO_1[1]                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|direction_command[1]                                                   ; 1                 ; 0       ;
; GPIO_1[2]                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|direction_command[2]~feeder                                            ; 0                 ; 0       ;
; GPIO_1[3]                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|direction_command[3]                                                   ; 1                 ; 0       ;
; GPIO_1[4]                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|direction_command[4]                                                   ; 1                 ; 0       ;
; GPIO_1[5]                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|direction_command[5]                                                   ; 0                 ; 0       ;
; GPIO_1[6]                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|direction_command[6]                                                   ; 1                 ; 0       ;
; GPIO_1[7]                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|direction_command[7]                                                   ; 0                 ; 0       ;
; MPU_SDA_SDI                                                                                                                                            ;                   ;         ;
;      - Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0 ; 0                 ; 0       ;
; FPGA_CLK2_50                                                                                                                                           ;                   ;         ;
;      - FILTER:fir_mtrr|FILTER_CLK                                                                                                                      ; 1                 ; 0       ;
;      - FILTER:fir_mtrl|FILTER_CLK                                                                                                                      ; 1                 ; 0       ;
; MPU_INT                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_mpu_int:mpu_int|d1_data_in                                                                                                         ; 0                 ; 0       ;
;      - Qsys:u0|Qsys_mpu_int:mpu_int|read_mux_out~0                                                                                                     ; 0                 ; 0       ;
>>>>>>> Add direction control
; ESP32_CMD[0]                                                                                                                                           ;                   ;         ;
;      - Qsys:u0|Qsys_esp32_io:esp32_io|read_mux_out[0]                                                                                                  ; 0                 ; 0       ;
; SW[0]                                                                                                                                                  ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[0]                                                                                                              ; 1                 ; 0       ;
; ESP32_CMD[1]                                                                                                                                           ;                   ;         ;
;      - Qsys:u0|Qsys_esp32_io:esp32_io|read_mux_out[1]                                                                                                  ; 1                 ; 0       ;
; SW[1]                                                                                                                                                  ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[1]                                                                                                              ; 0                 ; 0       ;
; ESP32_CMD[2]                                                                                                                                           ;                   ;         ;
<<<<<<< HEAD
;      - Qsys:u0|Qsys_esp32_io:esp32_io|read_mux_out[2]                                                                                                  ; 1                 ; 0       ;
=======
;      - Qsys:u0|Qsys_esp32_io:esp32_io|read_mux_out[2]                                                                                                  ; 0                 ; 0       ;
>>>>>>> Add direction control
; SW[2]                                                                                                                                                  ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[2]                                                                                                              ; 1                 ; 0       ;
; SW[3]                                                                                                                                                  ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[3]                                                                                                              ; 0                 ; 0       ;
; ESP32_UART0_RX                                                                                                                                         ;                   ;         ;
<<<<<<< HEAD
;      - Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]                                         ; 1                 ; 0       ;
;      - Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data~0                                             ; 1                 ; 0       ;
; MTRL_A                                                                                                                                                 ;                   ;         ;
;      - FILTER:fir_mtrl|ODATA_A                                                                                                                         ; 0                 ; 0       ;
; MTRL_B                                                                                                                                                 ;                   ;         ;
;      - FILTER:fir_mtrl|ODATA_B                                                                                                                         ; 0                 ; 0       ;
; MTRR_A                                                                                                                                                 ;                   ;         ;
;      - FILTER:fir_mtrr|ODATA_A~feeder                                                                                                                  ; 0                 ; 0       ;
; MTRR_B                                                                                                                                                 ;                   ;         ;
;      - FILTER:fir_mtrr|ODATA_B~feeder                                                                                                                  ; 0                 ; 0       ;
=======
;      - Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data~0                                             ; 0                 ; 0       ;
;      - Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]~feeder                                  ; 0                 ; 0       ;
; MTRR_A                                                                                                                                                 ;                   ;         ;
;      - FILTER:fir_mtrr|ODATA_A                                                                                                                         ; 0                 ; 0       ;
; MTRR_B                                                                                                                                                 ;                   ;         ;
;      - FILTER:fir_mtrr|ODATA_B~feeder                                                                                                                  ; 0                 ; 0       ;
; MTRL_A                                                                                                                                                 ;                   ;         ;
;      - FILTER:fir_mtrl|ODATA_A~feeder                                                                                                                  ; 0                 ; 0       ;
; MTRL_B                                                                                                                                                 ;                   ;         ;
;      - FILTER:fir_mtrl|ODATA_B~feeder                                                                                                                  ; 0                 ; 0       ;
>>>>>>> Add direction control
; IR_RXD                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count_flag~0                                                      ; 0                 ; 0       ;
;      - Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|always3~1                                                              ; 0                 ; 0       ;
;      - Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|always1~1                                                              ; 0                 ; 0       ;
; SONIC_ECHO                                                                                                                                             ;                   ;         ;
<<<<<<< HEAD
;      - Qsys:u0|sonic_distance:sonic_distance_0|reg_echo                                                                                                ; 0                 ; 0       ;
=======
>>>>>>> Add direction control
;      - Qsys:u0|sonic_distance:sonic_distance_0|Selector3~0                                                                                             ; 0                 ; 0       ;
;      - Qsys:u0|sonic_distance:sonic_distance_0|state.100~0                                                                                             ; 0                 ; 0       ;
;      - Qsys:u0|sonic_distance:sonic_distance_0|Selector3~1                                                                                             ; 0                 ; 0       ;
;      - Qsys:u0|sonic_distance:sonic_distance_0|Selector2~0                                                                                             ; 0                 ; 0       ;
<<<<<<< HEAD
=======
;      - Qsys:u0|sonic_distance:sonic_distance_0|reg_echo~feeder                                                                                         ; 0                 ; 0       ;
>>>>>>> Add direction control
; ADC_SDO                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[0]~0                                                              ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[8]~1                                                              ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[1]~2                                                              ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[9]~3                                                              ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[2]~4                                                              ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[10]~5                                                             ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[3]~6                                                              ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[11]~7                                                             ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[4]~8                                                              ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[5]~9                                                              ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[6]~10                                                             ; 0                 ; 0       ;
;      - Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|read_data[7]~11                                                             ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
<<<<<<< HEAD
; FILTER:fir_mtrl|FILTER_CLK                                                                                                                                                                                                                                                                                                                                 ; FF_X51_Y17_N26             ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrl|ODATA_A                                                                                                                                                                                                                                                                                                                                    ; FF_X51_Y17_N47             ; 5       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrl|ODATA_B                                                                                                                                                                                                                                                                                                                                    ; FF_X51_Y17_N23             ; 4       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrr|FILTER_CLK                                                                                                                                                                                                                                                                                                                                 ; FF_X51_Y17_N32             ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrr|LessThan0~2                                                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y18_N54        ; 21      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrr|ODATA_A                                                                                                                                                                                                                                                                                                                                    ; FF_X47_Y17_N20             ; 5       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrr|ODATA_B                                                                                                                                                                                                                                                                                                                                    ; FF_X47_Y17_N47             ; 4       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                               ; PIN_Y13                    ; 4       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                               ; PIN_Y13                    ; 1055    ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Qsys:u0|Qsys_LED:led|always0~2                                                                                                                                                                                                                                                                                                                             ; LABCELL_X67_Y9_N45         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                              ; MLABCELL_X39_Y14_N3        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                              ; MLABCELL_X39_Y16_N3        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                ; LABCELL_X33_Y12_N30        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                          ; LABCELL_X2_Y4_N27          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                        ; MLABCELL_X3_Y4_N57         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y4_N54         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y14_N12       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                   ; FF_X39_Y16_N53             ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y16_N12       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y12_N27        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                    ; FF_X39_Y14_N35             ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y14_N27       ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                 ; LABCELL_X63_Y10_N6         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                     ; LABCELL_X63_Y10_N18        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X61_Y12_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|save_dest_id~1                                                                                                                                                                                                                        ; LABCELL_X66_Y10_N18        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                         ; LABCELL_X42_Y21_N57        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                             ; LABCELL_X45_Y20_N36        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                         ; LABCELL_X43_Y19_N18        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|update_grant~1                                                                                                                                                                                                                                             ; LABCELL_X43_Y19_N27        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[31]~2                                                                                                                                                                                                                         ; LABCELL_X53_Y15_N54        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|write~1                                                                                                                                                                                                                                ; MLABCELL_X52_Y18_N48       ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X56_Y16_N42        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                   ; LABCELL_X56_Y16_N21        ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                                                 ; LABCELL_X56_Y16_N18        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                           ; LABCELL_X45_Y19_N33        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                    ; LABCELL_X43_Y19_N6         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                ; LABCELL_X56_Y16_N39        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                  ; LABCELL_X51_Y18_N54        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[5]~0                                                                                                                                                                                                                ; LABCELL_X51_Y19_N18        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                             ; LABCELL_X48_Y19_N18        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                      ; LABCELL_X45_Y20_N12        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y20_N18       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y20_N9        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                     ; LABCELL_X55_Y20_N42        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y21_N54        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                ; FF_X50_Y20_N59             ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                       ; FF_X52_Y19_N34             ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y23_N3         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[9]~0                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y23_N48        ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                               ; FF_X55_Y22_N29             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                               ; FF_X51_Y21_N32             ; 920     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                   ; LABCELL_X55_Y20_N57        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                            ; LABCELL_X57_Y23_N33        ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y18_N36        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                       ; MLABCELL_X59_Y26_N3        ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                    ; FF_X67_Y25_N26             ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y23_N51       ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                   ; FF_X63_Y24_N35             ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                           ; MLABCELL_X65_Y24_N6        ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                               ; FF_X61_Y23_N17             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[6]~1                                                                                                                                                                                                                                                                               ; LABCELL_X64_Y23_N3         ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                           ; LABCELL_X60_Y20_N48        ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                ; LABCELL_X66_Y25_N27        ; 40      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X65_Y24_N0        ; 189     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                    ; LABCELL_X61_Y23_N12        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                              ; LABCELL_X66_Y22_N42        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                  ; FF_X53_Y22_N26             ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                             ; LABCELL_X51_Y23_N51        ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                   ; FF_X22_Y6_N56              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a                    ; LABCELL_X24_Y10_N42        ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0                  ; LABCELL_X22_Y6_N27         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1                  ; LABCELL_X23_Y8_N57         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b                    ; LABCELL_X22_Y6_N33         ; 37      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                       ; FF_X8_Y2_N14               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~10                                     ; MLABCELL_X8_Y2_N24         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~9                                      ; MLABCELL_X8_Y2_N6          ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19                                     ; MLABCELL_X8_Y2_N42         ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21                                     ; MLABCELL_X8_Y2_N21         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15                                     ; MLABCELL_X8_Y2_N0          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir                                                ; LABCELL_X7_Y2_N15          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                     ; LABCELL_X29_Y12_N48        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~0                                                                                                                    ; LABCELL_X22_Y6_N24         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~1                                                                                                                    ; LABCELL_X10_Y2_N42         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                                          ; FF_X23_Y10_N22             ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                ; LABCELL_X23_Y8_N51         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~3                                                                                                                               ; LABCELL_X23_Y10_N51        ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                            ; LABCELL_X27_Y12_N3         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                              ; LABCELL_X29_Y12_N6         ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                            ; FF_X42_Y20_N11             ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y23_N33        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                 ; FF_X50_Y20_N14             ; 57      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]~2                                                                                                                                                                                                                                                               ; LABCELL_X50_Y20_N24        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y20_N57        ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y20_N36        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y19_N36        ; 5       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                         ; LABCELL_X55_Y14_N3         ; 1505    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                        ; FF_X48_Y28_N52             ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]~0                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y20_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                    ; LABCELL_X53_Y25_N0         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y25_N33        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y25_N18       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                               ; LABCELL_X53_Y25_N45        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[10]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X55_Y19_N36        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2635w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y19_N24        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2652w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y19_N30        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2662w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y19_N15        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2672w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y19_N57        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2682w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y19_N42        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2692w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y19_N18        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2702w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y19_N36        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2712w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y19_N6         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2731w[3]~0                                                                                                                                                                                                               ; LABCELL_X42_Y19_N45        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2742w[3]~0                                                                                                                                                                                                               ; LABCELL_X42_Y19_N21        ; 8       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|wren~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y19_N0         ; 296     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X89_Y2_N1 ; 2919    ; Clock                                              ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X89_Y0_N1 ; 137     ; Clock                                              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y16_N57        ; 43      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y16_N0         ; 49      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                             ; LABCELL_X48_Y16_N42        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y14_N6         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y14_N24        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y14_N3        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[0]~0                                                                                                                                                                                                            ; LABCELL_X40_Y16_N6         ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                              ; LABCELL_X42_Y16_N15        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                  ; LABCELL_X42_Y15_N57        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                           ; LABCELL_X43_Y15_N3         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                         ; LABCELL_X42_Y16_N54        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~0                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y15_N0         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[8]~0                                                                                                                                                                                                                                                  ; LABCELL_X43_Y14_N27        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[0]~0                                                                                                                                                                                                             ; LABCELL_X56_Y13_N6         ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                               ; LABCELL_X56_Y15_N54        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                   ; MLABCELL_X59_Y15_N0        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                            ; LABCELL_X46_Y15_N27        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~0                                                                                                                                                          ; LABCELL_X56_Y13_N15        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|comb~0                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y15_N51        ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[1]~2                                                                                                                                                                                                                                                   ; LABCELL_X57_Y15_N12        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|read_interrupt_en~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y15_N3         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|readdata[1]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y15_N27        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|Equal1~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y10_N45        ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|LessThan0~6                                                                                                                                                                                                                                                                                                     ; LABCELL_X73_Y14_N24        ; 36      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|always0~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y11_N39        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|high_dur[0]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X63_Y10_N30        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|motor_forward~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X66_Y11_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|s_readdata[0]~2                                                                                                                                                                                                                                                                                                 ; LABCELL_X66_Y11_N30        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|total_dur[0]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X66_Y11_N27        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_BUF[0]~5                                                                                                                                                                                                                                                                     ; LABCELL_X73_Y11_N57        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY                                                                                                                                                                                                                                                                         ; FF_X73_Y11_N17             ; 66      ; Clock enable, Latch enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[4]~1                                                                                                                                                                                                                                                                     ; MLABCELL_X72_Y9_N48        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count_flag                                                                                                                                                                                                                                                                   ; FF_X72_Y9_N32              ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count_flag                                                                                                                                                                                                                                                                   ; FF_X67_Y8_N49              ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state.DATAREAD                                                                                                                                                                                                                                                                    ; FF_X67_Y8_N56              ; 50      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count_flag                                                                                                                                                                                                                                                                  ; FF_X67_Y8_N47              ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state~15                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y8_N0          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|valid_rdreq~1                                                                                                                                                                                                                   ; LABCELL_X71_Y6_N33         ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                   ; LABCELL_X74_Y6_N24         ; 21      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|LessThan0~1                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y7_N30         ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|clk_enable                                                                                                                                                                                                                                                                             ; FF_X73_Y7_N59              ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|reset_n~0                                                                                                                                                                                                                                                                              ; LABCELL_X74_Y7_N18         ; 41      ; Async. clear, Clock                                ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|sdi_index[1]~1                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y7_N36         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_reset_n~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y10_N42        ; 147     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|measure_count[11]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X79_Y7_N15         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|measure_fifo_ch[0]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X66_Y10_N54        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|measure_fifo_num[11]~1                                                                                                                                                                                                                                                                                              ; LABCELL_X66_Y10_N39        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|slave_read_data~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y10_N21        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|slave_read_status~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X66_Y10_N45        ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                              ; LABCELL_X62_Y11_N30        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                                                                                                                                                  ; MLABCELL_X52_Y18_N3        ; 6       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                  ; LABCELL_X63_Y11_N12        ; 13      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[1]~0                                                                                                                                                                                                                                                          ; LABCELL_X62_Y11_N54        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                             ; FF_X51_Y15_N17             ; 301     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                              ; FF_X51_Y15_N23             ; 236     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                      ; FF_X56_Y13_N17             ; 567     ; Async. clear, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                          ; FF_X57_Y16_N44             ; 711     ; Async. clear, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[2]~8                                                                                                                                                                                                                                                                                   ; LABCELL_X61_Y16_N33        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[6]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X61_Y16_N39        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|ctr[7]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X61_Y16_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                            ; LABCELL_X60_Y15_N51        ; 41      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~4                                                                                                                                                                                                                                        ; LABCELL_X61_Y15_N6         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]~1                                                                                                                                                                                                                                            ; LABCELL_X66_Y16_N36        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                         ; LABCELL_X63_Y16_N3         ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]~0                                                                                                                                                                                                         ; LABCELL_X64_Y16_N51        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                           ; FF_X62_Y14_N31             ; 4       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~1                                                                                                                                                                                                         ; LABCELL_X61_Y14_N51        ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                                                 ; FF_X62_Y14_N43             ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                   ; FF_X61_Y15_N11             ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[10]~1                                                                                                                                                                                                                                                                                ; LABCELL_X62_Y16_N24        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[3]~3                                                                                                                                                                                                                                                                                 ; LABCELL_X61_Y16_N12        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|txr[5]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X61_Y16_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|motor_measure:motor_measure_left|counter[2]~10                                                                                                                                                                                                                                                                                                     ; LABCELL_X50_Y17_N21        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|motor_measure:motor_measure_left|s_readdata[0]~2                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y18_N6         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|motor_measure:motor_measure_right|counter[3]~10                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y17_N57       ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|motor_measure:motor_measure_right|s_readdata[0]~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y17_N12        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|sonic_distance:sonic_distance_0|Equal0~4                                                                                                                                                                                                                                                                                                           ; LABCELL_X70_Y12_N48        ; 64      ; Async. clear, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|sonic_distance:sonic_distance_0|Selector1~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y9_N24         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|sonic_distance:sonic_distance_0|Selector3~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y9_N9          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|sonic_distance:sonic_distance_0|always4~2                                                                                                                                                                                                                                                                                                          ; LABCELL_X68_Y12_N39        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|sonic_distance:sonic_distance_0|state.100                                                                                                                                                                                                                                                                                                          ; FF_X68_Y9_N2               ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 213     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                        ; LABCELL_X4_Y6_N0           ; 19      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                        ; FF_X11_Y7_N11              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                        ; FF_X11_Y7_N2               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                        ; FF_X10_Y7_N20              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                        ; FF_X10_Y7_N38              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                        ; FF_X7_Y6_N8                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                        ; FF_X7_Y6_N38               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                        ; FF_X4_Y6_N44               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                        ; FF_X4_Y5_N2                ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                     ; FF_X4_Y6_N8                ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                           ; LABCELL_X11_Y7_N9          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y3_N12          ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y3_N39          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                      ; FF_X1_Y5_N49               ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                     ; FF_X1_Y5_N29               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y3_N57          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y5_N51          ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X1_Y5_N48          ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X1_Y5_N42          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                             ; LABCELL_X1_Y4_N3           ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y2_N2                ; 69      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X1_Y1_N3           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X2_Y2_N24          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1           ; LABCELL_X1_Y1_N36          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                           ; LABCELL_X4_Y3_N36          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                          ; LABCELL_X1_Y3_N15          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5                             ; MLABCELL_X6_Y2_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; MLABCELL_X3_Y2_N42         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3                                ; MLABCELL_X3_Y2_N30         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X1_Y3_N0           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                    ; LABCELL_X4_Y3_N18          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                    ; LABCELL_X1_Y3_N6           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X1_Y1_N9           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X2_Y1_N24          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y2_N5                ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X3_Y2_N59               ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X3_Y2_N14               ; 43      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X1_Y3_N50               ; 63      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; MLABCELL_X3_Y2_N45         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X3_Y2_N8                ; 49      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X1_Y1_N24          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
=======
; FILTER:fir_mtrl|FILTER_CLK                                                                                                                                                                                                                                                                                                                                 ; FF_X56_Y7_N8               ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrl|ODATA_A                                                                                                                                                                                                                                                                                                                                    ; FF_X56_Y7_N50              ; 4       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrl|ODATA_B                                                                                                                                                                                                                                                                                                                                    ; FF_X56_Y7_N5               ; 4       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrr|FILTER_CLK                                                                                                                                                                                                                                                                                                                                 ; FF_X39_Y8_N50              ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrr|LessThan0~2                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y8_N54         ; 20      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrr|ODATA_A                                                                                                                                                                                                                                                                                                                                    ; FF_X39_Y8_N20              ; 4       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FILTER:fir_mtrr|ODATA_B                                                                                                                                                                                                                                                                                                                                    ; FF_X39_Y8_N35              ; 4       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                               ; PIN_Y13                    ; 4       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                               ; PIN_Y13                    ; 1087    ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Qsys:u0|Qsys_LED:led|always0~1                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y8_N48        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                              ; LABCELL_X42_Y5_N27         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                              ; LABCELL_X40_Y7_N0          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                ; LABCELL_X9_Y3_N21          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                          ; LABCELL_X4_Y3_N24          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                        ; LABCELL_X2_Y3_N39          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                ; LABCELL_X2_Y3_N36          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y5_N45         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                   ; FF_X39_Y7_N47              ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y7_N18        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X9_Y3_N18          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                    ; FF_X43_Y5_N53              ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y5_N39         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                         ; LABCELL_X37_Y10_N6         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_007:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                             ; LABCELL_X37_Y10_N18        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_007:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                         ; LABCELL_X37_Y14_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_007:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                             ; LABCELL_X37_Y14_N27        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[31]~2                                                                                                                                                                                                                         ; LABCELL_X51_Y8_N48         ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|write~1                                                                                                                                                                                                                                ; LABCELL_X51_Y8_N27         ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X46_Y8_N45         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                   ; MLABCELL_X47_Y8_N39        ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                                                 ; LABCELL_X46_Y8_N54         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                           ; LABCELL_X40_Y10_N3         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                    ; LABCELL_X37_Y14_N12        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                          ; MLABCELL_X47_Y10_N36       ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rdata_fifo|always4~0                                                                                                                                                                                                                          ; MLABCELL_X47_Y10_N39       ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                            ; MLABCELL_X47_Y10_N0        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                              ; MLABCELL_X39_Y8_N39        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                ; LABCELL_X46_Y8_N3          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                ; MLABCELL_X47_Y10_N51       ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                  ; MLABCELL_X39_Y7_N39        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[5]~0                                                                                                                                                                                                                ; LABCELL_X36_Y7_N0          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                             ; LABCELL_X36_Y7_N6          ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                      ; LABCELL_X40_Y14_N15        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|save_dest_id~0                                                                                                                                                                                                                        ; LABCELL_X56_Y8_N18         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y8_N0          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y12_N36        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y12_N6         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y8_N48         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                ; FF_X31_Y8_N53              ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                       ; FF_X27_Y8_N20              ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y10_N51        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[10]~0                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y9_N21        ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                               ; FF_X29_Y7_N8               ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                               ; FF_X31_Y8_N29              ; 922     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y8_N12         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y10_N27        ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y13_N45       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y10_N54        ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                    ; FF_X10_Y9_N2               ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                        ; LABCELL_X12_Y11_N21        ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                   ; FF_X11_Y9_N23              ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y8_N27         ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                               ; FF_X23_Y8_N5               ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[12]~0                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y9_N0          ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y9_N57         ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y8_N12         ; 42      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y8_N39         ; 198     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y10_N51        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                              ; LABCELL_X16_Y10_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                  ; FF_X31_Y7_N26              ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y9_N51         ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                   ; FF_X1_Y6_N22               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a                    ; LABCELL_X1_Y12_N48         ; 17      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0                  ; LABCELL_X2_Y10_N12         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1                  ; LABCELL_X2_Y12_N21         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b                    ; LABCELL_X2_Y12_N18         ; 41      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                       ; FF_X1_Y6_N56               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~10                                      ; LABCELL_X1_Y5_N24          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~9                                       ; LABCELL_X1_Y6_N39          ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~19                                     ; LABCELL_X1_Y5_N12          ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~21                                     ; LABCELL_X1_Y5_N27          ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15                                     ; LABCELL_X1_Y6_N15          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir                                                ; LABCELL_X1_Y6_N57          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                     ; LABCELL_X11_Y12_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~0                                                                                                                   ; LABCELL_X2_Y10_N15         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~1                                                                                                                   ; LABCELL_X2_Y8_N3           ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                                          ; FF_X2_Y9_N58               ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                ; LABCELL_X2_Y12_N9          ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~3                                                                                                                               ; MLABCELL_X3_Y12_N0         ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                            ; MLABCELL_X6_Y12_N12        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                              ; MLABCELL_X6_Y12_N15        ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                            ; FF_X42_Y18_N29             ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y10_N48        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                 ; FF_X37_Y8_N14              ; 58      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                               ; LABCELL_X37_Y8_N54         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y8_N30         ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y8_N45         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y9_N27         ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                         ; LABCELL_X9_Y6_N39          ; 1519    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                        ; FF_X42_Y11_N55             ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]~0                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y18_N51        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                    ; MLABCELL_X6_Y10_N15        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y10_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y11_N18        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y10_N36        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[20]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y8_N33         ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2635w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y17_N18        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2652w[3]                                                                                                                                                                                                                 ; LABCELL_X37_Y14_N33        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2662w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y17_N6         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2672w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y17_N51        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2682w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y17_N57        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2692w[3]                                                                                                                                                                                                                 ; LABCELL_X37_Y20_N36        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2702w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y17_N0         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2712w[3]                                                                                                                                                                                                                 ; LABCELL_X42_Y17_N45        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2731w[3]~0                                                                                                                                                                                                               ; LABCELL_X37_Y14_N18        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3|w_anode2742w[3]~1                                                                                                                                                                                                               ; LABCELL_X37_Y14_N9         ; 8       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|wren~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y17_N39        ; 302     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X89_Y2_N1 ; 2976    ; Clock                                              ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X89_Y0_N1 ; 137     ; Clock                                              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y11_N3         ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y11_N6         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y11_N51        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y12_N36        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y12_N33        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y11_N48        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[0]~0                                                                                                                                                                                                            ; LABCELL_X57_Y2_N9          ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                              ; LABCELL_X57_Y1_N21         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                  ; MLABCELL_X59_Y1_N24        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                           ; LABCELL_X48_Y6_N18         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                         ; LABCELL_X57_Y1_N57         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~0                                                                                                                                                                                                                                                                  ; LABCELL_X57_Y2_N30         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]~0                                                                                                                                                                                                                                                  ; LABCELL_X63_Y1_N48         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[8]~0                                                                                                                                                                                                             ; LABCELL_X64_Y3_N12         ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                               ; LABCELL_X63_Y3_N33         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                   ; LABCELL_X67_Y1_N51         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                            ; MLABCELL_X52_Y6_N51        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~0                                                                                                                                                          ; LABCELL_X63_Y3_N0          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|comb~0                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y6_N57         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[1]~2                                                                                                                                                                                                                                                   ; LABCELL_X63_Y3_N9          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|read_interrupt_en~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y6_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_uart_bt:uart_bt|readdata[1]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y6_N24         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|LessThan0~6                                                                                                                                                                                                                                                                                                     ; LABCELL_X66_Y4_N36         ; 40      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|Equal0~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y4_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_BUF[0]~5                                                                                                                                                                                                                                                                     ; LABCELL_X62_Y8_N48         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY                                                                                                                                                                                                                                                                         ; FF_X63_Y8_N23              ; 66      ; Clock enable, Latch enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[1]~1                                                                                                                                                                                                                                                                     ; LABCELL_X66_Y6_N12         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|data_count_flag                                                                                                                                                                                                                                                                   ; FF_X68_Y6_N53              ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|idle_count_flag                                                                                                                                                                                                                                                                   ; FF_X68_Y6_N19              ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state.DATAREAD                                                                                                                                                                                                                                                                    ; FF_X68_Y6_N35              ; 47      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state_count_flag                                                                                                                                                                                                                                                                  ; FF_X68_Y6_N49              ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state~15                                                                                                                                                                                                                                                                          ; LABCELL_X68_Y6_N36         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|valid_rdreq~1                                                                                                                                                                                                                   ; LABCELL_X73_Y3_N0          ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                   ; LABCELL_X75_Y2_N0          ; 20      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|LessThan0~1                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y2_N48         ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|clk_enable                                                                                                                                                                                                                                                                             ; FF_X71_Y2_N53              ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|reset_n~0                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y2_N54         ; 41      ; Async. clear, Clock                                ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|sdi_index[1]~1                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y2_N0          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_reset_n~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y5_N48         ; 149     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|measure_count[11]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X61_Y6_N54         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|measure_fifo_ch[1]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X60_Y7_N18         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|measure_fifo_num[11]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y7_N36         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|slave_read_data~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y7_N33         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|slave_read_status~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X64_Y7_N15         ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~2                                                                                                                                                                                                                              ; LABCELL_X57_Y8_N30         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                                                                                                                                                  ; LABCELL_X51_Y8_N30         ; 6       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                  ; LABCELL_X51_Y10_N27        ; 11      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[1]~0                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y8_N54        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                             ; FF_X31_Y4_N26              ; 301     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                              ; FF_X42_Y9_N59              ; 265     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                      ; FF_X63_Y3_N44              ; 566     ; Async. clear, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                          ; FF_X45_Y9_N8               ; 746     ; Async. clear, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|direction~11                                                                                                                                                                                                                                                                      ; LABCELL_X66_Y4_N24         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[0]~en                                                                                                                                                                                                                                                                  ; FF_X64_Y4_N8               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[1]~en                                                                                                                                                                                                                                                                  ; FF_X82_Y4_N37              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[2]~en                                                                                                                                                                                                                                                                  ; FF_X64_Y4_N29              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[3]~en                                                                                                                                                                                                                                                                  ; FF_X82_Y4_N46              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[4]~en                                                                                                                                                                                                                                                                  ; FF_X82_Y4_N1               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[5]~en                                                                                                                                                                                                                                                                  ; FF_X82_Y4_N58              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[6]~en                                                                                                                                                                                                                                                                  ; FF_X82_Y4_N25              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|leds_array[7]~en                                                                                                                                                                                                                                                                  ; FF_X82_Y4_N10              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|state.test                                                                                                                                                                                                                                                                        ; FF_X68_Y4_N5               ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|state.wait1                                                                                                                                                                                                                                                                       ; FF_X68_Y4_N14              ; 38      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|state.wait2                                                                                                                                                                                                                                                                       ; FF_X68_Y4_N59              ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|direction_controller:direction_controller_0|ledsarray:ledsarray1|state_next.ledsin~1                                                                                                                                                                                                                                                               ; LABCELL_X68_Y4_N30         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[1]~8                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y7_N39         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[7]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y7_N36         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|ctr[4]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y7_N54         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                            ; LABCELL_X46_Y6_N33         ; 40      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~3                                                                                                                                                                                                                                        ; LABCELL_X46_Y6_N9          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]~1                                                                                                                                                                                                                                            ; LABCELL_X46_Y6_N21         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                         ; LABCELL_X48_Y7_N30         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]~1                                                                                                                                                                                                          ; MLABCELL_X47_Y6_N6         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                           ; FF_X52_Y5_N46              ; 4       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~2                                                                                                                                                                                                         ; MLABCELL_X52_Y5_N30        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                           ; FF_X52_Y5_N37              ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                   ; FF_X46_Y6_N20              ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[15]~5                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y7_N18         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[4]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y7_N48         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|txr[5]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y7_N0          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|motor_measure:motor_measure_left|counter[3]~10                                                                                                                                                                                                                                                                                                     ; LABCELL_X55_Y7_N45         ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|motor_measure:motor_measure_left|s_readdata[0]~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y9_N36         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|motor_measure:motor_measure_right|counter[3]~10                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y12_N33        ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|motor_measure:motor_measure_right|s_readdata[0]~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y8_N12         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|sonic_distance:sonic_distance_0|Equal0~4                                                                                                                                                                                                                                                                                                           ; LABCELL_X57_Y5_N15         ; 62      ; Async. clear, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|sonic_distance:sonic_distance_0|Selector1~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y4_N51         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|sonic_distance:sonic_distance_0|Selector3~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y12_N24        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|sonic_distance:sonic_distance_0|always4~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y10_N45        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|sonic_distance:sonic_distance_0|state.100                                                                                                                                                                                                                                                                                                          ; FF_X50_Y12_N20             ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 213     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                        ; LABCELL_X4_Y7_N57          ; 21      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                        ; FF_X3_Y9_N47               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                        ; FF_X3_Y9_N53               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                        ; FF_X4_Y9_N38               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                        ; FF_X6_Y9_N35               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                        ; FF_X6_Y9_N2                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                        ; FF_X2_Y7_N8                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                        ; FF_X2_Y7_N14               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                        ; FF_X3_Y7_N56               ; 23      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                     ; FF_X4_Y7_N38               ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                           ; MLABCELL_X3_Y9_N45         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                    ; LABCELL_X4_Y4_N6           ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X4_Y4_N12          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                      ; FF_X3_Y6_N49               ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                     ; FF_X3_Y6_N41               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y4_N15          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y4_N57         ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y6_N48         ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y6_N15         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                             ; LABCELL_X4_Y5_N0           ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y2_N14               ; 68      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X4_Y2_N3           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X1_Y3_N24          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1           ; LABCELL_X2_Y1_N3           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                           ; MLABCELL_X3_Y2_N57         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                          ; LABCELL_X2_Y2_N33          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5                             ; LABCELL_X2_Y1_N15          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; LABCELL_X1_Y1_N45          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3                                ; LABCELL_X2_Y2_N48          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X1_Y2_N9           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                    ; MLABCELL_X3_Y2_N18         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                    ; MLABCELL_X3_Y2_N21         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X1_Y1_N42          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~0 ; LABCELL_X2_Y1_N18          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X2_Y2_N26               ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X4_Y2_N11               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y2_N47               ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X4_Y2_N20               ; 63      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X4_Y2_N45          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X6_Y2_N26               ; 49      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y1_N30          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
>>>>>>> Add direction control
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                  ;
+-----------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                            ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
<<<<<<< HEAD
; FPGA_CLK2_50                                                    ; PIN_Y13                    ; 1055    ; Global Clock         ; GCLK6            ; --                        ;
; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X89_Y2_N1 ; 2919    ; Global Clock         ; GCLK11           ; --                        ;
=======
; FPGA_CLK2_50                                                    ; PIN_Y13                    ; 1087    ; Global Clock         ; GCLK6            ; --                        ;
; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X89_Y2_N1 ; 2976    ; Global Clock         ; GCLK11           ; --                        ;
>>>>>>> Add direction control
; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1] ; PLLOUTPUTCOUNTER_X89_Y0_N1 ; 137     ; Global Clock         ; GCLK9            ; --                        ;
+-----------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
<<<<<<< HEAD
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                    ; 1506    ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_stall                                                          ; 920     ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 711     ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 567     ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                       ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X5_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X5_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X58_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                      ; M10K_X58_Y21_N0, M10K_X58_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0     ; None                      ; M10K_X49_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                      ; M10K_X58_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                      ; M10K_X58_Y25_N0, M10K_X69_Y25_N0, M10K_X69_Y27_N0, M10K_X69_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688    ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1           ; 0     ; None                      ; M10K_X58_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                      ; M10K_X26_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                      ; M10K_X69_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                      ; M10K_X69_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 75000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2400000 ; 75000                       ; 32                          ; --                          ; --                          ; 2400000             ; 296         ; 0     ; Qsys_onchip_memory2_0.hex ; M10K_X41_Y17_N0, M10K_X41_Y14_N0, M10K_X38_Y18_N0, M10K_X49_Y18_N0, M10K_X26_Y14_N0, M10K_X41_Y18_N0, M10K_X26_Y16_N0, M10K_X41_Y16_N0, M10K_X49_Y16_N0, M10K_X38_Y16_N0, M10K_X41_Y27_N0, M10K_X38_Y27_N0, M10K_X38_Y29_N0, M10K_X14_Y28_N0, M10K_X14_Y30_N0, M10K_X14_Y29_N0, M10K_X14_Y31_N0, M10K_X38_Y31_N0, M10K_X26_Y30_N0, M10K_X26_Y31_N0, M10K_X49_Y11_N0, M10K_X58_Y11_N0, M10K_X58_Y9_N0, M10K_X69_Y3_N0, M10K_X69_Y2_N0, M10K_X58_Y1_N0, M10K_X69_Y8_N0, M10K_X58_Y2_N0, M10K_X58_Y6_N0, M10K_X58_Y8_N0, M10K_X41_Y28_N0, M10K_X26_Y38_N0, M10K_X38_Y40_N0, M10K_X26_Y40_N0, M10K_X26_Y32_N0, M10K_X14_Y32_N0, M10K_X14_Y36_N0, M10K_X26_Y34_N0, M10K_X26_Y39_N0, M10K_X38_Y34_N0, M10K_X26_Y20_N0, M10K_X38_Y17_N0, M10K_X41_Y20_N0, M10K_X26_Y19_N0, M10K_X41_Y19_N0, M10K_X26_Y17_N0, M10K_X26_Y18_N0, M10K_X38_Y19_N0, M10K_X38_Y20_N0, M10K_X49_Y25_N0, M10K_X76_Y24_N0, M10K_X69_Y24_N0, M10K_X41_Y24_N0, M10K_X49_Y23_N0, M10K_X49_Y26_N0, M10K_X49_Y27_N0, M10K_X41_Y23_N0, M10K_X41_Y25_N0, M10K_X41_Y1_N0, M10K_X49_Y3_N0, M10K_X49_Y5_N0, M10K_X41_Y3_N0, M10K_X49_Y2_N0, M10K_X41_Y6_N0, M10K_X41_Y2_N0, M10K_X41_Y8_N0, M10K_X49_Y7_N0, M10K_X49_Y31_N0, M10K_X49_Y34_N0, M10K_X69_Y33_N0, M10K_X69_Y34_N0, M10K_X76_Y32_N0, M10K_X69_Y35_N0, M10K_X58_Y35_N0, M10K_X41_Y34_N0, M10K_X76_Y31_N0, M10K_X14_Y16_N0, M10K_X14_Y14_N0, M10K_X26_Y15_N0, M10K_X14_Y15_N0, M10K_X38_Y15_N0, M10K_X14_Y13_N0, M10K_X14_Y18_N0, M10K_X14_Y17_N0, M10K_X38_Y14_N0, M10K_X49_Y29_N0, M10K_X49_Y40_N0, M10K_X49_Y39_N0, M10K_X49_Y36_N0, M10K_X49_Y30_N0, M10K_X41_Y36_N0, M10K_X41_Y38_N0, M10K_X49_Y35_N0, M10K_X41_Y32_N0, M10K_X49_Y22_N0, M10K_X58_Y22_N0, M10K_X38_Y21_N0, M10K_X38_Y22_N0, M10K_X26_Y22_N0, M10K_X38_Y23_N0, M10K_X38_Y24_N0, M10K_X58_Y24_N0, M10K_X41_Y22_N0, M10K_X58_Y30_N0, M10K_X49_Y32_N0, M10K_X58_Y32_N0, M10K_X69_Y32_N0, M10K_X58_Y33_N0, M10K_X69_Y31_N0, M10K_X41_Y30_N0, M10K_X38_Y30_N0, M10K_X41_Y31_N0, M10K_X69_Y15_N0, M10K_X58_Y17_N0, M10K_X69_Y17_N0, M10K_X58_Y18_N0, M10K_X76_Y17_N0, M10K_X76_Y18_N0, M10K_X69_Y18_N0, M10K_X76_Y15_N0, M10K_X69_Y19_N0, M10K_X38_Y38_N0, M10K_X26_Y43_N0, M10K_X38_Y33_N0, M10K_X14_Y33_N0, M10K_X41_Y39_N0, M10K_X38_Y43_N0, M10K_X41_Y42_N0, M10K_X26_Y41_N0, M10K_X38_Y41_N0, M10K_X49_Y1_N0, M10K_X69_Y10_N0, M10K_X58_Y7_N0, M10K_X26_Y7_N0, M10K_X58_Y4_N0, M10K_X69_Y11_N0, M10K_X69_Y5_N0, M10K_X14_Y12_N0, M10K_X38_Y13_N0, M10K_X26_Y37_N0, M10K_X26_Y36_N0, M10K_X38_Y35_N0, M10K_X26_Y35_N0, M10K_X38_Y36_N0, M10K_X41_Y37_N0, M10K_X41_Y33_N0, M10K_X26_Y33_N0, M10K_X38_Y37_N0, M10K_X69_Y16_N0, M10K_X76_Y8_N0, M10K_X41_Y4_N0, M10K_X38_Y4_N0, M10K_X69_Y4_N0, M10K_X76_Y14_N0, M10K_X26_Y4_N0, M10K_X49_Y15_N0, M10K_X76_Y16_N0, M10K_X14_Y22_N0, M10K_X14_Y20_N0, M10K_X41_Y21_N0, M10K_X76_Y21_N0, M10K_X14_Y19_N0, M10K_X76_Y19_N0, M10K_X76_Y26_N0, M10K_X76_Y25_N0, M10K_X76_Y20_N0, M10K_X38_Y9_N0, M10K_X26_Y3_N0, M10K_X26_Y5_N0, M10K_X14_Y4_N0, M10K_X38_Y5_N0, M10K_X14_Y5_N0, M10K_X14_Y3_N0, M10K_X38_Y7_N0, M10K_X14_Y7_N0, M10K_X58_Y14_N0, M10K_X49_Y14_N0, M10K_X49_Y19_N0, M10K_X41_Y13_N0, M10K_X58_Y16_N0, M10K_X49_Y13_N0, M10K_X58_Y13_N0, M10K_X49_Y17_N0, M10K_X49_Y20_N0, M10K_X41_Y12_N0, M10K_X26_Y11_N0, M10K_X26_Y8_N0, M10K_X14_Y8_N0, M10K_X38_Y8_N0, M10K_X14_Y6_N0, M10K_X26_Y9_N0, M10K_X38_Y10_N0, M10K_X26_Y6_N0, M10K_X26_Y10_N0, M10K_X49_Y24_N0, M10K_X58_Y36_N0, M10K_X49_Y28_N0, M10K_X58_Y28_N0, M10K_X76_Y28_N0, M10K_X76_Y27_N0, M10K_X76_Y29_N0, M10K_X69_Y30_N0, M10K_X76_Y30_N0, M10K_X58_Y34_N0, M10K_X41_Y11_N0, M10K_X38_Y1_N0, M10K_X41_Y5_N0, M10K_X58_Y3_N0, M10K_X38_Y2_N0, M10K_X49_Y4_N0, M10K_X58_Y5_N0, M10K_X76_Y9_N0, M10K_X69_Y9_N0, M10K_X69_Y7_N0, M10K_X41_Y26_N0, M10K_X49_Y38_N0, M10K_X49_Y44_N0, M10K_X41_Y44_N0, M10K_X14_Y35_N0, M10K_X41_Y40_N0, M10K_X49_Y45_N0, M10K_X14_Y34_N0, M10K_X38_Y32_N0, M10K_X49_Y42_N0, M10K_X58_Y29_N0, M10K_X26_Y28_N0, M10K_X26_Y13_N0, M10K_X26_Y29_N0, M10K_X38_Y28_N0, M10K_X38_Y26_N0, M10K_X69_Y29_N0, M10K_X69_Y20_N0, M10K_X69_Y28_N0, M10K_X26_Y24_N0, M10K_X49_Y43_N0, M10K_X49_Y46_N0, M10K_X26_Y44_N0, M10K_X49_Y41_N0, M10K_X41_Y46_N0, M10K_X38_Y46_N0, M10K_X26_Y42_N0, M10K_X38_Y42_N0, M10K_X49_Y10_N0, M10K_X76_Y11_N0, M10K_X49_Y12_N0, M10K_X76_Y10_N0, M10K_X76_Y12_N0, M10K_X69_Y13_N0, M10K_X69_Y14_N0, M10K_X58_Y10_N0, M10K_X76_Y13_N0, M10K_X26_Y26_N0, M10K_X14_Y23_N0, M10K_X14_Y26_N0, M10K_X26_Y27_N0, M10K_X14_Y27_N0, M10K_X38_Y25_N0, M10K_X26_Y25_N0, M10K_X14_Y25_N0, M10K_X14_Y24_N0, M10K_X49_Y6_N0, M10K_X49_Y9_N0, M10K_X38_Y11_N0, M10K_X41_Y9_N0, M10K_X38_Y12_N0, M10K_X38_Y6_N0, M10K_X41_Y7_N0, M10K_X41_Y10_N0, M10K_X49_Y8_N0, M10K_X58_Y31_N0, M10K_X26_Y23_N0, M10K_X14_Y21_N0, M10K_X26_Y21_N0, M10K_X76_Y33_N0, M10K_X69_Y23_N0, M10K_X58_Y23_N0, M10K_X76_Y23_N0, M10K_X76_Y22_N0, M10K_X26_Y1_N0, M10K_X14_Y10_N0, M10K_X38_Y3_N0, M10K_X5_Y13_N0, M10K_X14_Y9_N0, M10K_X5_Y10_N0, M10K_X26_Y2_N0, M10K_X14_Y11_N0, M10K_X5_Y11_N0, M10K_X41_Y29_N0, M10K_X41_Y35_N0, M10K_X41_Y43_N0, M10K_X38_Y44_N0, M10K_X38_Y39_N0, M10K_X38_Y45_N0, M10K_X41_Y45_N0, M10K_X41_Y41_N0, M10K_X49_Y33_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                      ; M10K_X41_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                      ; M10K_X58_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 12           ; 2048         ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 24576   ; 2048                        ; 12                          ; 2048                        ; 12                          ; 24576               ; 3           ; 0     ; None                      ; M10K_X76_Y6_N0, M10K_X76_Y7_N0, M10K_X69_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 40           ; 16           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 640     ; 16                          ; 39                          ; 16                          ; 39                          ; 624                 ; 1           ; 0     ; None                      ; M10K_X58_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                      ; M10K_X69_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
=======
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                    ; 1520    ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_stall                                                          ; 922     ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 746     ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 566     ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                       ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X49_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X5_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X5_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                      ; M10K_X26_Y8_N0, M10K_X26_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0     ; None                      ; M10K_X26_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                      ; M10K_X26_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                      ; M10K_X5_Y11_N0, M10K_X5_Y8_N0, M10K_X5_Y9_N0, M10K_X5_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688    ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1           ; 0     ; None                      ; M10K_X5_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                      ; M10K_X5_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                      ; M10K_X14_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                      ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 75000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2400000 ; 75000                       ; 32                          ; --                          ; --                          ; 2400000             ; 296         ; 0     ; Qsys_onchip_memory2_0.hex ; M10K_X49_Y17_N0, M10K_X58_Y29_N0, M10K_X58_Y32_N0, M10K_X58_Y34_N0, M10K_X49_Y38_N0, M10K_X49_Y34_N0, M10K_X58_Y30_N0, M10K_X49_Y35_N0, M10K_X49_Y29_N0, M10K_X49_Y30_N0, M10K_X38_Y14_N0, M10K_X14_Y1_N0, M10K_X38_Y11_N0, M10K_X69_Y13_N0, M10K_X38_Y1_N0, M10K_X26_Y13_N0, M10K_X41_Y9_N0, M10K_X69_Y9_N0, M10K_X49_Y4_N0, M10K_X49_Y1_N0, M10K_X49_Y11_N0, M10K_X69_Y10_N0, M10K_X41_Y8_N0, M10K_X58_Y12_N0, M10K_X41_Y15_N0, M10K_X69_Y15_N0, M10K_X49_Y8_N0, M10K_X38_Y9_N0, M10K_X49_Y7_N0, M10K_X41_Y7_N0, M10K_X41_Y20_N0, M10K_X38_Y35_N0, M10K_X26_Y26_N0, M10K_X26_Y34_N0, M10K_X41_Y26_N0, M10K_X14_Y32_N0, M10K_X26_Y31_N0, M10K_X26_Y35_N0, M10K_X41_Y23_N0, M10K_X26_Y23_N0, M10K_X76_Y14_N0, M10K_X58_Y20_N0, M10K_X76_Y19_N0, M10K_X69_Y16_N0, M10K_X69_Y17_N0, M10K_X58_Y19_N0, M10K_X76_Y20_N0, M10K_X76_Y15_N0, M10K_X76_Y16_N0, M10K_X38_Y2_N0, M10K_X69_Y18_N0, M10K_X69_Y20_N0, M10K_X69_Y14_N0, M10K_X58_Y18_N0, M10K_X49_Y10_N0, M10K_X49_Y9_N0, M10K_X38_Y13_N0, M10K_X38_Y5_N0, M10K_X76_Y10_N0, M10K_X58_Y6_N0, M10K_X76_Y11_N0, M10K_X69_Y8_N0, M10K_X49_Y6_N0, M10K_X76_Y9_N0, M10K_X58_Y9_N0, M10K_X76_Y6_N0, M10K_X69_Y6_N0, M10K_X26_Y39_N0, M10K_X26_Y38_N0, M10K_X26_Y36_N0, M10K_X26_Y40_N0, M10K_X38_Y40_N0, M10K_X38_Y33_N0, M10K_X38_Y36_N0, M10K_X26_Y29_N0, M10K_X38_Y29_N0, M10K_X76_Y13_N0, M10K_X49_Y33_N0, M10K_X49_Y31_N0, M10K_X58_Y31_N0, M10K_X76_Y31_N0, M10K_X58_Y15_N0, M10K_X69_Y34_N0, M10K_X58_Y16_N0, M10K_X58_Y14_N0, M10K_X76_Y30_N0, M10K_X69_Y31_N0, M10K_X69_Y33_N0, M10K_X69_Y32_N0, M10K_X76_Y32_N0, M10K_X76_Y27_N0, M10K_X76_Y23_N0, M10K_X69_Y27_N0, M10K_X69_Y30_N0, M10K_X14_Y25_N0, M10K_X14_Y4_N0, M10K_X14_Y11_N0, M10K_X14_Y10_N0, M10K_X14_Y6_N0, M10K_X38_Y8_N0, M10K_X41_Y25_N0, M10K_X41_Y13_N0, M10K_X5_Y5_N0, M10K_X26_Y28_N0, M10K_X38_Y28_N0, M10K_X26_Y27_N0, M10K_X38_Y27_N0, M10K_X49_Y27_N0, M10K_X38_Y30_N0, M10K_X41_Y31_N0, M10K_X41_Y27_N0, M10K_X41_Y29_N0, M10K_X14_Y2_N0, M10K_X26_Y20_N0, M10K_X14_Y20_N0, M10K_X49_Y20_N0, M10K_X38_Y20_N0, M10K_X49_Y14_N0, M10K_X14_Y9_N0, M10K_X26_Y5_N0, M10K_X41_Y10_N0, M10K_X5_Y13_N0, M10K_X38_Y17_N0, M10K_X14_Y24_N0, M10K_X14_Y16_N0, M10K_X38_Y19_N0, M10K_X38_Y18_N0, M10K_X26_Y24_N0, M10K_X26_Y18_N0, M10K_X26_Y16_N0, M10K_X26_Y4_N0, M10K_X38_Y3_N0, M10K_X26_Y12_N0, M10K_X49_Y15_N0, M10K_X26_Y3_N0, M10K_X41_Y12_N0, M10K_X49_Y16_N0, M10K_X26_Y15_N0, M10K_X38_Y4_N0, M10K_X38_Y37_N0, M10K_X49_Y32_N0, M10K_X14_Y34_N0, M10K_X14_Y29_N0, M10K_X14_Y30_N0, M10K_X41_Y19_N0, M10K_X14_Y36_N0, M10K_X38_Y24_N0, M10K_X14_Y22_N0, M10K_X41_Y1_N0, M10K_X41_Y2_N0, M10K_X38_Y16_N0, M10K_X41_Y3_N0, M10K_X41_Y17_N0, M10K_X38_Y12_N0, M10K_X49_Y18_N0, M10K_X41_Y16_N0, M10K_X41_Y14_N0, M10K_X5_Y14_N0, M10K_X14_Y15_N0, M10K_X14_Y21_N0, M10K_X14_Y17_N0, M10K_X14_Y14_N0, M10K_X26_Y17_N0, M10K_X26_Y22_N0, M10K_X14_Y13_N0, M10K_X26_Y21_N0, M10K_X5_Y4_N0, M10K_X41_Y11_N0, M10K_X69_Y24_N0, M10K_X58_Y5_N0, M10K_X69_Y4_N0, M10K_X49_Y25_N0, M10K_X69_Y23_N0, M10K_X58_Y4_N0, M10K_X69_Y5_N0, M10K_X41_Y41_N0, M10K_X41_Y28_N0, M10K_X41_Y34_N0, M10K_X41_Y40_N0, M10K_X49_Y42_N0, M10K_X49_Y28_N0, M10K_X49_Y24_N0, M10K_X41_Y24_N0, M10K_X41_Y33_N0, M10K_X49_Y13_N0, M10K_X14_Y3_N0, M10K_X49_Y2_N0, M10K_X58_Y26_N0, M10K_X58_Y3_N0, M10K_X49_Y3_N0, M10K_X49_Y26_N0, M10K_X26_Y25_N0, M10K_X14_Y5_N0, M10K_X58_Y2_N0, M10K_X38_Y26_N0, M10K_X38_Y41_N0, M10K_X41_Y32_N0, M10K_X26_Y37_N0, M10K_X41_Y35_N0, M10K_X38_Y42_N0, M10K_X26_Y42_N0, M10K_X38_Y34_N0, M10K_X41_Y30_N0, M10K_X41_Y37_N0, M10K_X58_Y17_N0, M10K_X76_Y24_N0, M10K_X69_Y21_N0, M10K_X76_Y25_N0, M10K_X69_Y22_N0, M10K_X76_Y21_N0, M10K_X58_Y22_N0, M10K_X76_Y22_N0, M10K_X58_Y25_N0, M10K_X76_Y17_N0, M10K_X38_Y22_N0, M10K_X14_Y12_N0, M10K_X41_Y21_N0, M10K_X14_Y23_N0, M10K_X58_Y21_N0, M10K_X49_Y21_N0, M10K_X41_Y22_N0, M10K_X58_Y23_N0, M10K_X49_Y23_N0, M10K_X58_Y24_N0, M10K_X49_Y41_N0, M10K_X49_Y39_N0, M10K_X58_Y35_N0, M10K_X49_Y40_N0, M10K_X58_Y33_N0, M10K_X58_Y27_N0, M10K_X58_Y36_N0, M10K_X58_Y28_N0, M10K_X49_Y36_N0, M10K_X14_Y26_N0, M10K_X14_Y19_N0, M10K_X14_Y33_N0, M10K_X38_Y21_N0, M10K_X14_Y18_N0, M10K_X26_Y19_N0, M10K_X38_Y23_N0, M10K_X14_Y31_N0, M10K_X38_Y25_N0, M10K_X69_Y29_N0, M10K_X69_Y19_N0, M10K_X76_Y18_N0, M10K_X69_Y25_N0, M10K_X76_Y29_N0, M10K_X76_Y28_N0, M10K_X76_Y26_N0, M10K_X69_Y28_N0, M10K_X69_Y26_N0, M10K_X14_Y37_N0, M10K_X38_Y38_N0, M10K_X14_Y27_N0, M10K_X14_Y28_N0, M10K_X41_Y43_N0, M10K_X38_Y43_N0, M10K_X14_Y35_N0, M10K_X38_Y31_N0, M10K_X26_Y33_N0, M10K_X69_Y2_N0, M10K_X41_Y5_N0, M10K_X26_Y11_N0, M10K_X26_Y1_N0, M10K_X69_Y3_N0, M10K_X49_Y12_N0, M10K_X38_Y10_N0, M10K_X41_Y4_N0, M10K_X26_Y2_N0, M10K_X26_Y41_N0, M10K_X41_Y38_N0, M10K_X26_Y32_N0, M10K_X41_Y39_N0, M10K_X38_Y39_N0, M10K_X41_Y42_N0, M10K_X41_Y36_N0, M10K_X26_Y30_N0, M10K_X38_Y32_N0, M10K_X76_Y12_N0, M10K_X69_Y11_N0, M10K_X69_Y12_N0, M10K_X69_Y7_N0, M10K_X76_Y7_N0, M10K_X58_Y7_N0, M10K_X58_Y11_N0, M10K_X58_Y13_N0, M10K_X76_Y8_N0, M10K_X26_Y10_N0, M10K_X38_Y7_N0, M10K_X49_Y19_N0, M10K_X41_Y18_N0, M10K_X38_Y15_N0, M10K_X26_Y14_N0, M10K_X49_Y22_N0, M10K_X38_Y6_N0, M10K_X41_Y6_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                      ; M10K_X58_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                      ; M10K_X69_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 12           ; 2048         ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 24576   ; 2048                        ; 12                          ; 2048                        ; 12                          ; 24576               ; 3           ; 0     ; None                      ; M10K_X76_Y3_N0, M10K_X76_Y4_N0, M10K_X76_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 19           ; 16           ; 19           ; yes                    ; no                      ; yes                    ; yes                     ; 304     ; 16                          ; 18                          ; 16                          ; 18                          ; 288                 ; 1           ; 0     ; None                      ; M10K_X58_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                      ; M10K_X58_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
>>>>>>> Add direction control
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                    ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
<<<<<<< HEAD
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X54_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X54_Y18_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X54_Y20_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
=======
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y6_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
>>>>>>> Add direction control
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
<<<<<<< HEAD
; Block interconnects                         ; 15,314 / 289,320 ( 5 % )  ;
; C12 interconnects                           ; 495 / 13,420 ( 4 % )      ;
; C2 interconnects                            ; 4,438 / 119,108 ( 4 % )   ;
; C4 interconnects                            ; 2,428 / 56,300 ( 4 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,048 / 289,320 ( < 1 % ) ;
=======
; Block interconnects                         ; 15,109 / 289,320 ( 5 % )  ;
; C12 interconnects                           ; 547 / 13,420 ( 4 % )      ;
; C2 interconnects                            ; 4,541 / 119,108 ( 4 % )   ;
; C4 interconnects                            ; 2,436 / 56,300 ( 4 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,075 / 289,320 ( < 1 % ) ;
>>>>>>> Add direction control
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
<<<<<<< HEAD
; Local interconnects                         ; 2,028 / 84,580 ( 2 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 914 / 12,676 ( 7 % )      ;
; R14/C12 interconnect drivers                ; 1,098 / 20,720 ( 5 % )    ;
; R3 interconnects                            ; 6,154 / 130,992 ( 5 % )   ;
; R6 interconnects                            ; 9,281 / 266,960 ( 3 % )   ;
; Spine clocks                                ; 13 / 360 ( 4 % )          ;
=======
; Local interconnects                         ; 2,114 / 84,580 ( 2 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 978 / 12,676 ( 8 % )      ;
; R14/C12 interconnect drivers                ; 1,169 / 20,720 ( 6 % )    ;
; R3 interconnects                            ; 6,203 / 130,992 ( 5 % )   ;
; R6 interconnects                            ; 9,374 / 266,960 ( 4 % )   ;
; Spine clocks                                ; 15 / 360 ( 4 % )          ;
>>>>>>> Add direction control
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                               ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                  ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                  ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
<<<<<<< HEAD
; Total Pass          ; 142          ; 0            ; 142          ; 0            ; 0            ; 146       ; 142          ; 0            ; 146       ; 146       ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 4            ; 0            ; 59           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 146          ; 4            ; 146          ; 146          ; 0         ; 4            ; 146          ; 0         ; 0         ; 146          ; 146          ; 146          ; 142          ; 146          ; 146          ; 146          ; 146          ; 142          ; 146          ; 87           ; 146          ; 146          ; 146          ; 146          ; 146          ; 146          ; 146          ;
=======
; Total Pass          ; 142          ; 0            ; 142          ; 0            ; 0            ; 146       ; 142          ; 0            ; 146       ; 146       ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 4            ; 0            ; 51           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 146          ; 4            ; 146          ; 146          ; 0         ; 4            ; 146          ; 0         ; 0         ; 146          ; 146          ; 146          ; 142          ; 146          ; 146          ; 146          ; 146          ; 142          ; 146          ; 95           ; 146          ; 146          ; 146          ; 146          ; 146          ; 146          ; 146          ;
>>>>>>> Add direction control
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTR_PWMA            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTRR_P              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTRR_N              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTR_PWMB            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTRL_P              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTRL_N              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTR_STBY            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_CS_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_SCL_SCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_AD0_SDO         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SONIC_TRIGGER       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_EN            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_UART0_TX      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_UART0_RTS     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_UART0_CTS     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_CMD[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_CMD[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_CMD[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_CMD[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_CMD[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_CMD[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_RESET_N     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
<<<<<<< HEAD
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
=======
>>>>>>> Add direction control
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
<<<<<<< HEAD
=======
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
>>>>>>> Add direction control
; MPU_SDA_SDI         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_INT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_CMD[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_CMD[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_CMD[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ESP32_UART0_RX      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
<<<<<<< HEAD
; MTRL_A              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTRL_B              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTRR_A              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTRR_B              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
=======
; MTRR_A              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTRR_B              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTRL_A              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTRL_B              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
>>>>>>> Add direction control
; IR_RXD              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SONIC_ECHO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                         ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                 ; Destination Clock(s)                                            ; Delay Added in ns ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
<<<<<<< HEAD
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 443.8             ;
; altera_reserved_tck                                             ; altera_reserved_tck                                             ; 300.4             ;
; FPGA_CLK2_50                                                    ; FPGA_CLK2_50                                                    ; 191.6             ;
; u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; 34.4              ;
; altera_reserved_tck,I/O                                         ; altera_reserved_tck                                             ; 24.6              ;
=======
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 400.0             ;
; altera_reserved_tck                                             ; altera_reserved_tck                                             ; 311.8             ;
; FPGA_CLK2_50                                                    ; FPGA_CLK2_50                                                    ; 205.1             ;
; u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; 30.4              ;
>>>>>>> Add direction control
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


<<<<<<< HEAD
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                      ; 1.556             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                      ; 1.554             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                      ; 1.349             ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                                                                                                                                                                               ; 1.271             ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                                                                                                                                                                                                                                                                      ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                                                                                                                                                                               ; 1.241             ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                                                                                                                                                                               ; 1.237             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                             ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                          ; 1.234             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.231             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 1.214             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.214             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; 1.214             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 1.209             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.208             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                      ; 1.202             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.198             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; 1.193             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.189             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ; 1.178             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.165             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                      ; 1.164             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                      ; 1.161             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.160             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                      ; 1.158             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                       ; 1.156             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                       ; 1.155             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                      ; 1.153             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                      ; 1.153             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                          ; 1.151             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                 ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                             ; 1.149             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                       ; 1.148             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                       ; 1.147             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                      ; 1.146             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                      ; 1.146             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ; 1.139             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 1.138             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                       ; 1.133             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                      ; 1.133             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                       ; 1.132             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 1.132             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.132             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                          ; 1.132             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                          ; 1.132             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.131             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                              ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                          ; 1.131             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.127             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                          ; 1.125             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ; 1.125             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; 1.124             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 1.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 1.119             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                      ; 1.116             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                       ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                          ; 1.115             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                          ; 1.115             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                              ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                          ; 1.115             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                          ; 1.115             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                       ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                          ; 1.115             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                          ; 1.115             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                          ; 1.115             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                       ; 1.111             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 1.106             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.104             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.104             ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                                                                                                                                                                      ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                         ; 1.100             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.095             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.089             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                      ; 1.089             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                      ; 1.083             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                      ; 1.083             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                      ; 1.083             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                      ; 1.083             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                      ; 1.083             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 1.076             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                      ; 1.074             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                      ; 1.073             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                      ; 1.073             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                      ; 1.067             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 1.067             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; 1.066             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                      ; 1.065             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                          ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                          ; 1.062             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.062             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.062             ;
; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                                                       ; Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                         ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.045             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.035             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.035             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.035             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.028             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; 1.021             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.009             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                                                                                                                                                                               ; 1.008             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.003             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                       ; 1.000             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.996             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                                                                                                                                                                               ; 0.982             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; 0.976             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.947             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
=======
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; 1.399             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; 1.290             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; 1.258             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; 1.213             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                  ; 1.211             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                  ; 1.209             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                            ; 1.207             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                  ; 1.206             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                  ; 1.206             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; 1.204             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; 1.203             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                      ; 1.202             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                 ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                           ; 1.201             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; 1.198             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; 1.195             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                            ; 1.192             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                       ; 1.186             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                      ; 1.173             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ; 1.167             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                      ; 1.163             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                            ; 1.154             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                     ; 1.153             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; 1.142             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; 1.142             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                          ; 1.141             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                              ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                           ; 1.139             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                     ; 1.131             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                       ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                           ; 1.130             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; 1.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ; 1.123             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; 1.122             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; 1.120             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; 1.120             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; 1.120             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; 1.120             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; 1.120             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; 1.120             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; 1.119             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; 1.119             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                       ; 1.118             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                           ; 1.114             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                     ; 1.114             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; 1.113             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; 1.110             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; 1.110             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; 1.110             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                      ; 1.108             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; 1.105             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; 1.104             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; 1.104             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; 1.104             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                              ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                           ; 1.103             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                  ; 1.103             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; 1.102             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                           ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ; 1.099             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                       ; 1.087             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                       ; 1.087             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                       ; 1.087             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                       ; 1.087             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; 1.086             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; 1.084             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                           ; 1.081             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                       ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                           ; 1.081             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                           ; 1.081             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                           ; 1.081             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                       ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                     ; 1.064             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                           ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                       ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                              ; 1.052             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                       ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; 1.049             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                           ; 1.048             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; 1.045             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ; 1.044             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                     ; 1.041             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                              ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                              ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                       ; 1.036             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                       ; 1.035             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                              ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                              ; 1.025             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                       ; 1.019             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ; 1.013             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                             ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                           ; 1.011             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; 1.002             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                       ; 1.000             ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                                                                                                                                                                                                ; 0.997             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ; 0.994             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mul_cell_p1[5]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                                ; 0.873             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                 ; 0.866             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ; 0.861             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                           ; 0.859             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; 0.859             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                           ; 0.859             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
>>>>>>> Add direction control
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
<<<<<<< HEAD
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "DE10_Nano_Bal"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
=======
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "DE10_Nano_Bal"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
>>>>>>> Add direction control
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
<<<<<<< HEAD
    Info (11162): Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3257 fanout uses global clock CLKCTRL_G11
    Info (11162): Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 133 fanout uses global clock CLKCTRL_G9
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 1077 fanout uses global clock CLKCTRL_G6
=======
    Info (11162): Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3271 fanout uses global clock CLKCTRL_G11
    Info (11162): Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 133 fanout uses global clock CLKCTRL_G9
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 1062 fanout uses global clock CLKCTRL_G6
>>>>>>> Add direction control
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Warning (335093): The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_s7q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE10_Nano_Bal.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 8 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Warning (332060): Node: Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY was determined to be a clock but was found without an associated clock assignment.
<<<<<<< HEAD
    Info (13166): Latch Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[10] is being clocked by Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY
Warning (332060): Node: FILTER:fir_mtrl|FILTER_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FILTER:fir_mtrl|ODATA_B is being clocked by FILTER:fir_mtrl|FILTER_CLK
Warning (332060): Node: FILTER:fir_mtrl|ODATA_A was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|motor_measure:motor_measure_left|TERAISC_AB_DECODER:u_decoder|DIRECT_PATCH is being clocked by FILTER:fir_mtrl|ODATA_A
Warning (332060): Node: FILTER:fir_mtrl|ODATA_B was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|motor_measure:motor_measure_left|TERAISC_AB_DECODER:u_decoder|DIRECT is being clocked by FILTER:fir_mtrl|ODATA_B
=======
    Info (13166): Latch Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[13] is being clocked by Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY
>>>>>>> Add direction control
Warning (332060): Node: FILTER:fir_mtrr|FILTER_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FILTER:fir_mtrr|ODATA_B is being clocked by FILTER:fir_mtrr|FILTER_CLK
Warning (332060): Node: FILTER:fir_mtrr|ODATA_A was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|motor_measure:motor_measure_right|TERAISC_AB_DECODER:u_decoder|DIRECT_PATCH is being clocked by FILTER:fir_mtrr|ODATA_A
Warning (332060): Node: FILTER:fir_mtrr|ODATA_B was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|motor_measure:motor_measure_right|TERAISC_AB_DECODER:u_decoder|DIRECT is being clocked by FILTER:fir_mtrr|ODATA_B
<<<<<<< HEAD
=======
Warning (332060): Node: FILTER:fir_mtrl|FILTER_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FILTER:fir_mtrl|ODATA_B is being clocked by FILTER:fir_mtrl|FILTER_CLK
Warning (332060): Node: FILTER:fir_mtrl|ODATA_A was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|motor_measure:motor_measure_left|TERAISC_AB_DECODER:u_decoder|DIRECT_PATCH is being clocked by FILTER:fir_mtrl|ODATA_A
Warning (332060): Node: FILTER:fir_mtrl|ODATA_B was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|motor_measure:motor_measure_left|TERAISC_AB_DECODER:u_decoder|DIRECT is being clocked by FILTER:fir_mtrl|ODATA_B
>>>>>>> Add direction control
Warning (332060): Node: Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|pre_measure_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|config_cmd[3] is being clocked by Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|pre_measure_start
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):    2.500 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   25.000 u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
<<<<<<< HEAD
    Extra Info (176218): Packed 81 registers into blocks of type Block RAM
=======
    Extra Info (176218): Packed 60 registers into blocks of type Block RAM
>>>>>>> Add direction control
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176220): Created 16 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "MPU_FSYNC" is assigned to location or region, but does not exist in design
<<<<<<< HEAD
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:18
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:20
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:20
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:27
Info (11888): Total time spent on timing analysis during the Fitter is 27.29 seconds.
=======
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:21
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:56
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:31
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:41
Info (11888): Total time spent on timing analysis during the Fitter is 42.86 seconds.
>>>>>>> Add direction control
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
<<<<<<< HEAD
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:26
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 59 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 223
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin HDMI_I2C_SCL has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 235
    Info (169065): Pin HDMI_I2C_SDA has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 236
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 237
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 238
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 239
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 240
Info (144001): Generated suppressed messages file C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/output_files/DE10_Nano_Bal.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 6802 megabytes
    Info: Processing ended: Wed Sep 04 22:55:24 2019
    Info: Elapsed time: 00:02:47
    Info: Total CPU time (on all processors): 00:06:45
=======
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:28
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 51 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 223
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Info (169065): Pin HDMI_I2C_SCL has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 235
    Info (169065): Pin HDMI_I2C_SDA has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 236
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 237
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 238
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 239
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable File: D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 240
Info (144001): Generated suppressed messages file D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/output_files/DE10_Nano_Bal.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 7023 megabytes
    Info: Processing ended: Thu Sep 05 13:57:59 2019
    Info: Elapsed time: 00:04:46
    Info: Total CPU time (on all processors): 00:13:52
>>>>>>> Add direction control


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
<<<<<<< HEAD
The suppressed messages can be found in C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/output_files/DE10_Nano_Bal.fit.smsg.
=======
The suppressed messages can be found in D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/output_files/DE10_Nano_Bal.fit.smsg.
>>>>>>> Add direction control


