/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [7:0] _01_;
  wire [4:0] _02_;
  wire celloutsig_0_1z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[144] & in_data[158]);
  assign celloutsig_0_4z = ~celloutsig_0_1z;
  assign celloutsig_1_1z = ~((in_data[149] | in_data[128]) & (celloutsig_1_0z | celloutsig_1_0z));
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 11'h000;
    else _00_ <= { in_data[33:25], celloutsig_0_1z, celloutsig_0_1z };
  reg [29:0] _07_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 30'h00000000;
    else _07_ <= { in_data[44:27], celloutsig_0_4z, _00_ };
  assign out_data[29:0] = _07_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z };
  reg [4:0] _09_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 5'h00;
    else _09_ <= { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z };
  assign { _02_[4:1], out_data[128] } = _09_;
  assign celloutsig_1_5z = ! { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z[5:1] };
  assign celloutsig_1_6z = in_data[181:172] != { in_data[186:179], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_3z[1], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z } != { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_9z = ~ _01_[4:0];
  assign celloutsig_1_19z = ~ celloutsig_1_3z[3:1];
  assign celloutsig_0_1z = | in_data[56:45];
  assign celloutsig_1_2z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_1_4z = | celloutsig_1_3z[5:3];
  assign celloutsig_1_3z[5:1] = in_data[174:170] ^ { in_data[183:181], celloutsig_1_0z, celloutsig_1_2z };
  assign { out_data[133:129], out_data[135:134] } = { celloutsig_1_3z[5:1], celloutsig_1_9z[1:0] } ^ { _02_[2], _02_[4:1], _02_[4:3] };
  assign _02_[0] = out_data[128];
  assign celloutsig_1_3z[0] = 1'h0;
  assign { out_data[98:96], out_data[32] } = { celloutsig_1_19z, celloutsig_0_4z };
endmodule
