package devices


const(
X2_MSR_BASE = 0x800 //col:18
ICROffset =   0x300 //col:19
TO_X2(x) =    (x / 0x10) //col:20
APIC_DEFAULT_PHYS_BASE = 0xfee00000 //col:22
APIC_BSP =               (1UL << 8) //col:23
APIC_EXTD =              (1UL << 10) //col:24
APIC_EN =                (1UL << 11) //col:25
APIC_LVR =            0x30 //col:27
APIC_LVR_MASK =       0xFF00FF //col:28
GET_APIC_VERSION(x) = ((x)&0xFFu) //col:29
GET_APIC_MAXLVT(x) =  (((x) >> 16) & 0xFFu) //col:30
APIC_INTEGRATED(x) = (1) //col:32
APIC_XAPIC(x) =      ((x) >= 0x14) //col:33
APIC_TASKPRI =       0x80 //col:34
APIC_TPRI_MASK =     0xFFu //col:35
APIC_ARBPRI =        0x90 //col:36
APIC_ARBPRI_MASK =   0xFFu //col:37
APIC_PROCPRI =       0xA0 //col:38
APIC_EIO_ACK =                 0x0 //col:40
APIC_RRR =                     0xC0 //col:41
APIC_LDR =                     0xD0 //col:42
APIC_LDR_MASK =                (0xFFu << 24) //col:43
GET_APIC_LOGICAL_ID(x) =       (((x) >> 24) & 0xFFu) //col:44
SET_APIC_LOGICAL_ID(x) =       (((x) << 24)) //col:45
APIC_ALL_CPUS =                0xFFu //col:46
APIC_DFR =                     0xE0 //col:47
APIC_DFR_CLUSTER =             0x0FFFFFFFul //col:48
APIC_DFR_FLAT =                0xFFFFFFFFul //col:49
APIC_SPIV =                    0xF0 //col:50
APIC_SPIV_FOCUS_DISABLED =     (1 << 9) //col:51
APIC_SPIV_APIC_ENABLED =       (1 << 8) //col:52
APIC_ISR =                     0x100 //col:53
APIC_ISR_NR =                  0x8 /* Number of 32 bit ISR registers. */ //col:54
APIC_TMR =                     0x180 //col:55
APIC_IRR =                     0x200 //col:56
APIC_ESR =                     0x280 //col:57
APIC_ESR_SEND_CS =             0x00001 //col:58
APIC_ESR_RECV_CS =             0x00002 //col:59
APIC_ESR_SEND_ACC =            0x00004 //col:60
APIC_ESR_RECV_ACC =            0x00008 //col:61
APIC_ESR_SENDILL =             0x00020 //col:62
APIC_ESR_RECVILL =             0x00040 //col:63
APIC_ESR_ILLREGA =             0x00080 //col:64
APIC_CMCI =                    0x2F0 //col:65
APIC_ICR =                     0x300 //col:66
APIC_DEST_SELF =               0x40000 //col:67
APIC_DEST_ALLINC =             0x80000 //col:68
APIC_DEST_ALLBUT =             0xC0000 //col:69
APIC_ICR_RR_MASK =             0x30000 //col:70
APIC_ICR_RR_INVALID =          0x00000 //col:71
APIC_ICR_RR_INPROG =           0x10000 //col:72
APIC_ICR_RR_VALID =            0x20000 //col:73
APIC_INT_LEVELTRIG =           0x08000 //col:74
APIC_INT_ASSERT =              0x04000 //col:75
APIC_ICR_BUSY =                0x01000 //col:76
APIC_DEST_LOGICAL =            0x00800 //col:77
APIC_DEST_PHYSICAL =           0x00000 //col:78
APIC_DM_FIXED =                0x00000 //col:79
APIC_DM_LOWEST =               0x00100 //col:80
APIC_DM_SMI =                  0x00200 //col:81
APIC_DM_REMRD =                0x00300 //col:82
APIC_DM_NMI =                  0x00400 //col:83
APIC_DM_INIT =                 0x00500 //col:84
APIC_DM_STARTUP =              0x00600 //col:85
APIC_DM_EXTINT =               0x00700 //col:86
APIC_VECTOR_MASK =             0x000FF //col:87
APIC_ICR2 =                    0x310 //col:88
GET_APIC_DEST_FIELD(x) =       (((x) >> 24) & 0xFF) //col:89
SET_APIC_DEST_FIELD(x) =       ((x) << 24) //col:90
APIC_LVTT =                    0x320 //col:91
APIC_LVTTHMR =                 0x330 //col:92
APIC_LVTPC =                   0x340 //col:93
APIC_LVT0 =                    0x350 //col:94
APIC_LVT_TIMER_BASE_MASK =     (0x3 << 18) //col:95
GET_APIC_TIMER_BASE(x) =       (((x) >> 18) & 0x3) //col:96
SET_APIC_TIMER_BASE(x) =       (((x) << 18)) //col:97
APIC_TIMER_BASE_CLKIN =        0x0 //col:98
APIC_TIMER_BASE_TMBASE =       0x1 //col:99
APIC_TIMER_BASE_DIV =          0x2 //col:100
APIC_LVT_TIMER_MASK =          (3 << 17) //col:101
APIC_LVT_TIMER_ONESHOT =       (0 << 17) //col:102
APIC_LVT_TIMER_PERIODIC =      (1 << 17) //col:103
APIC_LVT_TIMER_TSCDEADLINE =   (2 << 17) //col:104
APIC_LVT_MASKED =              (1 << 16) //col:105
APIC_LVT_LEVEL_TRIGGER =       (1 << 15) //col:106
APIC_LVT_REMOTE_IRR =          (1 << 14) //col:107
APIC_INPUT_POLARITY =          (1 << 13) //col:108
APIC_SEND_PENDING =            (1 << 12) //col:109
APIC_MODE_MASK =               0x700 //col:110
GET_APIC_DELIVERY_MODE(x) =    (((x) >> 8) & 0x7) //col:111
SET_APIC_DELIVERY_MODE(x, = y) (((x) & ~0x700) | ((y) << 8)) //col:112
APIC_MODE_FIXED =              0x0 //col:113
APIC_MODE_NMI =                0x4 //col:114
APIC_MODE_EXTINT =             0x7 //col:115
APIC_LVT1 =                    0x360 //col:116
APIC_LVTERR =                  0x370 //col:117
APIC_TMICT =                   0x380 //col:118
APIC_TMCCT =                   0x390 //col:119
APIC_TDCR =                    0x3E0 //col:120
APIC_SELF_IPI =                0x3F0 //col:121
APIC_TDR_DIV_TMBASE =          (1 << 2) //col:122
APIC_TDR_DIV_1 =               0xB //col:123
APIC_TDR_DIV_2 =               0x0 //col:124
APIC_TDR_DIV_4 =               0x1 //col:125
APIC_TDR_DIV_8 =               0x2 //col:126
APIC_TDR_DIV_16 =              0x3 //col:127
APIC_TDR_DIV_32 =              0x8 //col:128
APIC_TDR_DIV_64 =              0x9 //col:129
APIC_TDR_DIV_128 =             0xA //col:130
APIC_EILVT0 =                  0x500 //col:131
APIC_EILVT_NR_AMD_K8 =         1 /* # of extended interrupts */ //col:132
APIC_EILVT_NR_AMD_10H =        4 //col:133
APIC_EILVT_LVTOFF(x) =         (((x) >> 4) & 0xF) //col:134
APIC_EILVT_MSG_FIX =           0x0 //col:135
APIC_EILVT_MSG_SMI =           0x2 //col:136
APIC_EILVT_MSG_NMI =           0x4 //col:137
APIC_EILVT_MSG_EXT =           0x7 //col:138
APIC_EILVT_MASKED =            (1 << 16) //col:139
APIC_EILVT1 =                  0x510 //col:140
APIC_EILVT2 =                  0x520 //col:141
APIC_EILVT3 =                  0x530 //col:142
APIC_BASE_MSR = 0x800 //col:144
)


