../../i2c_com.v
# ../../coefficient_update.v
../../Adaptive_filter.v
../../mywav.v
../../coeff_reg.v
../../ram_based_shift_register.v
../../reg_config.v
../../reset_delay.v
../../sinwave_gen.v
../../sinwave_store.v
../../WM8731_ctrl.v
# ../../bench/adaptive_tb.v
../../../bench/resample_tb.sv

../../../../ipcore/single_port_ram_16bit/single_port_ram_16bit.v
../../../../ipcore/single_port_ram_16bit/rtl/ipml_spram_v1_5_single_port_ram_16bit.v
../../../../ipcore/single_port_ram_16bit/rtl/single_port_ram_16bit_init_param.v

../../../../ipcore/multiply_accumulator_16bit/multiply_accumulator_16bit.v
../../../../ipcore/multiply_accumulator_16bit/rtl/ipml_multacc_v1_1.v

../../../../ipcore/product/product.v
../../../../ipcore/product/rtl/ipml_mult_v1_2_product.v

../../../../ipcore/signle_port_16bit_x_521/signle_port_16bit_x_521.v
../../../../ipcore/signle_port_16bit_x_521/rtl/ipml_spram_v1_5_signle_port_16bit_x_521.v

# ../../../user/sim/input_waveforms_echo.v
# ../../../user/sim/input_waveforms_no_echo.v