{
    "VERSION": 99999,
    "MCU": "MCU_AVR",
    "KINEMATIC": "KINEMATIC_CARTESIAN",
    "BAUDRATE": 115200,
    "BOARD": "src/hal/boards/avr/boardmap_ramps14.h",
    "MP_SCARA": false,
    "AXIS_COUNT": 3,
    "ENABLE_WIFI": false,
    "USE_STATIC_IP": false,
    "STATIC_IP_IP": 0,
    "STATIC_IP_GW": 0,
    "STATIC_IP_SUB": 0,
    "ENABLE_BLUETOOTH": false,
    "ENABLE_STEPPERS_DISABLE_TIMEOUT": true,
    "ENABLE_SKEW_COMPENSATION": false,
    "SKEW_COMPENSATION_XY_ONLY": true,
    "ENABLE_LINACT_PLANNER": false,
    "ENABLE_LINACT_COLD_START": true,
    "ENABLE_BACKLASH_COMPENSATION": false,
    "ABC_INDEP_FEED_CALC": false,
    "ENABLE_S_CURVE_ACCELERATION": "0",
    "BRESENHAM_16BIT": false,
    "ENABLE_BIT_DEBUG_EXTRA_CMD": false,
    "ENABLE_EXTRA_SETTINGS_CMDS": false,
    "RAM_ONLY_SETTINGS": false,
    "STATUS_AUTOMATIC_REPORT_INTERVAL": 0,
    "ENABLE_G39_H_MAPPING": false,
    "H_MAPING_GRID_FACTOR": 2,
    "ENABLE_CANNED_CYCLES": false,
    "ENABLE_RS274NGC_EXPRESSIONS": false,
    "ENABLE_NAMED_PARAMETERS": false,
    "ENABLE_O_CODES": false,
    "BOARD_NAME": "\"Mega-L\"",
    "PCINT0_PORT": "B",
    "PCINT1_PORT": "J",
    "PCINT2_PORT": "K",
    "UART_PORT": 3,
    "UART2_PORT": "",
    "SPI_PORT": "",
    "SPI2_PORT": "",
    "I2C_PORT": "",
    "ITP_TIMER": "1",
    "RTC_TIMER": "0",
    "SERVO_TIMER": "",
    "ONESHOT_TIMER": 3,
    "IC74HC595_COUNT": 0,
    "IC74HC165_COUNT": 0,
    "SHIFT_REGISTER_CUSTOM_CALLBACK": false,
    "IC74HC595_CUSTOM_SHIFT_IO": false,
    "SHIFT_REGISTER_USE_HW_SPI": false,
    "STEP0_BIT": 2,
    "STEP0_PORT": "A",
    "STEP1_BIT": 3,
    "STEP1_PORT": "A",
    "STEP2_BIT": 4,
    "STEP2_PORT": "A",
    "STEP3_BIT": "",
    "STEP3_PORT": "",
    "STEP4_BIT": "",
    "STEP4_PORT": "",
    "STEP5_BIT": "",
    "STEP5_PORT": "",
    "STEP6_BIT": "",
    "STEP6_PORT": "",
    "STEP7_BIT": "",
    "STEP7_PORT": "",
    "DIR0_BIT": 7,
    "DIR0_PORT": "C",
    "DIR1_BIT": 6,
    "DIR1_PORT": "C",
    "DIR2_BIT": 5,
    "DIR2_PORT": "C",
    "DIR3_BIT": "",
    "DIR3_PORT": "",
    "DIR4_BIT": "",
    "DIR4_PORT": "",
    "DIR5_BIT": "",
    "DIR5_PORT": "",
    "DIR6_BIT": "",
    "DIR6_PORT": "",
    "DIR7_BIT": "",
    "DIR7_PORT": "",
    "STEP0_EN_BIT": "7",
    "STEP0_EN_PORT": "B",
    "STEP1_EN_BIT": "",
    "STEP1_EN_PORT": "",
    "STEP2_EN_BIT": "",
    "STEP2_EN_PORT": "",
    "STEP3_EN_BIT": "",
    "STEP3_EN_PORT": "",
    "STEP4_EN_BIT": "",
    "STEP4_EN_PORT": "",
    "STEP5_EN_BIT": "",
    "STEP5_EN_PORT": "",
    "STEP6_EN_BIT": "",
    "STEP6_EN_PORT": "",
    "STEP7_EN_BIT": "",
    "STEP7_EN_PORT": "",
    "PWM0_BIT": 4,
    "PWM0_PORT": "H",
    "PWM0_CHANNEL": "B",
    "PWM0_TIMER": "4",
    "PWM1_BIT": "",
    "PWM1_PORT": "",
    "PWM1_CHANNEL": "",
    "PWM1_TIMER": "",
    "PWM2_BIT": "",
    "PWM2_PORT": "",
    "PWM2_CHANNEL": "",
    "PWM2_TIMER": "",
    "PWM3_BIT": "",
    "PWM3_PORT": "",
    "PWM3_CHANNEL": "",
    "PWM3_TIMER": "",
    "PWM4_BIT": "",
    "PWM4_PORT": "",
    "PWM4_CHANNEL": "",
    "PWM4_TIMER": "",
    "PWM5_BIT": "",
    "PWM5_PORT": "",
    "PWM5_CHANNEL": "",
    "PWM5_TIMER": "",
    "PWM6_BIT": "",
    "PWM6_PORT": "",
    "PWM6_CHANNEL": "",
    "PWM6_TIMER": "",
    "PWM7_BIT": "",
    "PWM7_PORT": "",
    "PWM7_CHANNEL": "",
    "PWM7_TIMER": "",
    "PWM8_BIT": "",
    "PWM8_PORT": "",
    "PWM8_CHANNEL": "",
    "PWM8_TIMER": "",
    "PWM9_BIT": "",
    "PWM9_PORT": "",
    "PWM9_CHANNEL": "",
    "PWM9_TIMER": "",
    "PWM10_BIT": "",
    "PWM10_PORT": "",
    "PWM10_CHANNEL": "",
    "PWM10_TIMER": "",
    "PWM11_BIT": "",
    "PWM11_PORT": "",
    "PWM11_CHANNEL": "",
    "PWM11_TIMER": "",
    "PWM12_BIT": "",
    "PWM12_PORT": "",
    "PWM12_CHANNEL": "",
    "PWM12_TIMER": "",
    "PWM13_BIT": "",
    "PWM13_PORT": "",
    "PWM13_CHANNEL": "",
    "PWM13_TIMER": "",
    "PWM14_BIT": "",
    "PWM14_PORT": "",
    "PWM14_CHANNEL": "",
    "PWM14_TIMER": "",
    "PWM15_BIT": "",
    "PWM15_PORT": "",
    "PWM15_CHANNEL": "",
    "PWM15_TIMER": "",
    "SERVO0_BIT": "",
    "SERVO0_PORT": "",
    "SERVO1_BIT": "",
    "SERVO1_PORT": "",
    "SERVO2_BIT": "",
    "SERVO2_PORT": "",
    "SERVO3_BIT": "",
    "SERVO3_PORT": "",
    "SERVO4_BIT": "",
    "SERVO4_PORT": "",
    "SERVO5_BIT": "",
    "SERVO5_PORT": "",
    "DOUT0_BIT": "",
    "DOUT0_PORT": "",
    "DOUT1_BIT": "",
    "DOUT1_PORT": "",
    "DOUT2_BIT": 5,
    "DOUT2_PORT": "H",
    "DOUT3_BIT": "",
    "DOUT3_PORT": "",
    "DOUT4_BIT": "",
    "DOUT4_PORT": "",
    "DOUT5_BIT": "",
    "DOUT5_PORT": "",
    "DOUT6_BIT": "",
    "DOUT6_PORT": "",
    "DOUT7_BIT": "",
    "DOUT7_PORT": "",
    "DOUT8_BIT": "",
    "DOUT8_PORT": "",
    "DOUT9_BIT": "",
    "DOUT9_PORT": "",
    "DOUT10_BIT": "",
    "DOUT10_PORT": "",
    "DOUT11_BIT": "",
    "DOUT11_PORT": "",
    "DOUT12_BIT": "",
    "DOUT12_PORT": "",
    "DOUT13_BIT": "",
    "DOUT13_PORT": "",
    "DOUT14_BIT": "",
    "DOUT14_PORT": "",
    "DOUT15_BIT": "",
    "DOUT15_PORT": "",
    "DOUT16_BIT": "",
    "DOUT16_PORT": "",
    "DOUT17_BIT": "",
    "DOUT17_PORT": "",
    "DOUT18_BIT": "",
    "DOUT18_PORT": "",
    "DOUT19_BIT": "",
    "DOUT19_PORT": "",
    "DOUT20_BIT": "",
    "DOUT20_PORT": "",
    "DOUT21_BIT": "",
    "DOUT21_PORT": "",
    "DOUT22_BIT": "",
    "DOUT22_PORT": "",
    "DOUT23_BIT": "",
    "DOUT23_PORT": "",
    "DOUT24_BIT": "",
    "DOUT24_PORT": "",
    "DOUT25_BIT": "",
    "DOUT25_PORT": "",
    "DOUT26_BIT": "",
    "DOUT26_PORT": "",
    "DOUT27_BIT": "",
    "DOUT27_PORT": "",
    "DOUT28_BIT": "",
    "DOUT28_PORT": "",
    "DOUT29_BIT": "",
    "DOUT29_PORT": "",
    "DOUT30_BIT": "",
    "DOUT30_PORT": "",
    "DOUT31_BIT": "",
    "DOUT31_PORT": "",
    "DOUT32_BIT": "",
    "DOUT32_PORT": "",
    "DOUT33_BIT": "",
    "DOUT33_PORT": "",
    "DOUT34_BIT": "",
    "DOUT34_PORT": "",
    "DOUT35_BIT": "",
    "DOUT35_PORT": "",
    "DOUT36_BIT": "",
    "DOUT36_PORT": "",
    "DOUT37_BIT": "",
    "DOUT37_PORT": "",
    "DOUT38_BIT": "",
    "DOUT38_PORT": "",
    "DOUT39_BIT": "",
    "DOUT39_PORT": "",
    "DOUT40_BIT": "",
    "DOUT40_PORT": "",
    "DOUT41_BIT": "",
    "DOUT41_PORT": "",
    "DOUT42_BIT": "",
    "DOUT42_PORT": "",
    "DOUT43_BIT": "",
    "DOUT43_PORT": "",
    "DOUT44_BIT": "",
    "DOUT44_PORT": "",
    "DOUT45_BIT": "",
    "DOUT45_PORT": "",
    "DOUT46_BIT": "",
    "DOUT46_PORT": "",
    "DOUT47_BIT": "",
    "DOUT47_PORT": "",
    "DOUT48_BIT": "",
    "DOUT48_PORT": "",
    "DOUT49_BIT": "",
    "DOUT49_PORT": "",
    "LIMIT_X_BIT": 4,
    "LIMIT_X_PORT": "B",
    "LIMIT_X_PULLUP": true,
    "LIMIT_X_ISR": 4,
    "LIMIT_Y_BIT": "",
    "LIMIT_Y_PORT": "",
    "LIMIT_Y_PULLUP": false,
    "LIMIT_Y_ISR": "",
    "LIMIT_Z_BIT": 6,
    "LIMIT_Z_PORT": "B",
    "LIMIT_Z_PULLUP": true,
    "LIMIT_Z_ISR": 6,
    "LIMIT_X2_BIT": "",
    "LIMIT_X2_PORT": "",
    "LIMIT_X2_PULLUP": false,
    "LIMIT_X2_ISR": "",
    "LIMIT_Y2_BIT": "",
    "LIMIT_Y2_PORT": "",
    "LIMIT_Y2_PULLUP": false,
    "LIMIT_Y2_ISR": "",
    "LIMIT_Z2_BIT": "",
    "LIMIT_Z2_PORT": "",
    "LIMIT_Z2_PULLUP": false,
    "LIMIT_Z2_ISR": false,
    "LIMIT_A_BIT": "",
    "LIMIT_A_PORT": "",
    "LIMIT_A_PULLUP": false,
    "LIMIT_A_ISR": false,
    "LIMIT_B_BIT": "",
    "LIMIT_B_PORT": "",
    "LIMIT_B_PULLUP": false,
    "LIMIT_B_ISR": false,
    "LIMIT_C_BIT": "",
    "LIMIT_C_PORT": "",
    "LIMIT_C_PULLUP": false,
    "LIMIT_C_ISR": false,
    "PROBE_BIT": 7,
    "PROBE_PORT": "K",
    "PROBE_PULLUP": true,
    "PROBE_ISR": 23,
    "ESTOP_BIT": "",
    "ESTOP_PORT": "",
    "ESTOP_PULLUP": false,
    "ESTOP_ISR": "",
    "SAFETY_DOOR_BIT": "",
    "SAFETY_DOOR_PORT": "",
    "SAFETY_DOOR_PULLUP": false,
    "SAFETY_DOOR_ISR": false,
    "FHOLD_BIT": "",
    "FHOLD_PORT": "",
    "FHOLD_PULLUP": false,
    "FHOLD_ISR": "",
    "CS_RES_BIT": "",
    "CS_RES_PORT": "",
    "CS_RES_PULLUP": false,
    "CS_RES_ISR": "",
    "ANALOG0_BIT": "",
    "ANALOG0_PORT": "",
    "ANALOG0_CHANNEL": "",
    "ANALOG1_BIT": "",
    "ANALOG1_PORT": "",
    "ANALOG1_CHANNEL": "",
    "ANALOG2_BIT": "",
    "ANALOG2_PORT": "",
    "ANALOG2_CHANNEL": "",
    "ANALOG3_BIT": "",
    "ANALOG3_PORT": "",
    "ANALOG3_CHANNEL": "",
    "ANALOG4_BIT": "",
    "ANALOG4_PORT": "",
    "ANALOG4_CHANNEL": "",
    "ANALOG5_BIT": "",
    "ANALOG5_PORT": "",
    "ANALOG5_CHANNEL": "",
    "ANALOG6_BIT": "",
    "ANALOG6_PORT": "",
    "ANALOG6_CHANNEL": "",
    "ANALOG7_BIT": "",
    "ANALOG7_PORT": "",
    "ANALOG7_CHANNEL": "",
    "ANALOG8_BIT": "",
    "ANALOG8_PORT": "",
    "ANALOG8_CHANNEL": "",
    "ANALOG9_BIT": "",
    "ANALOG9_PORT": "",
    "ANALOG9_CHANNEL": "",
    "ANALOG10_BIT": "",
    "ANALOG10_PORT": "",
    "ANALOG10_CHANNEL": "",
    "ANALOG11_BIT": "",
    "ANALOG11_PORT": "",
    "ANALOG11_CHANNEL": "",
    "ANALOG12_BIT": "",
    "ANALOG12_PORT": "",
    "ANALOG12_CHANNEL": "",
    "ANALOG13_BIT": "",
    "ANALOG13_PORT": "",
    "ANALOG13_CHANNEL": "",
    "ANALOG14_BIT": "",
    "ANALOG14_PORT": "",
    "ANALOG14_CHANNEL": "",
    "ANALOG15_BIT": "",
    "ANALOG15_PORT": "",
    "ANALOG15_CHANNEL": "",
    "DIN0_BIT": "",
    "DIN0_PORT": "",
    "DIN0_PULLUP": false,
    "DIN0_ISR": false,
    "DIN1_BIT": "",
    "DIN1_PORT": "",
    "DIN1_PULLUP": false,
    "DIN1_ISR": false,
    "DIN2_BIT": "",
    "DIN2_PORT": "",
    "DIN2_PULLUP": false,
    "DIN2_ISR": false,
    "DIN3_BIT": "",
    "DIN3_PORT": "",
    "DIN3_PULLUP": false,
    "DIN3_ISR": false,
    "DIN4_BIT": "",
    "DIN4_PORT": "",
    "DIN4_PULLUP": false,
    "DIN4_ISR": false,
    "DIN5_BIT": "",
    "DIN5_PORT": "",
    "DIN5_PULLUP": false,
    "DIN5_ISR": false,
    "DIN6_BIT": "",
    "DIN6_PORT": "",
    "DIN6_PULLUP": false,
    "DIN6_ISR": false,
    "DIN7_BIT": "",
    "DIN7_PORT": "",
    "DIN7_PULLUP": false,
    "DIN7_ISR": false,
    "DIN8_BIT": "",
    "DIN8_PORT": "",
    "DIN8_PULLUP": false,
    "DIN9_BIT": "",
    "DIN9_PORT": "",
    "DIN9_PULLUP": false,
    "DIN10_BIT": "",
    "DIN10_PORT": "",
    "DIN10_PULLUP": false,
    "DIN11_BIT": "",
    "DIN11_PORT": "",
    "DIN11_PULLUP": false,
    "DIN12_BIT": "",
    "DIN12_PORT": "",
    "DIN12_PULLUP": false,
    "DIN13_BIT": "",
    "DIN13_PORT": "",
    "DIN13_PULLUP": false,
    "DIN14_BIT": "",
    "DIN14_PORT": "",
    "DIN14_PULLUP": false,
    "DIN15_BIT": "",
    "DIN15_PORT": "",
    "DIN15_PULLUP": false,
    "DIN16_BIT": "",
    "DIN16_PORT": "",
    "DIN16_PULLUP": false,
    "DIN17_BIT": "",
    "DIN17_PORT": "",
    "DIN17_PULLUP": false,
    "DIN18_BIT": "",
    "DIN18_PORT": "",
    "DIN18_PULLUP": false,
    "DIN19_BIT": "",
    "DIN19_PORT": "",
    "DIN19_PULLUP": false,
    "DIN20_BIT": "",
    "DIN20_PORT": "",
    "DIN20_PULLUP": false,
    "DIN21_BIT": "",
    "DIN21_PORT": "",
    "DIN21_PULLUP": false,
    "DIN22_BIT": "",
    "DIN22_PORT": "",
    "DIN22_PULLUP": false,
    "DIN23_BIT": "",
    "DIN23_PORT": "",
    "DIN23_PULLUP": false,
    "DIN24_BIT": "",
    "DIN24_PORT": "",
    "DIN24_PULLUP": false,
    "DIN25_BIT": "",
    "DIN25_PORT": "",
    "DIN25_PULLUP": false,
    "DIN26_BIT": "",
    "DIN26_PORT": "",
    "DIN26_PULLUP": false,
    "DIN27_BIT": "",
    "DIN27_PORT": "",
    "DIN27_PULLUP": false,
    "DIN28_BIT": "",
    "DIN28_PORT": "",
    "DIN28_PULLUP": false,
    "DIN29_BIT": "",
    "DIN29_PORT": "",
    "DIN29_PULLUP": false,
    "DIN30_BIT": "",
    "DIN30_PORT": "",
    "DIN30_PULLUP": false,
    "DIN31_BIT": "",
    "DIN31_PORT": "",
    "DIN31_PULLUP": false,
    "DIN32_BIT": "",
    "DIN32_PORT": "",
    "DIN32_PULLUP": false,
    "DIN33_BIT": "",
    "DIN33_PORT": "",
    "DIN33_PULLUP": false,
    "DIN34_BIT": "",
    "DIN34_PORT": "",
    "DIN34_PULLUP": false,
    "DIN35_BIT": "",
    "DIN35_PORT": "",
    "DIN35_PULLUP": false,
    "DIN36_BIT": "",
    "DIN36_PORT": "",
    "DIN36_PULLUP": false,
    "DIN37_BIT": "",
    "DIN37_PORT": "",
    "DIN37_PULLUP": false,
    "DIN38_BIT": "",
    "DIN38_PORT": "",
    "DIN38_PULLUP": false,
    "DIN39_BIT": "",
    "DIN39_PORT": "",
    "DIN39_PULLUP": false,
    "DIN40_BIT": "",
    "DIN40_PORT": "",
    "DIN40_PULLUP": false,
    "DIN41_BIT": "",
    "DIN41_PORT": "",
    "DIN41_PULLUP": false,
    "DIN42_BIT": "",
    "DIN42_PORT": "",
    "DIN42_PULLUP": false,
    "DIN43_BIT": "",
    "DIN43_PORT": "",
    "DIN43_PULLUP": false,
    "DIN44_BIT": "",
    "DIN44_PORT": "",
    "DIN44_PULLUP": false,
    "DIN45_BIT": "",
    "DIN45_PORT": "",
    "DIN45_PULLUP": false,
    "DIN46_BIT": "",
    "DIN46_PORT": "",
    "DIN46_PULLUP": false,
    "DIN47_BIT": "",
    "DIN47_PORT": "",
    "DIN47_PULLUP": false,
    "DIN48_BIT": "",
    "DIN48_PORT": "",
    "DIN48_PULLUP": false,
    "DIN49_BIT": "",
    "DIN49_PORT": "",
    "DIN49_PULLUP": false,
    "TX_BIT": "1",
    "TX_PORT": "J",
    "TX_PULLUP": false,
    "RX_BIT": "0",
    "RX_PORT": "J",
    "RX_PULLUP": true,
    "USB_DM_BIT": "",
    "USB_DM_PORT": "",
    "USB_DM_PULLUP": false,
    "USB_DP_BIT": "",
    "USB_DP_PORT": "",
    "USB_DP_PULLUP": false,
    "SPI_CLK_BIT": "",
    "SPI_CLK_PORT": "",
    "SPI_CLK_PULLUP": false,
    "SPI_SDI_BIT": "",
    "SPI_SDI_PORT": "",
    "SPI_SDI_PULLUP": false,
    "SPI_SDO_BIT": "",
    "SPI_SDO_PORT": "",
    "SPI_SDO_PULLUP": false,
    "SPI_CS_BIT": "",
    "SPI_CS_PORT": "",
    "SPI_CS_PULLUP": false,
    "I2C_CLK_BIT": "",
    "I2C_CLK_PORT": "",
    "I2C_CLK_PULLUP": false,
    "I2C_DATA_BIT": "",
    "I2C_DATA_PORT": "",
    "I2C_DATA_PULLUP": false,
    "TX2_BIT": "",
    "TX2_PORT": "",
    "TX2_PULLUP": false,
    "RX2_BIT": "",
    "RX2_PORT": "",
    "RX2_PULLUP": false,
    "SPI2_CLK_BIT": "",
    "SPI2_CLK_PORT": "",
    "SPI2_CLK_PULLUP": false,
    "SPI2_SDI_BIT": "",
    "SPI2_SDI_PORT": "",
    "SPI2_SDI_PULLUP": false,
    "SPI2_SDO_BIT": "",
    "SPI2_SDO_PORT": "",
    "SPI2_SDO_PULLUP": false,
    "SPI2_CS_BIT": "",
    "SPI2_CS_PORT": "",
    "SPI2_CS_PULLUP": false,
    "TOOL_COUNT": 1,
    "ENABLE_COOLANT": true,
    "ENABLE_LASER_PPI": false,
    "ENABLE_PLASMA_THC": false,
    "TOOL1": "spindle_pwm",
    "SPINDLE_PWM": "PWM0",
    "SPINDLE_PWM_DIR": "",
    "FORCE_SOFT_POLLING": false,
    "ENABLE_RT_LIMITS_CHECKING": true,
    "ENABLE_RT_PROBE_CHECKING": false,
    "DISABLE_ALL_CONTROLS": false,
    "ESTOP_PULLUP_ENABLE": true,
    "SAFETY_DOOR_PULLUP_ENABLE": true,
    "FHOLD_PULLUP_ENABLE": true,
    "CS_RES_PULLUP_ENABLE": true,
    "DISABLE_ALL_LIMITS": false,
    "LIMIT_X_PULLUP_ENABLE": true,
    "LIMIT_Y_PULLUP_ENABLE": true,
    "LIMIT_Z_PULLUP_ENABLE": true,
    "LIMIT_X2_PULLUP_ENABLE": true,
    "LIMIT_Y2_PULLUP_ENABLE": true,
    "LIMIT_Z2_PULLUP_ENABLE": true,
    "LIMIT_A_PULLUP_ENABLE": true,
    "LIMIT_B_PULLUP_ENABLE": true,
    "LIMIT_C_PULLUP_ENABLE": true,
    "DISABLE_PROBE": false,
    "PROBE_PULLUP_ENABLE": true,
    "DISABLE_HAL_CONFIG_PROTECTION": false,
    "ENABLE_MULTI_STEPPER_AXIS": false,
    "ENABLE_AXIS_AUTOLEVEL": false,
    "SOFT_SPI_ENABLED": false,
    "ENCODERS": "0",
    "ASSIGN_ENCODERS": false,
    "ENABLE_ENCODER_RPM": false,
    "ENABLE_MAIN_LOOP_MODULES": false,
    "ENABLE_IO_MODULES": false,
    "ENABLE_PARSER_MODULES": true,
    "ENABLE_MOTION_CONTROL_MODULES": false,
    "ENABLE_PLANNER_MODULES": false,
    "DISABLE_SETTINGS_MODULES": true,
    "ENABLE_ITP_FEED_TASK": false,
    "ENABLE_ATC_HOOKS": false,
    "ENABLE_RT_SYNC_MOTIONS": false,
    "g5": false,
    "g7_g8": false,
    "g28_1_g30_1": false,
    "g33": false,
    "m17_m18": false,
    "m42": false,
    "m66": false,
    "m67_m68": false,
    "m80_m81": false,
    "smoothie_clustering": false,
    "single_axis_homing": true,
    "i2c_lcd": false,
    "graphic_display": false,
    "mks_display": false,
    "tft_display": false,
    "i2c_eeprom": false,
    "spi_flash": false,
    "stm32_sdio": false,
    "SD_CARD_CUSTOM_HW_DRIVER": true,
    "sd_card_v2": false,
    "web_pendant": false,
    "joystick": false,
    "grblhal_keypad": false,
    "atc": false,
    "bltouch": false,
    "tmc_driver": false,
    "tone_speaker": false,
    "CUSTOM_BOARDMAP_CONFIGS": "#define BOARDMAP_RAMPS14_H true\n#define AVR6 true\n#define SPI_FREQ 100000UL\n#define F_CPU 16000000UL\n",
    "CUSTOM_HAL_CONFIGS": "#undef EMULATE_GRBL_STARTUP\n#define EMULATE_GRBL_STARTUP 3\n#define ENABLE_LONG_HOMING_CYCLE",
    "CUSTOM_PIO_BOARD": "",
    "CUSTOM_PIO_BUILDFLAGS": "",
    "CUSTOM_PIO_CONFIGS": "",
    "TOOLCHAIN": "pio",
    "BOARDMAP_UNO_H": true,
    "DISABLE_COORDINATES_SYSTEM_RAM": true,
    "mcu_in_isr_context()": "false",
    "PRINT_FTM_MINIMAL": true,
    "EMULATE_GRBL_STARTUP": "3",
    "DISABLE_RTC_CODE": true,
    "DISABLE_MULTISTREAM_SERIAL": true,
    "USE_MACRO_BUFFER": true,
    "PLANNER_BUFFER_SIZE": "14",
    "F_CPU": "16000000UL",
    "MCUMAP_AVR_H": true,
    "__rom__": "PROGMEM",
    "__romstr__": "PSTR",
    "rom_strptr": "pgm_read_word",
    "rom_strcpy": "strcpy_P",
    "rom_strncpy": "strncpy_P",
    "rom_memcpy": "memcpy_P",
    "rom_read_byte": "pgm_read_byte",
    "rom_strcmp": "strcmp_P",
    "__BYTE_ORDER__": "__ORDER_LITTLE_ENDIAN__",
    "__SIZEOF_FLOAT__": "4",
    "mcu_delay_loop(X)": true,
    "fast_int_mul10(x)": "((((x) << 2) + (x)) << 1)",
    "__helper_ex__(left, mid, right)": "(left##mid##right)",
    "__helper__(left, mid, right)": "(__helper_ex__(left, mid, right))",
    "__outreg__(X)": "(__helper__(PORT, X, ))",
    "__dirreg__(X)": "(__helper__(DDR, X, ))",
    "__inreg__(X)": "(__helper__(PIN, X, ))",
    "__ocrreg__(X, Y)": "(__helper__(OCR, X, Y))",
    "__tmrareg__(X)": "(__helper__(TCCR, X, A))",
    "__tmrbreg__(X)": "(__helper__(TCCR, X, B))",
    "__pcmskreg__(X)": "(__helper__(PCMSK, X, ))",
    "__ucsrbreg__(X)": "(__helper__(UCSR, X, B))",
    "__ucsrareg__(X)": "(__helper__(UCSR, X, A))",
    "__udriebit__(X)": "(__helper__(UDRIE, X, ))",
    "__u2xbit__(X)": "(__helper__(U2X, X, ))",
    "__ubrrhreg__(X)": "(__helper__(UBRR, X, H))",
    "__ubrrlreg__(X)": "(__helper__(UBRR, X, L))",
    "__rxenbit__(X)": "(__helper__(RXEN, X, ))",
    "__txenbit__(X)": "(__helper__(TXEN, X, ))",
    "__rxciebit__(X)": "(__helper__(RXCIE, X, ))",
    "__udrebit__(X)": "(__helper__(UDRE, X, ))",
    "__rxcbit__(X)": "(__helper__(RXC, X, ))",
    "__udrreg__(X)": "(__helper__(UDR, X, ))",
    "__tifrreg__(X)": "(__helper__(TIFR, X, ))",
    "__timskreg__(X)": "(__helper__(TIMSK, X, ))",
    "__ociebreg__(X)": "(__helper__(OCIE, X, B))",
    "__ocieareg__(X)": "(__helper__(OCIE, X, A))",
    "__tcntreg__(X)": "(__helper__(TCNT, X, ))",
    "__timeravect__(X)": "(__helper__(TIMER, X, _COMPA_vect))",
    "__timerbvect__(X)": "(__helper__(TIMER, X, _COMPB_vect))",
    "__comrxvect__(X)": "(__helper__(USART, X, _RX_vect))",
    "__comtxvect__(X)": "(__helper__(USART, X, _UDRE_vect))",
    "LIMIT_X_ISR_MASK": "0",
    "DIO100_ISR_MASK": "LIMIT_X_ISR_MASK",
    "DIO100_ISRREG": "LIMIT_X_ISRREG",
    "LIMIT_Y_ISR_MASK": "0",
    "DIO101_ISR_MASK": "LIMIT_Y_ISR_MASK",
    "DIO101_ISRREG": "LIMIT_Y_ISRREG",
    "LIMIT_Z_ISR_MASK": "0",
    "DIO102_ISR_MASK": "LIMIT_Z_ISR_MASK",
    "DIO102_ISRREG": "LIMIT_Z_ISRREG",
    "LIMIT_X2_ISR_MASK": "0",
    "DIO103_ISR_MASK": "LIMIT_X2_ISR_MASK",
    "DIO103_ISRREG": "LIMIT_X2_ISRREG",
    "LIMIT_Y2_ISR_MASK": "0",
    "DIO104_ISR_MASK": "LIMIT_Y2_ISR_MASK",
    "DIO104_ISRREG": "LIMIT_Y2_ISRREG",
    "LIMIT_Z2_ISR_MASK": "0",
    "DIO105_ISR_MASK": "LIMIT_Z2_ISR_MASK",
    "DIO105_ISRREG": "LIMIT_Z2_ISRREG",
    "LIMIT_A_ISR_MASK": "0",
    "DIO106_ISR_MASK": "LIMIT_A_ISR_MASK",
    "DIO106_ISRREG": "LIMIT_A_ISRREG",
    "LIMIT_B_ISR_MASK": "0",
    "DIO107_ISR_MASK": "LIMIT_B_ISR_MASK",
    "DIO107_ISRREG": "LIMIT_B_ISRREG",
    "LIMIT_C_ISR_MASK": "0",
    "DIO108_ISR_MASK": "LIMIT_C_ISR_MASK",
    "DIO108_ISRREG": "LIMIT_C_ISRREG",
    "PROBE_ISR_MASK": "0",
    "DIO109_ISR_MASK": "PROBE_ISR_MASK",
    "DIO109_ISRREG": "PROBE_ISRREG",
    "ESTOP_ISR_MASK": "0",
    "DIO110_ISR_MASK": "ESTOP_ISR_MASK",
    "DIO110_ISRREG": "ESTOP_ISRREG",
    "SAFETY_DOOR_ISR_MASK": "0",
    "DIO111_ISR_MASK": "SAFETY_DOOR_ISR_MASK",
    "DIO111_ISRREG": "SAFETY_DOOR_ISRREG",
    "FHOLD_ISR_MASK": "0",
    "DIO112_ISR_MASK": "FHOLD_ISR_MASK",
    "DIO112_ISRREG": "FHOLD_ISRREG",
    "CS_RES_ISR_MASK": "0",
    "DIO113_ISR_MASK": "CS_RES_ISR_MASK",
    "DIO113_ISRREG": "CS_RES_ISRREG",
    "DIN0_ISR_MASK": "0",
    "DIO130_ISR_MASK": "DIN0_ISR_MASK",
    "DIO130_ISRREG": "DIN0_ISRREG",
    "DIN1_ISR_MASK": "0",
    "DIO131_ISR_MASK": "DIN1_ISR_MASK",
    "DIO131_ISRREG": "DIN1_ISRREG",
    "DIN2_ISR_MASK": "0",
    "DIO132_ISR_MASK": "DIN2_ISR_MASK",
    "DIO132_ISRREG": "DIN2_ISRREG",
    "DIN3_ISR_MASK": "0",
    "DIO133_ISR_MASK": "DIN3_ISR_MASK",
    "DIO133_ISRREG": "DIN3_ISRREG",
    "DIN4_ISR_MASK": "0",
    "DIO134_ISR_MASK": "DIN4_ISR_MASK",
    "DIO134_ISRREG": "DIN4_ISRREG",
    "DIN5_ISR_MASK": "0",
    "DIO135_ISR_MASK": "DIN5_ISR_MASK",
    "DIO135_ISRREG": "DIN5_ISRREG",
    "DIN6_ISR_MASK": "0",
    "DIO136_ISR_MASK": "DIN6_ISR_MASK",
    "DIO136_ISRREG": "DIN6_ISRREG",
    "DIN7_ISR_MASK": "0",
    "DIO137_ISR_MASK": "DIN7_ISR_MASK",
    "DIO137_ISRREG": "DIN7_ISRREG",
    "PWMENMASKA": "0x80",
    "PWMENMASKB": "0x20",
    "PWMENMASKC": "0x08",
    "pwmenmask(x)": "PWMENMASK##x",
    "__pwmenmask__(x)": "pwmenmask(x)",
    "ITP_COMPB_vect": "__timerbvect__(ITP_TIMER)",
    "ITP_COMPA_vect": "__timeravect__(ITP_TIMER)",
    "ITP_TCNT": "__tcntreg__(ITP_TIMER)",
    "ITP_TCCRA": "__tmrareg__(ITP_TIMER)",
    "ITP_TCCRB": "__tmrbreg__(ITP_TIMER)",
    "ITP_OCRA": "__ocrreg__(ITP_TIMER, A)",
    "ITP_OCRB": "__ocrreg__(ITP_TIMER, B)",
    "ITP_TIFR": "__tifrreg__(ITP_TIMER)",
    "ITP_TIMSK": "__timskreg__(ITP_TIMER)",
    "ITP_OCIEB": "__ociebreg__(ITP_TIMER)",
    "ITP_OCIEA": "__ocieareg__(ITP_TIMER)",
    "RTC_COMPB_vect": "__timerbvect__(RTC_TIMER)",
    "RTC_COMPA_vect": "__timeravect__(RTC_TIMER)",
    "RTC_TCNT": "__tcntreg__(RTC_TIMER)",
    "RTC_TCCRA": "__tmrareg__(RTC_TIMER)",
    "RTC_TCCRB": "__tmrbreg__(RTC_TIMER)",
    "RTC_OCRA": "__ocrreg__(RTC_TIMER, A)",
    "RTC_OCRB": "__ocrreg__(RTC_TIMER, B)",
    "RTC_TIFR": "__tifrreg__(RTC_TIMER)",
    "RTC_TIMSK": "__timskreg__(RTC_TIMER)",
    "RTC_OCIEB": "__ociebreg__(RTC_TIMER)",
    "RTC_OCIEA": "__ocieareg__(RTC_TIMER)",
    "PCINT0_INREG": "__inreg__(PCINT0_PORT)",
    "PCINT1_INREG": "__inreg__(PCINT1_PORT)",
    "PCINT2_INREG": "__inreg__(PCINT2_PORT)",
    "PCINTA_LIMITS_MASK": "(LIMIT_X_ISRA | LIMIT_Y_ISRA | LIMIT_Z_ISRA | LIMIT_X2_ISRA | LIMIT_Y2_ISRA | LIMIT_Z2_ISRA | LIMIT_A_ISRA | LIMIT_B_ISRA | LIMIT_C_ISRA)",
    "PCINTA_CONTROLS_MASK": "(ESTOP_ISRA | SAFETY_DOOR_ISRA | FHOLD_ISRA | CS_RES_ISRA)",
    "PCINTA_DIN_IO_MASK": "(DIN0_ISRA | DIN1_ISRA | DIN2_ISRA | DIN3_ISRA | DIN4_ISRA | DIN5_ISRA | DIN6_ISRA | DIN7_ISRA)",
    "PCINTB_LIMITS_MASK": "(LIMIT_X_ISRB | LIMIT_Y_ISRB | LIMIT_Z_ISRB | LIMIT_X2_ISRB | LIMIT_Y2_ISRB | LIMIT_Z2_ISRB | LIMIT_A_ISRB | LIMIT_B_ISRB | LIMIT_C_ISRB)",
    "PCINTB_CONTROLS_MASK": "(ESTOP_ISRB | SAFETY_DOOR_ISRB | FHOLD_ISRB | CS_RES_ISRB)",
    "PCINTB_DIN_IO_MASK": "(DIN0_ISRB | DIN1_ISRB | DIN2_ISRB | DIN3_ISRB | DIN4_ISRB | DIN5_ISRB | DIN6_ISRB | DIN7_ISRB)",
    "PCINT0_LIMITS_MASK": "(LIMIT_X_ISR0 | LIMIT_Y_ISR0 | LIMIT_Z_ISR0 | LIMIT_X2_ISR0 | LIMIT_Y2_ISR0 | LIMIT_Z2_ISR0 | LIMIT_A_ISR0 | LIMIT_B_ISR0 | LIMIT_C_ISR0)",
    "PCINT0_CONTROLS_MASK": "(ESTOP_ISR0 | SAFETY_DOOR_ISR0 | FHOLD_ISR0 | CS_RES_ISR0)",
    "PCINT0_DIN_IO_MASK": "(DIN0_ISR0 | DIN1_ISR0 | DIN2_ISR0 | DIN3_ISR0 | DIN4_ISR0 | DIN5_ISR0 | DIN6_ISR0 | DIN7_ISR0)",
    "PCINT1_LIMITS_MASK": "(LIMIT_X_ISR1 | LIMIT_Y_ISR1 | LIMIT_Z_ISR1 | LIMIT_X2_ISR1 | LIMIT_Y2_ISR1 | LIMIT_Z2_ISR1 | LIMIT_A_ISR1 | LIMIT_B_ISR1 | LIMIT_C_ISR1)",
    "PCINT1_CONTROLS_MASK": "(ESTOP_ISR1 | SAFETY_DOOR_ISR1 | FHOLD_ISR1 | CS_RES_ISR1)",
    "PCINT1_DIN_IO_MASK": "(DIN0_ISR1 | DIN1_ISR1 | DIN2_ISR1 | DIN3_ISR1 | DIN4_ISR1 | DIN5_ISR1 | DIN6_ISR1 | DIN7_ISR1)",
    "PCINT2_LIMITS_MASK": "(LIMIT_X_ISR2 | LIMIT_Y_ISR2 | LIMIT_Z_ISR2 | LIMIT_X2_ISR2 | LIMIT_Y2_ISR2 | LIMIT_Z2_ISR2 | LIMIT_A_ISR2 | LIMIT_B_ISR2 | LIMIT_C_ISR2)",
    "PCINT2_CONTROLS_MASK": "(ESTOP_ISR2 | SAFETY_DOOR_ISR2 | FHOLD_ISR2 | CS_RES_ISR2)",
    "PCINT2_DIN_IO_MASK": "(DIN0_ISR2 | DIN1_ISR2 | DIN2_ISR2 | DIN3_ISR2 | DIN4_ISR2 | DIN5_ISR2 | DIN6_ISR2 | DIN7_ISR2)",
    "EIMSK_VAL": "(LIMIT_X_EIMSK | LIMIT_X2_EIMSK | LIMIT_Y_EIMSK | LIMIT_Y2_EIMSK | LIMIT_Z_EIMSK | LIMIT_Z2_EIMSK | LIMIT_A_EIMSK | LIMIT_B_EIMSK | LIMIT_C_EIMSK | ESTOP_EIMSK | SAFETY_DOOR_EIMSK | FHOLD_EIMSK | CS_RES_EIMSK | DIN0_EIMSK | DIN1_EIMSK | DIN2_EIMSK | DIN3_EIMSK | DIN4_EIMSK | DIN5_EIMSK | DIN6_EIMSK | DIN7_EIMSK)",
    "PCINTA_MASK": "(PCINTA_LIMITS_MASK | PCINTA_CONTROLS_MASK | PROBE_ISRA | PCINTA_DIN_IO_MASK)",
    "PCINTB_MASK": "(PCINTB_LIMITS_MASK | PCINTB_CONTROLS_MASK | PROBE_ISRB | PCINTB_DIN_IO_MASK)",
    "PCINT0_MASK": "(PCINT0_LIMITS_MASK | PCINT0_CONTROLS_MASK | PROBE_ISR0 | PCINT0_DIN_IO_MASK)",
    "PCINT1_MASK": "(PCINT1_LIMITS_MASK | PCINT1_CONTROLS_MASK | PROBE_ISR1 | PCINT1_DIN_IO_MASK)",
    "PCINT2_MASK": "(PCINT2_LIMITS_MASK | PCINT2_CONTROLS_MASK | PROBE_ISR2 | PCINT2_DIN_IO_MASK)",
    "mcu_config_output(x)": "SETBIT(__indirect__(x, DIRREG), __indirect__(x, BIT))",
    "mcu_config_input(x)": "CLEARBIT(__indirect__(x, DIRREG), __indirect__(x, BIT))",
    "mcu_config_analog(x)": "mcu_config_input(x)",
    "mcu_get_input(diopin)": "CHECKBIT(__indirect__(diopin, INREG), __indirect__(diopin, BIT))",
    "mcu_get_output(diopin)": "CHECKBIT(__indirect__(diopin, OUTREG), __indirect__(diopin, BIT))",
    "mcu_set_output(diopin)": "SETBIT(__indirect__(diopin, OUTREG), __indirect__(diopin, BIT))",
    "mcu_clear_output(diopin)": "CLEARBIT(__indirect__(diopin, OUTREG), __indirect__(diopin, BIT))",
    "mcu_toggle_output(diopin)": "(__indirect__(diopin, INREG) = (1U << __indirect__(diopin, BIT)))",
    "mcu_config_pullup(x)": "SETBIT(__indirect__(x, OUTREG), __indirect__(x, BIT))",
    "mcu_config_input_isr(x)": "SETFLAG(__indirect__(x, ISRREG), __indirect__(x, ISR_MASK))",
    "mcu_config_pwm(x, freq)": true,
    "mcu_set_pwm(diopin, pwmvalue)": true,
    "mcu_get_pwm(diopin)": "(__indirect__(diopin, OCRREG))",
    "_min(a, b)": "(((a) < (b)) ? (a) : (b))",
    "ADC_PRESC": "(_min(7, (0xff & ((uint8_t)((float)(F_CPU / 100000) / LOG2)))))",
    "mcu_get_analog(diopin)": true,
    "mcu_enable_global_isr": "sei",
    "mcu_disable_global_isr": "cli",
    "mcu_get_global_isr()": "(SREG & 0x80)",
    "buffer_index_t": "uint8_t",
    "US_DELAY_TICK": "(F_CPU / 3000000UL)",
    "US_DELAY_TICK2": "(F_CPU / 4000000UL)",
    "mcu_free_micros()": "((1000UL * (TCNT0)) / ((OCR0A) + 1))",
    "mcu_start_timeout()": true,
    "mcu_enable_probe_isr()": "(SETFLAG(PROBE_ISRREG, PROBE_ISR_MASK))",
    "mcu_disable_probe_isr()": "(CLEARFLAG(PROBE_ISRREG, PROBE_ISR_MASK))",
    "LOG2": "0.3010299956639811952f",
    "BYTE_OPS": true,
    "SETBIT(x, y)": "((x) |= (1U << (y)))",
    "CLEARBIT(x, y)": "((x) &= ~(1U << (y)))",
    "CHECKBIT(x, y)": "((x) & (1U << (y)))",
    "TOGGLEBIT(x, y)": "((x) ^= (1U << (y)))",
    "SETFLAG(x, y)": "((x) |= (y))",
    "CLEARFLAG(x, y)": "((x) &= ~(y))",
    "CHECKFLAG(x, y)": "((x) & (y))",
    "TOGGLEFLAG(x, y)": "((x) ^= (y))",
    "__indirect__ex__(X, Y)": "DIO##X##_##Y",
    "__indirect__(X, Y)": "__indirect__ex__(X, Y)",
    "MCU_HAS_ONESHOT_TIMER": true,
    "ONESHOT_COMPB_vect": "__timerbvect__(ONESHOT_TIMER)",
    "ONESHOT_COMPA_vect": "__timeravect__(ONESHOT_TIMER)",
    "ONESHOT_TCNT": "__tcntreg__(ONESHOT_TIMER)",
    "ONESHOT_TCCRA": "__tmrareg__(ONESHOT_TIMER)",
    "ONESHOT_TCCRB": "__tmrbreg__(ONESHOT_TIMER)",
    "ONESHOT_OCRA": "__ocrreg__(ONESHOT_TIMER, A)",
    "ONESHOT_OCRB": "__ocrreg__(ONESHOT_TIMER, B)",
    "ONESHOT_TIFR": "__tifrreg__(ONESHOT_TIMER)",
    "ONESHOT_TIMSK": "__timskreg__(ONESHOT_TIMER)",
    "ONESHOT_OCIEB": "__ociebreg__(ONESHOT_TIMER)",
    "ONESHOT_OCIEA": "__ocieareg__(ONESHOT_TIMER)",
    "MCU_HAS_I2C": true,
    "MCU_SUPPORTS_I2C_SLAVE": true,
    "I2C_FREQ": "400000UL",
    "I2C_ADDRESS": "0",
    "MCU_HAS_SPI": true,
    "SPI_DIV": "(F_CPU / SPI_FREQ)",
    "SPCR_VAL": "0",
    "SPSR_VAL": "1",
    "SPI_FREQ": "1000000UL",
    "SPI_MODE": "0",
    "COM2_OUTREG": "__udrreg__(UART2_PORT)",
    "COM2_INREG": "__udrreg__(UART2_PORT)",
    "UCSRB_REG_2": "__ucsrbreg__(UART2_PORT)",
    "UCSRA_REG_2": "__ucsrareg__(UART2_PORT)",
    "UDRIE_BIT_2": "__udriebit__(UART2_PORT)",
    "U2X_BIT_2": "__u2xbit__(UART2_PORT)",
    "UBRRH_REG_2": "__ubrrhreg__(UART2_PORT)",
    "UBRRL_REG_2": "__ubrrlreg__(UART2_PORT)",
    "RXEN_BIT_2": "__rxenbit__(UART2_PORT)",
    "TXEN_BIT_2": "__txenbit__(UART2_PORT)",
    "RXCIE_BIT_2": "__rxciebit__(UART2_PORT)",
    "UDRE_BIT_2": "__udrebit__(UART2_PORT)",
    "RXC_BIT_2": "__rxcbit__(UART2_PORT)",
    "COM2_RX_vect": "USART_RX_vect",
    "COM2_TX_vect": "USART_UDRE_vect",
    "BAUDRATE2": "BAUDRATE",
    "COM_OUTREG": "__udrreg__(UART_PORT)",
    "COM_INREG": "__udrreg__(UART_PORT)",
    "UCSRB_REG": "__ucsrbreg__(UART_PORT)",
    "UCSRA_REG": "__ucsrareg__(UART_PORT)",
    "UDRIE_BIT": "__udriebit__(UART_PORT)",
    "U2X_BIT": "__u2xbit__(UART_PORT)",
    "UBRRH_REG": "__ubrrhreg__(UART_PORT)",
    "UBRRL_REG": "__ubrrlreg__(UART_PORT)",
    "RXEN_BIT": "__rxenbit__(UART_PORT)",
    "TXEN_BIT": "__txenbit__(UART_PORT)",
    "RXCIE_BIT": "__rxciebit__(UART_PORT)",
    "UDRE_BIT": "__udrebit__(UART_PORT)",
    "RXC_BIT": "__rxcbit__(UART_PORT)",
    "COM_RX_vect": "USART0_RX_vect",
    "COM_TX_vect": "USART0_UDRE_vect",
    "USART0_UDRE_vect": "USART_UDRE_vect",
    "USART0_RX_vect": "USART_RX_vect",
    "MCU_HAS_UART2": true,
    "MCU_HAS_UART": true,
    "DIO129_CHANNEL": "ANALOG15_CHANNEL",
    "DIO128_CHANNEL": "ANALOG14_CHANNEL",
    "DIO127_CHANNEL": "ANALOG13_CHANNEL",
    "DIO126_CHANNEL": "ANALOG12_CHANNEL",
    "DIO125_CHANNEL": "ANALOG11_CHANNEL",
    "DIO124_CHANNEL": "ANALOG10_CHANNEL",
    "DIO123_CHANNEL": "ANALOG9_CHANNEL",
    "DIO122_CHANNEL": "ANALOG8_CHANNEL",
    "DIO121_CHANNEL": "ANALOG7_CHANNEL",
    "DIO120_CHANNEL": "ANALOG6_CHANNEL",
    "DIO119_CHANNEL": "ANALOG5_CHANNEL",
    "DIO118_CHANNEL": "ANALOG4_CHANNEL",
    "DIO117_CHANNEL": "ANALOG3_CHANNEL",
    "DIO116_CHANNEL": "ANALOG2_CHANNEL",
    "DIO115_CHANNEL": "ANALOG1_CHANNEL",
    "DIO114_CHANNEL": "ANALOG0_CHANNEL",
    "PWM15_OCRREG": "(__ocrreg__(PWM15_TIMER, PWM15_CHANNEL))",
    "PWM15_TMRAREG": "(__tmrareg__(PWM15_TIMER))",
    "PWM15_TMRBREG": "(__tmrbreg__(PWM15_TIMER))",
    "PWM15_ENABLE_MASK": "__pwmenmask__(PWM15_CHANNEL)",
    "DIO40_CHANNEL": "PWM15_CHANNEL",
    "DIO40_TIMER": "PWM15_TIMER",
    "DIO40_OCRREG": "PWM15_OCRREG",
    "DIO40_TMRAREG": "PWM15_TMRAREG",
    "DIO40_TMRBREG": "PWM15_TMRBREG",
    "DIO40_ENABLE_MASK": "PWM15_ENABLE_MASK",
    "DIO40_MODE": "PWM15_MODE",
    "DIO40_PRESCALLER": "PWM15_PRESCALLER",
    "PWM15_MODE": "0x03",
    "PWM15_PRESCALLER": "0x04",
    "PWM14_OCRREG": "(__ocrreg__(PWM14_TIMER, PWM14_CHANNEL))",
    "PWM14_TMRAREG": "(__tmrareg__(PWM14_TIMER))",
    "PWM14_TMRBREG": "(__tmrbreg__(PWM14_TIMER))",
    "PWM14_ENABLE_MASK": "__pwmenmask__(PWM14_CHANNEL)",
    "DIO39_CHANNEL": "PWM14_CHANNEL",
    "DIO39_TIMER": "PWM14_TIMER",
    "DIO39_OCRREG": "PWM14_OCRREG",
    "DIO39_TMRAREG": "PWM14_TMRAREG",
    "DIO39_TMRBREG": "PWM14_TMRBREG",
    "DIO39_ENABLE_MASK": "PWM14_ENABLE_MASK",
    "DIO39_MODE": "PWM14_MODE",
    "DIO39_PRESCALLER": "PWM14_PRESCALLER",
    "PWM14_MODE": "0x03",
    "PWM14_PRESCALLER": "0x04",
    "PWM13_OCRREG": "(__ocrreg__(PWM13_TIMER, PWM13_CHANNEL))",
    "PWM13_TMRAREG": "(__tmrareg__(PWM13_TIMER))",
    "PWM13_TMRBREG": "(__tmrbreg__(PWM13_TIMER))",
    "PWM13_ENABLE_MASK": "__pwmenmask__(PWM13_CHANNEL)",
    "DIO38_CHANNEL": "PWM13_CHANNEL",
    "DIO38_TIMER": "PWM13_TIMER",
    "DIO38_OCRREG": "PWM13_OCRREG",
    "DIO38_TMRAREG": "PWM13_TMRAREG",
    "DIO38_TMRBREG": "PWM13_TMRBREG",
    "DIO38_ENABLE_MASK": "PWM13_ENABLE_MASK",
    "DIO38_MODE": "PWM13_MODE",
    "DIO38_PRESCALLER": "PWM13_PRESCALLER",
    "PWM13_MODE": "0x03",
    "PWM13_PRESCALLER": "0x04",
    "PWM12_OCRREG": "(__ocrreg__(PWM12_TIMER, PWM12_CHANNEL))",
    "PWM12_TMRAREG": "(__tmrareg__(PWM12_TIMER))",
    "PWM12_TMRBREG": "(__tmrbreg__(PWM12_TIMER))",
    "PWM12_ENABLE_MASK": "__pwmenmask__(PWM12_CHANNEL)",
    "DIO37_CHANNEL": "PWM12_CHANNEL",
    "DIO37_TIMER": "PWM12_TIMER",
    "DIO37_OCRREG": "PWM12_OCRREG",
    "DIO37_TMRAREG": "PWM12_TMRAREG",
    "DIO37_TMRBREG": "PWM12_TMRBREG",
    "DIO37_ENABLE_MASK": "PWM12_ENABLE_MASK",
    "DIO37_MODE": "PWM12_MODE",
    "DIO37_PRESCALLER": "PWM12_PRESCALLER",
    "PWM12_MODE": "0x03",
    "PWM12_PRESCALLER": "0x04",
    "PWM11_OCRREG": "(__ocrreg__(PWM11_TIMER, PWM11_CHANNEL))",
    "PWM11_TMRAREG": "(__tmrareg__(PWM11_TIMER))",
    "PWM11_TMRBREG": "(__tmrbreg__(PWM11_TIMER))",
    "PWM11_ENABLE_MASK": "__pwmenmask__(PWM11_CHANNEL)",
    "DIO36_CHANNEL": "PWM11_CHANNEL",
    "DIO36_TIMER": "PWM11_TIMER",
    "DIO36_OCRREG": "PWM11_OCRREG",
    "DIO36_TMRAREG": "PWM11_TMRAREG",
    "DIO36_TMRBREG": "PWM11_TMRBREG",
    "DIO36_ENABLE_MASK": "PWM11_ENABLE_MASK",
    "DIO36_MODE": "PWM11_MODE",
    "DIO36_PRESCALLER": "PWM11_PRESCALLER",
    "PWM11_MODE": "0x03",
    "PWM11_PRESCALLER": "0x04",
    "PWM10_OCRREG": "(__ocrreg__(PWM10_TIMER, PWM10_CHANNEL))",
    "PWM10_TMRAREG": "(__tmrareg__(PWM10_TIMER))",
    "PWM10_TMRBREG": "(__tmrbreg__(PWM10_TIMER))",
    "PWM10_ENABLE_MASK": "__pwmenmask__(PWM10_CHANNEL)",
    "DIO35_CHANNEL": "PWM10_CHANNEL",
    "DIO35_TIMER": "PWM10_TIMER",
    "DIO35_OCRREG": "PWM10_OCRREG",
    "DIO35_TMRAREG": "PWM10_TMRAREG",
    "DIO35_TMRBREG": "PWM10_TMRBREG",
    "DIO35_ENABLE_MASK": "PWM10_ENABLE_MASK",
    "DIO35_MODE": "PWM10_MODE",
    "DIO35_PRESCALLER": "PWM10_PRESCALLER",
    "PWM10_MODE": "0x03",
    "PWM10_PRESCALLER": "0x04",
    "PWM9_OCRREG": "(__ocrreg__(PWM9_TIMER, PWM9_CHANNEL))",
    "PWM9_TMRAREG": "(__tmrareg__(PWM9_TIMER))",
    "PWM9_TMRBREG": "(__tmrbreg__(PWM9_TIMER))",
    "PWM9_ENABLE_MASK": "__pwmenmask__(PWM9_CHANNEL)",
    "DIO34_CHANNEL": "PWM9_CHANNEL",
    "DIO34_TIMER": "PWM9_TIMER",
    "DIO34_OCRREG": "PWM9_OCRREG",
    "DIO34_TMRAREG": "PWM9_TMRAREG",
    "DIO34_TMRBREG": "PWM9_TMRBREG",
    "DIO34_ENABLE_MASK": "PWM9_ENABLE_MASK",
    "DIO34_MODE": "PWM9_MODE",
    "DIO34_PRESCALLER": "PWM9_PRESCALLER",
    "PWM9_MODE": "0x03",
    "PWM9_PRESCALLER": "0x04",
    "PWM8_OCRREG": "(__ocrreg__(PWM8_TIMER, PWM8_CHANNEL))",
    "PWM8_TMRAREG": "(__tmrareg__(PWM8_TIMER))",
    "PWM8_TMRBREG": "(__tmrbreg__(PWM8_TIMER))",
    "PWM8_ENABLE_MASK": "__pwmenmask__(PWM8_CHANNEL)",
    "DIO33_CHANNEL": "PWM8_CHANNEL",
    "DIO33_TIMER": "PWM8_TIMER",
    "DIO33_OCRREG": "PWM8_OCRREG",
    "DIO33_TMRAREG": "PWM8_TMRAREG",
    "DIO33_TMRBREG": "PWM8_TMRBREG",
    "DIO33_ENABLE_MASK": "PWM8_ENABLE_MASK",
    "DIO33_MODE": "PWM8_MODE",
    "DIO33_PRESCALLER": "PWM8_PRESCALLER",
    "PWM8_MODE": "0x03",
    "PWM8_PRESCALLER": "0x04",
    "PWM7_OCRREG": "(__ocrreg__(PWM7_TIMER, PWM7_CHANNEL))",
    "PWM7_TMRAREG": "(__tmrareg__(PWM7_TIMER))",
    "PWM7_TMRBREG": "(__tmrbreg__(PWM7_TIMER))",
    "PWM7_ENABLE_MASK": "__pwmenmask__(PWM7_CHANNEL)",
    "DIO32_CHANNEL": "PWM7_CHANNEL",
    "DIO32_TIMER": "PWM7_TIMER",
    "DIO32_OCRREG": "PWM7_OCRREG",
    "DIO32_TMRAREG": "PWM7_TMRAREG",
    "DIO32_TMRBREG": "PWM7_TMRBREG",
    "DIO32_ENABLE_MASK": "PWM7_ENABLE_MASK",
    "DIO32_MODE": "PWM7_MODE",
    "DIO32_PRESCALLER": "PWM7_PRESCALLER",
    "PWM7_MODE": "0x03",
    "PWM7_PRESCALLER": "0x04",
    "PWM6_OCRREG": "(__ocrreg__(PWM6_TIMER, PWM6_CHANNEL))",
    "PWM6_TMRAREG": "(__tmrareg__(PWM6_TIMER))",
    "PWM6_TMRBREG": "(__tmrbreg__(PWM6_TIMER))",
    "PWM6_ENABLE_MASK": "__pwmenmask__(PWM6_CHANNEL)",
    "DIO31_CHANNEL": "PWM6_CHANNEL",
    "DIO31_TIMER": "PWM6_TIMER",
    "DIO31_OCRREG": "PWM6_OCRREG",
    "DIO31_TMRAREG": "PWM6_TMRAREG",
    "DIO31_TMRBREG": "PWM6_TMRBREG",
    "DIO31_ENABLE_MASK": "PWM6_ENABLE_MASK",
    "DIO31_MODE": "PWM6_MODE",
    "DIO31_PRESCALLER": "PWM6_PRESCALLER",
    "PWM6_MODE": "0x03",
    "PWM6_PRESCALLER": "0x04",
    "PWM5_OCRREG": "(__ocrreg__(PWM5_TIMER, PWM5_CHANNEL))",
    "PWM5_TMRAREG": "(__tmrareg__(PWM5_TIMER))",
    "PWM5_TMRBREG": "(__tmrbreg__(PWM5_TIMER))",
    "PWM5_ENABLE_MASK": "__pwmenmask__(PWM5_CHANNEL)",
    "DIO30_CHANNEL": "PWM5_CHANNEL",
    "DIO30_TIMER": "PWM5_TIMER",
    "DIO30_OCRREG": "PWM5_OCRREG",
    "DIO30_TMRAREG": "PWM5_TMRAREG",
    "DIO30_TMRBREG": "PWM5_TMRBREG",
    "DIO30_ENABLE_MASK": "PWM5_ENABLE_MASK",
    "DIO30_MODE": "PWM5_MODE",
    "DIO30_PRESCALLER": "PWM5_PRESCALLER",
    "PWM5_MODE": "0x03",
    "PWM5_PRESCALLER": "0x04",
    "PWM4_OCRREG": "(__ocrreg__(PWM4_TIMER, PWM4_CHANNEL))",
    "PWM4_TMRAREG": "(__tmrareg__(PWM4_TIMER))",
    "PWM4_TMRBREG": "(__tmrbreg__(PWM4_TIMER))",
    "PWM4_ENABLE_MASK": "__pwmenmask__(PWM4_CHANNEL)",
    "DIO29_CHANNEL": "PWM4_CHANNEL",
    "DIO29_TIMER": "PWM4_TIMER",
    "DIO29_OCRREG": "PWM4_OCRREG",
    "DIO29_TMRAREG": "PWM4_TMRAREG",
    "DIO29_TMRBREG": "PWM4_TMRBREG",
    "DIO29_ENABLE_MASK": "PWM4_ENABLE_MASK",
    "DIO29_MODE": "PWM4_MODE",
    "DIO29_PRESCALLER": "PWM4_PRESCALLER",
    "PWM4_MODE": "0x03",
    "PWM4_PRESCALLER": "0x04",
    "PWM3_OCRREG": "(__ocrreg__(PWM3_TIMER, PWM3_CHANNEL))",
    "PWM3_TMRAREG": "(__tmrareg__(PWM3_TIMER))",
    "PWM3_TMRBREG": "(__tmrbreg__(PWM3_TIMER))",
    "PWM3_ENABLE_MASK": "__pwmenmask__(PWM3_CHANNEL)",
    "DIO28_CHANNEL": "PWM3_CHANNEL",
    "DIO28_TIMER": "PWM3_TIMER",
    "DIO28_OCRREG": "PWM3_OCRREG",
    "DIO28_TMRAREG": "PWM3_TMRAREG",
    "DIO28_TMRBREG": "PWM3_TMRBREG",
    "DIO28_ENABLE_MASK": "PWM3_ENABLE_MASK",
    "DIO28_MODE": "PWM3_MODE",
    "DIO28_PRESCALLER": "PWM3_PRESCALLER",
    "PWM3_MODE": "0x03",
    "PWM3_PRESCALLER": "0x04",
    "PWM2_OCRREG": "(__ocrreg__(PWM2_TIMER, PWM2_CHANNEL))",
    "PWM2_TMRAREG": "(__tmrareg__(PWM2_TIMER))",
    "PWM2_TMRBREG": "(__tmrbreg__(PWM2_TIMER))",
    "PWM2_ENABLE_MASK": "__pwmenmask__(PWM2_CHANNEL)",
    "DIO27_CHANNEL": "PWM2_CHANNEL",
    "DIO27_TIMER": "PWM2_TIMER",
    "DIO27_OCRREG": "PWM2_OCRREG",
    "DIO27_TMRAREG": "PWM2_TMRAREG",
    "DIO27_TMRBREG": "PWM2_TMRBREG",
    "DIO27_ENABLE_MASK": "PWM2_ENABLE_MASK",
    "DIO27_MODE": "PWM2_MODE",
    "DIO27_PRESCALLER": "PWM2_PRESCALLER",
    "PWM2_MODE": "0x03",
    "PWM2_PRESCALLER": "0x04",
    "PWM1_OCRREG": "(__ocrreg__(PWM1_TIMER, PWM1_CHANNEL))",
    "PWM1_TMRAREG": "(__tmrareg__(PWM1_TIMER))",
    "PWM1_TMRBREG": "(__tmrbreg__(PWM1_TIMER))",
    "PWM1_ENABLE_MASK": "__pwmenmask__(PWM1_CHANNEL)",
    "DIO26_CHANNEL": "PWM1_CHANNEL",
    "DIO26_TIMER": "PWM1_TIMER",
    "DIO26_OCRREG": "PWM1_OCRREG",
    "DIO26_TMRAREG": "PWM1_TMRAREG",
    "DIO26_TMRBREG": "PWM1_TMRBREG",
    "DIO26_ENABLE_MASK": "PWM1_ENABLE_MASK",
    "DIO26_MODE": "PWM1_MODE",
    "DIO26_PRESCALLER": "PWM1_PRESCALLER",
    "PWM1_MODE": "0x03",
    "PWM1_PRESCALLER": "0x04",
    "PWM0_OCRREG": "(__ocrreg__(PWM0_TIMER, PWM0_CHANNEL))",
    "PWM0_TMRAREG": "(__tmrareg__(PWM0_TIMER))",
    "PWM0_TMRBREG": "(__tmrbreg__(PWM0_TIMER))",
    "PWM0_ENABLE_MASK": "__pwmenmask__(PWM0_CHANNEL)",
    "DIO25_CHANNEL": "PWM0_CHANNEL",
    "DIO25_TIMER": "PWM0_TIMER",
    "DIO25_OCRREG": "PWM0_OCRREG",
    "DIO25_TMRAREG": "PWM0_TMRAREG",
    "DIO25_TMRBREG": "PWM0_TMRBREG",
    "DIO25_ENABLE_MASK": "PWM0_ENABLE_MASK",
    "DIO25_MODE": "PWM0_MODE",
    "DIO25_PRESCALLER": "PWM0_PRESCALLER",
    "PWM0_MODE": "0x03",
    "PWM0_PRESCALLER": "0x04",
    "DIN7_EIMSK": "1",
    "DIN7_ISRB": "1",
    "DIN7_ISRA": "1",
    "DIN7_ISR2": "(1 << DIN7_BIT)",
    "DIN7_ISR1": "(1 << DIN7_BIT)",
    "DIN7_ISR0": "(1 << DIN7_BIT)",
    "DIN6_EIMSK": "1",
    "DIN6_ISRB": "1",
    "DIN6_ISRA": "1",
    "DIN6_ISR2": "(1 << DIN6_BIT)",
    "DIN6_ISR1": "(1 << DIN6_BIT)",
    "DIN6_ISR0": "(1 << DIN6_BIT)",
    "DIN5_EIMSK": "1",
    "DIN5_ISRB": "1",
    "DIN5_ISRA": "1",
    "DIN5_ISR2": "(1 << DIN5_BIT)",
    "DIN5_ISR1": "(1 << DIN5_BIT)",
    "DIN5_ISR0": "(1 << DIN5_BIT)",
    "DIN4_EIMSK": "1",
    "DIN4_ISRB": "1",
    "DIN4_ISRA": "1",
    "DIN4_ISR2": "(1 << DIN4_BIT)",
    "DIN4_ISR1": "(1 << DIN4_BIT)",
    "DIN4_ISR0": "(1 << DIN4_BIT)",
    "DIN3_EIMSK": "1",
    "DIN3_ISRB": "1",
    "DIN3_ISRA": "1",
    "DIN3_ISR2": "(1 << DIN3_BIT)",
    "DIN3_ISR1": "(1 << DIN3_BIT)",
    "DIN3_ISR0": "(1 << DIN3_BIT)",
    "DIN2_EIMSK": "1",
    "DIN2_ISRB": "1",
    "DIN2_ISRA": "1",
    "DIN2_ISR2": "(1 << DIN2_BIT)",
    "DIN2_ISR1": "(1 << DIN2_BIT)",
    "DIN2_ISR0": "(1 << DIN2_BIT)",
    "DIN1_EIMSK": "1",
    "DIN1_ISRB": "1",
    "DIN1_ISRA": "1",
    "DIN1_ISR2": "(1 << DIN1_BIT)",
    "DIN1_ISR1": "(1 << DIN1_BIT)",
    "DIN1_ISR0": "(1 << DIN1_BIT)",
    "DIN0_EIMSK": "1",
    "DIN0_ISRB": "1",
    "DIN0_ISRA": "1",
    "DIN0_ISR2": "(1 << DIN0_BIT)",
    "DIN0_ISR1": "(1 << DIN0_BIT)",
    "DIN0_ISR0": "(1 << DIN0_BIT)",
    "CS_RES_EIMSK": "1",
    "CS_RES_ISRB": "1",
    "CS_RES_ISRA": "1",
    "CS_RES_ISR2": "(1 << CS_RES_BIT)",
    "CS_RES_ISR1": "(1 << CS_RES_BIT)",
    "CS_RES_ISR0": "(1 << CS_RES_BIT)",
    "FHOLD_EIMSK": "1",
    "FHOLD_ISRB": "1",
    "FHOLD_ISRA": "1",
    "FHOLD_ISR2": "(1 << FHOLD_BIT)",
    "FHOLD_ISR1": "(1 << FHOLD_BIT)",
    "FHOLD_ISR0": "(1 << FHOLD_BIT)",
    "SAFETY_DOOR_EIMSK": "1",
    "SAFETY_DOOR_ISRB": "1",
    "SAFETY_DOOR_ISRA": "1",
    "SAFETY_DOOR_ISR2": "(1 << SAFETY_DOOR_BIT)",
    "SAFETY_DOOR_ISR1": "(1 << SAFETY_DOOR_BIT)",
    "SAFETY_DOOR_ISR0": "(1 << SAFETY_DOOR_BIT)",
    "ESTOP_EIMSK": "1",
    "ESTOP_ISRB": "1",
    "ESTOP_ISRA": "1",
    "ESTOP_ISR2": "(1 << ESTOP_BIT)",
    "ESTOP_ISR1": "(1 << ESTOP_BIT)",
    "ESTOP_ISR0": "(1 << ESTOP_BIT)",
    "PROBE_EIMSK": "1",
    "PROBE_ISRB": "1",
    "PROBE_ISRA": "1",
    "PROBE_ISR2": "(1 << PROBE_BIT)",
    "PROBE_ISR1": "(1 << PROBE_BIT)",
    "PROBE_ISR0": "(1 << PROBE_BIT)",
    "LIMIT_C_EIMSK": "1",
    "LIMIT_C_ISRB": "1",
    "LIMIT_C_ISRA": "1",
    "LIMIT_C_ISR2": "(1 << LIMIT_C_BIT)",
    "LIMIT_C_ISR1": "(1 << LIMIT_C_BIT)",
    "LIMIT_C_ISR0": "(1 << LIMIT_C_BIT)",
    "LIMIT_B_EIMSK": "1",
    "LIMIT_B_ISRB": "1",
    "LIMIT_B_ISRA": "1",
    "LIMIT_B_ISR2": "(1 << LIMIT_B_BIT)",
    "LIMIT_B_ISR1": "(1 << LIMIT_B_BIT)",
    "LIMIT_B_ISR0": "(1 << LIMIT_B_BIT)",
    "LIMIT_A_EIMSK": "1",
    "LIMIT_A_ISRB": "1",
    "LIMIT_A_ISRA": "1",
    "LIMIT_A_ISR2": "(1 << LIMIT_A_BIT)",
    "LIMIT_A_ISR1": "(1 << LIMIT_A_BIT)",
    "LIMIT_A_ISR0": "(1 << LIMIT_A_BIT)",
    "LIMIT_Z2_EIMSK": "1",
    "LIMIT_Z2_ISRB": "1",
    "LIMIT_Z2_ISRA": "1",
    "LIMIT_Z2_ISR2": "(1 << LIMIT_Z2_BIT)",
    "LIMIT_Z2_ISR1": "(1 << LIMIT_Z2_BIT)",
    "LIMIT_Z2_ISR0": "(1 << LIMIT_Z2_BIT)",
    "LIMIT_Y2_EIMSK": "1",
    "LIMIT_Y2_ISRB": "1",
    "LIMIT_Y2_ISRA": "1",
    "LIMIT_Y2_ISR2": "(1 << LIMIT_Y2_BIT)",
    "LIMIT_Y2_ISR1": "(1 << LIMIT_Y2_BIT)",
    "LIMIT_Y2_ISR0": "(1 << LIMIT_Y2_BIT)",
    "LIMIT_X2_EIMSK": "1",
    "LIMIT_X2_ISRB": "1",
    "LIMIT_X2_ISRA": "1",
    "LIMIT_X2_ISR2": "(1 << LIMIT_X2_BIT)",
    "LIMIT_X2_ISR1": "(1 << LIMIT_X2_BIT)",
    "LIMIT_X2_ISR0": "(1 << LIMIT_X2_BIT)",
    "LIMIT_Z_EIMSK": "1",
    "LIMIT_Z_ISRB": "1",
    "LIMIT_Z_ISRA": "1",
    "LIMIT_Z_ISR2": "(1 << LIMIT_Z_BIT)",
    "LIMIT_Z_ISR1": "(1 << LIMIT_Z_BIT)",
    "LIMIT_Z_ISR0": "(1 << LIMIT_Z_BIT)",
    "LIMIT_Y_EIMSK": "1",
    "LIMIT_Y_ISRB": "1",
    "LIMIT_Y_ISRA": "1",
    "LIMIT_Y_ISR2": "(1 << LIMIT_Y_BIT)",
    "LIMIT_Y_ISR1": "(1 << LIMIT_Y_BIT)",
    "LIMIT_Y_ISR0": "(1 << LIMIT_Y_BIT)",
    "LIMIT_X_EIMSK": "1",
    "LIMIT_X_ISRB": "1",
    "LIMIT_X_ISRA": "1",
    "LIMIT_X_ISR2": "(1 << LIMIT_X_BIT)",
    "LIMIT_X_ISR1": "(1 << LIMIT_X_BIT)",
    "LIMIT_X_ISR0": "(1 << LIMIT_X_BIT)",
    "DIO137_ISR": "(DIN7_ISR)",
    "DIN7_ISRREG": "EICRA",
    "DIO136_ISR": "(DIN6_ISR)",
    "DIN6_ISRREG": "EICRA",
    "DIO135_ISR": "(DIN5_ISR)",
    "DIN5_ISRREG": "EICRA",
    "DIO134_ISR": "(DIN4_ISR)",
    "DIN4_ISRREG": "EICRA",
    "DIO133_ISR": "(DIN3_ISR)",
    "DIN3_ISRREG": "EICRA",
    "DIO132_ISR": "(DIN2_ISR)",
    "DIN2_ISRREG": "EICRA",
    "DIO131_ISR": "(DIN1_ISR)",
    "DIN1_ISRREG": "EICRA",
    "DIO130_ISR": "(DIN0_ISR)",
    "DIN0_ISRREG": "EICRA",
    "DIO113_ISR": "(CS_RES_ISR)",
    "CS_RES_ISRREG": "EICRA",
    "DIO112_ISR": "(FHOLD_ISR)",
    "FHOLD_ISRREG": "EICRA",
    "DIO111_ISR": "(SAFETY_DOOR_ISR)",
    "SAFETY_DOOR_ISRREG": "EICRA",
    "DIO110_ISR": "(ESTOP_ISR)",
    "ESTOP_ISRREG": "EICRA",
    "DIO109_ISR": "(PROBE_ISR)",
    "PROBE_ISRREG": "EICRA",
    "DIO108_ISR": "(LIMIT_C_ISR)",
    "LIMIT_C_ISRREG": "EICRA",
    "DIO107_ISR": "(LIMIT_B_ISR)",
    "LIMIT_B_ISRREG": "EICRA",
    "DIO106_ISR": "(LIMIT_A_ISR)",
    "LIMIT_A_ISRREG": "EICRA",
    "DIO105_ISR": "(LIMIT_Z2_ISR)",
    "LIMIT_Z2_ISRREG": "EICRA",
    "DIO104_ISR": "(LIMIT_Y2_ISR)",
    "LIMIT_Y2_ISRREG": "EICRA",
    "DIO103_ISR": "(LIMIT_X2_ISR)",
    "LIMIT_X2_ISRREG": "EICRA",
    "DIO102_ISR": "(LIMIT_Z_ISR)",
    "LIMIT_Z_ISRREG": "EICRA",
    "DIO101_ISR": "(LIMIT_Y_ISR)",
    "LIMIT_Y_ISRREG": "EICRA",
    "DIO100_ISR": "(LIMIT_X_ISR)",
    "LIMIT_X_ISRREG": "EICRA",
    "DIO215": "215",
    "SPI2_CS": "215",
    "DIO215_PORT": "(SPI2_CS_PORT)",
    "DIO215_BIT": "(SPI2_CS_BIT)",
    "SPI2_CS_OUTREG": "(__outreg__(SPI2_CS_PORT))",
    "SPI2_CS_INREG": "(__inreg__(SPI2_CS_PORT))",
    "SPI2_CS_DIRREG": "(__dirreg__(SPI2_CS_PORT))",
    "DIO215_OUTREG": "(__outreg__(SPI2_CS_PORT))",
    "DIO215_INREG": "(__inreg__(SPI2_CS_PORT))",
    "DIO215_DIRREG": "(__dirreg__(SPI2_CS_PORT))",
    "DIO214": "214",
    "SPI2_SDO": "214",
    "DIO214_PORT": "(SPI2_SDO_PORT)",
    "DIO214_BIT": "(SPI2_SDO_BIT)",
    "SPI2_SDO_OUTREG": "(__outreg__(SPI2_SDO_PORT))",
    "SPI2_SDO_INREG": "(__inreg__(SPI2_SDO_PORT))",
    "SPI2_SDO_DIRREG": "(__dirreg__(SPI2_SDO_PORT))",
    "DIO214_OUTREG": "(__outreg__(SPI2_SDO_PORT))",
    "DIO214_INREG": "(__inreg__(SPI2_SDO_PORT))",
    "DIO214_DIRREG": "(__dirreg__(SPI2_SDO_PORT))",
    "DIO213": "213",
    "SPI2_SDI": "213",
    "DIO213_PORT": "(SPI2_SDI_PORT)",
    "DIO213_BIT": "(SPI2_SDI_BIT)",
    "SPI2_SDI_OUTREG": "(__outreg__(SPI2_SDI_PORT))",
    "SPI2_SDI_INREG": "(__inreg__(SPI2_SDI_PORT))",
    "SPI2_SDI_DIRREG": "(__dirreg__(SPI2_SDI_PORT))",
    "DIO213_OUTREG": "(__outreg__(SPI2_SDI_PORT))",
    "DIO213_INREG": "(__inreg__(SPI2_SDI_PORT))",
    "DIO213_DIRREG": "(__dirreg__(SPI2_SDI_PORT))",
    "DIO212": "212",
    "SPI2_CLK": "212",
    "DIO212_PORT": "(SPI2_CLK_PORT)",
    "DIO212_BIT": "(SPI2_CLK_BIT)",
    "SPI2_CLK_OUTREG": "(__outreg__(SPI2_CLK_PORT))",
    "SPI2_CLK_INREG": "(__inreg__(SPI2_CLK_PORT))",
    "SPI2_CLK_DIRREG": "(__dirreg__(SPI2_CLK_PORT))",
    "DIO212_OUTREG": "(__outreg__(SPI2_CLK_PORT))",
    "DIO212_INREG": "(__inreg__(SPI2_CLK_PORT))",
    "DIO212_DIRREG": "(__dirreg__(SPI2_CLK_PORT))",
    "DIO211": "211",
    "RX2": "211",
    "DIO211_PORT": "(RX2_PORT)",
    "DIO211_BIT": "(RX2_BIT)",
    "RX2_OUTREG": "(__outreg__(RX2_PORT))",
    "RX2_INREG": "(__inreg__(RX2_PORT))",
    "RX2_DIRREG": "(__dirreg__(RX2_PORT))",
    "DIO211_OUTREG": "(__outreg__(RX2_PORT))",
    "DIO211_INREG": "(__inreg__(RX2_PORT))",
    "DIO211_DIRREG": "(__dirreg__(RX2_PORT))",
    "DIO210": "210",
    "TX2": "210",
    "DIO210_PORT": "(TX2_PORT)",
    "DIO210_BIT": "(TX2_BIT)",
    "TX2_OUTREG": "(__outreg__(TX2_PORT))",
    "TX2_INREG": "(__inreg__(TX2_PORT))",
    "TX2_DIRREG": "(__dirreg__(TX2_PORT))",
    "DIO210_OUTREG": "(__outreg__(TX2_PORT))",
    "DIO210_INREG": "(__inreg__(TX2_PORT))",
    "DIO210_DIRREG": "(__dirreg__(TX2_PORT))",
    "DIO209": "209",
    "I2C_DATA": "209",
    "DIO209_PORT": "(I2C_DATA_PORT)",
    "DIO209_BIT": "(I2C_DATA_BIT)",
    "I2C_DATA_OUTREG": "(__outreg__(I2C_DATA_PORT))",
    "I2C_DATA_INREG": "(__inreg__(I2C_DATA_PORT))",
    "I2C_DATA_DIRREG": "(__dirreg__(I2C_DATA_PORT))",
    "DIO209_OUTREG": "(__outreg__(I2C_DATA_PORT))",
    "DIO209_INREG": "(__inreg__(I2C_DATA_PORT))",
    "DIO209_DIRREG": "(__dirreg__(I2C_DATA_PORT))",
    "DIO208": "208",
    "I2C_CLK": "208",
    "DIO208_PORT": "(I2C_CLK_PORT)",
    "DIO208_BIT": "(I2C_CLK_BIT)",
    "I2C_CLK_OUTREG": "(__outreg__(I2C_CLK_PORT))",
    "I2C_CLK_INREG": "(__inreg__(I2C_CLK_PORT))",
    "I2C_CLK_DIRREG": "(__dirreg__(I2C_CLK_PORT))",
    "DIO208_OUTREG": "(__outreg__(I2C_CLK_PORT))",
    "DIO208_INREG": "(__inreg__(I2C_CLK_PORT))",
    "DIO208_DIRREG": "(__dirreg__(I2C_CLK_PORT))",
    "DIO207": "207",
    "SPI_CS": "207",
    "DIO207_PORT": "(SPI_CS_PORT)",
    "DIO207_BIT": "(SPI_CS_BIT)",
    "SPI_CS_OUTREG": "(__outreg__(SPI_CS_PORT))",
    "SPI_CS_INREG": "(__inreg__(SPI_CS_PORT))",
    "SPI_CS_DIRREG": "(__dirreg__(SPI_CS_PORT))",
    "DIO207_OUTREG": "(__outreg__(SPI_CS_PORT))",
    "DIO207_INREG": "(__inreg__(SPI_CS_PORT))",
    "DIO207_DIRREG": "(__dirreg__(SPI_CS_PORT))",
    "DIO206": "206",
    "SPI_SDO": "206",
    "DIO206_PORT": "(SPI_SDO_PORT)",
    "DIO206_BIT": "(SPI_SDO_BIT)",
    "SPI_SDO_OUTREG": "(__outreg__(SPI_SDO_PORT))",
    "SPI_SDO_INREG": "(__inreg__(SPI_SDO_PORT))",
    "SPI_SDO_DIRREG": "(__dirreg__(SPI_SDO_PORT))",
    "DIO206_OUTREG": "(__outreg__(SPI_SDO_PORT))",
    "DIO206_INREG": "(__inreg__(SPI_SDO_PORT))",
    "DIO206_DIRREG": "(__dirreg__(SPI_SDO_PORT))",
    "DIO205": "205",
    "SPI_SDI": "205",
    "DIO205_PORT": "(SPI_SDI_PORT)",
    "DIO205_BIT": "(SPI_SDI_BIT)",
    "SPI_SDI_OUTREG": "(__outreg__(SPI_SDI_PORT))",
    "SPI_SDI_INREG": "(__inreg__(SPI_SDI_PORT))",
    "SPI_SDI_DIRREG": "(__dirreg__(SPI_SDI_PORT))",
    "DIO205_OUTREG": "(__outreg__(SPI_SDI_PORT))",
    "DIO205_INREG": "(__inreg__(SPI_SDI_PORT))",
    "DIO205_DIRREG": "(__dirreg__(SPI_SDI_PORT))",
    "DIO204": "204",
    "SPI_CLK": "204",
    "DIO204_PORT": "(SPI_CLK_PORT)",
    "DIO204_BIT": "(SPI_CLK_BIT)",
    "SPI_CLK_OUTREG": "(__outreg__(SPI_CLK_PORT))",
    "SPI_CLK_INREG": "(__inreg__(SPI_CLK_PORT))",
    "SPI_CLK_DIRREG": "(__dirreg__(SPI_CLK_PORT))",
    "DIO204_OUTREG": "(__outreg__(SPI_CLK_PORT))",
    "DIO204_INREG": "(__inreg__(SPI_CLK_PORT))",
    "DIO204_DIRREG": "(__dirreg__(SPI_CLK_PORT))",
    "DIO203": "203",
    "USB_DP": "203",
    "DIO203_PORT": "(USB_DP_PORT)",
    "DIO203_BIT": "(USB_DP_BIT)",
    "USB_DP_OUTREG": "(__outreg__(USB_DP_PORT))",
    "USB_DP_INREG": "(__inreg__(USB_DP_PORT))",
    "USB_DP_DIRREG": "(__dirreg__(USB_DP_PORT))",
    "DIO203_OUTREG": "(__outreg__(USB_DP_PORT))",
    "DIO203_INREG": "(__inreg__(USB_DP_PORT))",
    "DIO203_DIRREG": "(__dirreg__(USB_DP_PORT))",
    "DIO202": "202",
    "USB_DM": "202",
    "DIO202_PORT": "(USB_DM_PORT)",
    "DIO202_BIT": "(USB_DM_BIT)",
    "USB_DM_OUTREG": "(__outreg__(USB_DM_PORT))",
    "USB_DM_INREG": "(__inreg__(USB_DM_PORT))",
    "USB_DM_DIRREG": "(__dirreg__(USB_DM_PORT))",
    "DIO202_OUTREG": "(__outreg__(USB_DM_PORT))",
    "DIO202_INREG": "(__inreg__(USB_DM_PORT))",
    "DIO202_DIRREG": "(__dirreg__(USB_DM_PORT))",
    "DIO201": "201",
    "RX": "201",
    "DIO201_PORT": "(RX_PORT)",
    "DIO201_BIT": "(RX_BIT)",
    "RX_OUTREG": "(__outreg__(RX_PORT))",
    "RX_INREG": "(__inreg__(RX_PORT))",
    "RX_DIRREG": "(__dirreg__(RX_PORT))",
    "DIO201_OUTREG": "(__outreg__(RX_PORT))",
    "DIO201_INREG": "(__inreg__(RX_PORT))",
    "DIO201_DIRREG": "(__dirreg__(RX_PORT))",
    "DIO200": "200",
    "TX": "200",
    "DIO200_PORT": "(TX_PORT)",
    "DIO200_BIT": "(TX_BIT)",
    "TX_OUTREG": "(__outreg__(TX_PORT))",
    "TX_INREG": "(__inreg__(TX_PORT))",
    "TX_DIRREG": "(__dirreg__(TX_PORT))",
    "DIO200_OUTREG": "(__outreg__(TX_PORT))",
    "DIO200_INREG": "(__inreg__(TX_PORT))",
    "DIO200_DIRREG": "(__dirreg__(TX_PORT))",
    "DIO179": "179",
    "DIN49": "179",
    "DIO179_PORT": "(DIN49_PORT)",
    "DIO179_BIT": "(DIN49_BIT)",
    "DIN49_OUTREG": "(__outreg__(DIN49_PORT))",
    "DIN49_INREG": "(__inreg__(DIN49_PORT))",
    "DIN49_DIRREG": "(__dirreg__(DIN49_PORT))",
    "DIO179_OUTREG": "(__outreg__(DIN49_PORT))",
    "DIO179_INREG": "(__inreg__(DIN49_PORT))",
    "DIO179_DIRREG": "(__dirreg__(DIN49_PORT))",
    "DIO178": "178",
    "DIN48": "178",
    "DIO178_PORT": "(DIN48_PORT)",
    "DIO178_BIT": "(DIN48_BIT)",
    "DIN48_OUTREG": "(__outreg__(DIN48_PORT))",
    "DIN48_INREG": "(__inreg__(DIN48_PORT))",
    "DIN48_DIRREG": "(__dirreg__(DIN48_PORT))",
    "DIO178_OUTREG": "(__outreg__(DIN48_PORT))",
    "DIO178_INREG": "(__inreg__(DIN48_PORT))",
    "DIO178_DIRREG": "(__dirreg__(DIN48_PORT))",
    "DIO177": "177",
    "DIN47": "177",
    "DIO177_PORT": "(DIN47_PORT)",
    "DIO177_BIT": "(DIN47_BIT)",
    "DIN47_OUTREG": "(__outreg__(DIN47_PORT))",
    "DIN47_INREG": "(__inreg__(DIN47_PORT))",
    "DIN47_DIRREG": "(__dirreg__(DIN47_PORT))",
    "DIO177_OUTREG": "(__outreg__(DIN47_PORT))",
    "DIO177_INREG": "(__inreg__(DIN47_PORT))",
    "DIO177_DIRREG": "(__dirreg__(DIN47_PORT))",
    "DIO176": "176",
    "DIN46": "176",
    "DIO176_PORT": "(DIN46_PORT)",
    "DIO176_BIT": "(DIN46_BIT)",
    "DIN46_OUTREG": "(__outreg__(DIN46_PORT))",
    "DIN46_INREG": "(__inreg__(DIN46_PORT))",
    "DIN46_DIRREG": "(__dirreg__(DIN46_PORT))",
    "DIO176_OUTREG": "(__outreg__(DIN46_PORT))",
    "DIO176_INREG": "(__inreg__(DIN46_PORT))",
    "DIO176_DIRREG": "(__dirreg__(DIN46_PORT))",
    "DIO175": "175",
    "DIN45": "175",
    "DIO175_PORT": "(DIN45_PORT)",
    "DIO175_BIT": "(DIN45_BIT)",
    "DIN45_OUTREG": "(__outreg__(DIN45_PORT))",
    "DIN45_INREG": "(__inreg__(DIN45_PORT))",
    "DIN45_DIRREG": "(__dirreg__(DIN45_PORT))",
    "DIO175_OUTREG": "(__outreg__(DIN45_PORT))",
    "DIO175_INREG": "(__inreg__(DIN45_PORT))",
    "DIO175_DIRREG": "(__dirreg__(DIN45_PORT))",
    "DIO174": "174",
    "DIN44": "174",
    "DIO174_PORT": "(DIN44_PORT)",
    "DIO174_BIT": "(DIN44_BIT)",
    "DIN44_OUTREG": "(__outreg__(DIN44_PORT))",
    "DIN44_INREG": "(__inreg__(DIN44_PORT))",
    "DIN44_DIRREG": "(__dirreg__(DIN44_PORT))",
    "DIO174_OUTREG": "(__outreg__(DIN44_PORT))",
    "DIO174_INREG": "(__inreg__(DIN44_PORT))",
    "DIO174_DIRREG": "(__dirreg__(DIN44_PORT))",
    "DIO173": "173",
    "DIN43": "173",
    "DIO173_PORT": "(DIN43_PORT)",
    "DIO173_BIT": "(DIN43_BIT)",
    "DIN43_OUTREG": "(__outreg__(DIN43_PORT))",
    "DIN43_INREG": "(__inreg__(DIN43_PORT))",
    "DIN43_DIRREG": "(__dirreg__(DIN43_PORT))",
    "DIO173_OUTREG": "(__outreg__(DIN43_PORT))",
    "DIO173_INREG": "(__inreg__(DIN43_PORT))",
    "DIO173_DIRREG": "(__dirreg__(DIN43_PORT))",
    "DIO172": "172",
    "DIN42": "172",
    "DIO172_PORT": "(DIN42_PORT)",
    "DIO172_BIT": "(DIN42_BIT)",
    "DIN42_OUTREG": "(__outreg__(DIN42_PORT))",
    "DIN42_INREG": "(__inreg__(DIN42_PORT))",
    "DIN42_DIRREG": "(__dirreg__(DIN42_PORT))",
    "DIO172_OUTREG": "(__outreg__(DIN42_PORT))",
    "DIO172_INREG": "(__inreg__(DIN42_PORT))",
    "DIO172_DIRREG": "(__dirreg__(DIN42_PORT))",
    "DIO171": "171",
    "DIN41": "171",
    "DIO171_PORT": "(DIN41_PORT)",
    "DIO171_BIT": "(DIN41_BIT)",
    "DIN41_OUTREG": "(__outreg__(DIN41_PORT))",
    "DIN41_INREG": "(__inreg__(DIN41_PORT))",
    "DIN41_DIRREG": "(__dirreg__(DIN41_PORT))",
    "DIO171_OUTREG": "(__outreg__(DIN41_PORT))",
    "DIO171_INREG": "(__inreg__(DIN41_PORT))",
    "DIO171_DIRREG": "(__dirreg__(DIN41_PORT))",
    "DIO170": "170",
    "DIN40": "170",
    "DIO170_PORT": "(DIN40_PORT)",
    "DIO170_BIT": "(DIN40_BIT)",
    "DIN40_OUTREG": "(__outreg__(DIN40_PORT))",
    "DIN40_INREG": "(__inreg__(DIN40_PORT))",
    "DIN40_DIRREG": "(__dirreg__(DIN40_PORT))",
    "DIO170_OUTREG": "(__outreg__(DIN40_PORT))",
    "DIO170_INREG": "(__inreg__(DIN40_PORT))",
    "DIO170_DIRREG": "(__dirreg__(DIN40_PORT))",
    "DIO169": "169",
    "DIN39": "169",
    "DIO169_PORT": "(DIN39_PORT)",
    "DIO169_BIT": "(DIN39_BIT)",
    "DIN39_OUTREG": "(__outreg__(DIN39_PORT))",
    "DIN39_INREG": "(__inreg__(DIN39_PORT))",
    "DIN39_DIRREG": "(__dirreg__(DIN39_PORT))",
    "DIO169_OUTREG": "(__outreg__(DIN39_PORT))",
    "DIO169_INREG": "(__inreg__(DIN39_PORT))",
    "DIO169_DIRREG": "(__dirreg__(DIN39_PORT))",
    "DIO168": "168",
    "DIN38": "168",
    "DIO168_PORT": "(DIN38_PORT)",
    "DIO168_BIT": "(DIN38_BIT)",
    "DIN38_OUTREG": "(__outreg__(DIN38_PORT))",
    "DIN38_INREG": "(__inreg__(DIN38_PORT))",
    "DIN38_DIRREG": "(__dirreg__(DIN38_PORT))",
    "DIO168_OUTREG": "(__outreg__(DIN38_PORT))",
    "DIO168_INREG": "(__inreg__(DIN38_PORT))",
    "DIO168_DIRREG": "(__dirreg__(DIN38_PORT))",
    "DIO167": "167",
    "DIN37": "167",
    "DIO167_PORT": "(DIN37_PORT)",
    "DIO167_BIT": "(DIN37_BIT)",
    "DIN37_OUTREG": "(__outreg__(DIN37_PORT))",
    "DIN37_INREG": "(__inreg__(DIN37_PORT))",
    "DIN37_DIRREG": "(__dirreg__(DIN37_PORT))",
    "DIO167_OUTREG": "(__outreg__(DIN37_PORT))",
    "DIO167_INREG": "(__inreg__(DIN37_PORT))",
    "DIO167_DIRREG": "(__dirreg__(DIN37_PORT))",
    "DIO166": "166",
    "DIN36": "166",
    "DIO166_PORT": "(DIN36_PORT)",
    "DIO166_BIT": "(DIN36_BIT)",
    "DIN36_OUTREG": "(__outreg__(DIN36_PORT))",
    "DIN36_INREG": "(__inreg__(DIN36_PORT))",
    "DIN36_DIRREG": "(__dirreg__(DIN36_PORT))",
    "DIO166_OUTREG": "(__outreg__(DIN36_PORT))",
    "DIO166_INREG": "(__inreg__(DIN36_PORT))",
    "DIO166_DIRREG": "(__dirreg__(DIN36_PORT))",
    "DIO165": "165",
    "DIN35": "165",
    "DIO165_PORT": "(DIN35_PORT)",
    "DIO165_BIT": "(DIN35_BIT)",
    "DIN35_OUTREG": "(__outreg__(DIN35_PORT))",
    "DIN35_INREG": "(__inreg__(DIN35_PORT))",
    "DIN35_DIRREG": "(__dirreg__(DIN35_PORT))",
    "DIO165_OUTREG": "(__outreg__(DIN35_PORT))",
    "DIO165_INREG": "(__inreg__(DIN35_PORT))",
    "DIO165_DIRREG": "(__dirreg__(DIN35_PORT))",
    "DIO164": "164",
    "DIN34": "164",
    "DIO164_PORT": "(DIN34_PORT)",
    "DIO164_BIT": "(DIN34_BIT)",
    "DIN34_OUTREG": "(__outreg__(DIN34_PORT))",
    "DIN34_INREG": "(__inreg__(DIN34_PORT))",
    "DIN34_DIRREG": "(__dirreg__(DIN34_PORT))",
    "DIO164_OUTREG": "(__outreg__(DIN34_PORT))",
    "DIO164_INREG": "(__inreg__(DIN34_PORT))",
    "DIO164_DIRREG": "(__dirreg__(DIN34_PORT))",
    "DIO163": "163",
    "DIN33": "163",
    "DIO163_PORT": "(DIN33_PORT)",
    "DIO163_BIT": "(DIN33_BIT)",
    "DIN33_OUTREG": "(__outreg__(DIN33_PORT))",
    "DIN33_INREG": "(__inreg__(DIN33_PORT))",
    "DIN33_DIRREG": "(__dirreg__(DIN33_PORT))",
    "DIO163_OUTREG": "(__outreg__(DIN33_PORT))",
    "DIO163_INREG": "(__inreg__(DIN33_PORT))",
    "DIO163_DIRREG": "(__dirreg__(DIN33_PORT))",
    "DIO162": "162",
    "DIN32": "162",
    "DIO162_PORT": "(DIN32_PORT)",
    "DIO162_BIT": "(DIN32_BIT)",
    "DIN32_OUTREG": "(__outreg__(DIN32_PORT))",
    "DIN32_INREG": "(__inreg__(DIN32_PORT))",
    "DIN32_DIRREG": "(__dirreg__(DIN32_PORT))",
    "DIO162_OUTREG": "(__outreg__(DIN32_PORT))",
    "DIO162_INREG": "(__inreg__(DIN32_PORT))",
    "DIO162_DIRREG": "(__dirreg__(DIN32_PORT))",
    "DIO161": "161",
    "DIN31": "161",
    "DIO161_PORT": "(DIN31_PORT)",
    "DIO161_BIT": "(DIN31_BIT)",
    "DIN31_OUTREG": "(__outreg__(DIN31_PORT))",
    "DIN31_INREG": "(__inreg__(DIN31_PORT))",
    "DIN31_DIRREG": "(__dirreg__(DIN31_PORT))",
    "DIO161_OUTREG": "(__outreg__(DIN31_PORT))",
    "DIO161_INREG": "(__inreg__(DIN31_PORT))",
    "DIO161_DIRREG": "(__dirreg__(DIN31_PORT))",
    "DIO160": "160",
    "DIN30": "160",
    "DIO160_PORT": "(DIN30_PORT)",
    "DIO160_BIT": "(DIN30_BIT)",
    "DIN30_OUTREG": "(__outreg__(DIN30_PORT))",
    "DIN30_INREG": "(__inreg__(DIN30_PORT))",
    "DIN30_DIRREG": "(__dirreg__(DIN30_PORT))",
    "DIO160_OUTREG": "(__outreg__(DIN30_PORT))",
    "DIO160_INREG": "(__inreg__(DIN30_PORT))",
    "DIO160_DIRREG": "(__dirreg__(DIN30_PORT))",
    "DIO159": "159",
    "DIN29": "159",
    "DIO159_PORT": "(DIN29_PORT)",
    "DIO159_BIT": "(DIN29_BIT)",
    "DIN29_OUTREG": "(__outreg__(DIN29_PORT))",
    "DIN29_INREG": "(__inreg__(DIN29_PORT))",
    "DIN29_DIRREG": "(__dirreg__(DIN29_PORT))",
    "DIO159_OUTREG": "(__outreg__(DIN29_PORT))",
    "DIO159_INREG": "(__inreg__(DIN29_PORT))",
    "DIO159_DIRREG": "(__dirreg__(DIN29_PORT))",
    "DIO158": "158",
    "DIN28": "158",
    "DIO158_PORT": "(DIN28_PORT)",
    "DIO158_BIT": "(DIN28_BIT)",
    "DIN28_OUTREG": "(__outreg__(DIN28_PORT))",
    "DIN28_INREG": "(__inreg__(DIN28_PORT))",
    "DIN28_DIRREG": "(__dirreg__(DIN28_PORT))",
    "DIO158_OUTREG": "(__outreg__(DIN28_PORT))",
    "DIO158_INREG": "(__inreg__(DIN28_PORT))",
    "DIO158_DIRREG": "(__dirreg__(DIN28_PORT))",
    "DIO157": "157",
    "DIN27": "157",
    "DIO157_PORT": "(DIN27_PORT)",
    "DIO157_BIT": "(DIN27_BIT)",
    "DIN27_OUTREG": "(__outreg__(DIN27_PORT))",
    "DIN27_INREG": "(__inreg__(DIN27_PORT))",
    "DIN27_DIRREG": "(__dirreg__(DIN27_PORT))",
    "DIO157_OUTREG": "(__outreg__(DIN27_PORT))",
    "DIO157_INREG": "(__inreg__(DIN27_PORT))",
    "DIO157_DIRREG": "(__dirreg__(DIN27_PORT))",
    "DIO156": "156",
    "DIN26": "156",
    "DIO156_PORT": "(DIN26_PORT)",
    "DIO156_BIT": "(DIN26_BIT)",
    "DIN26_OUTREG": "(__outreg__(DIN26_PORT))",
    "DIN26_INREG": "(__inreg__(DIN26_PORT))",
    "DIN26_DIRREG": "(__dirreg__(DIN26_PORT))",
    "DIO156_OUTREG": "(__outreg__(DIN26_PORT))",
    "DIO156_INREG": "(__inreg__(DIN26_PORT))",
    "DIO156_DIRREG": "(__dirreg__(DIN26_PORT))",
    "DIO155": "155",
    "DIN25": "155",
    "DIO155_PORT": "(DIN25_PORT)",
    "DIO155_BIT": "(DIN25_BIT)",
    "DIN25_OUTREG": "(__outreg__(DIN25_PORT))",
    "DIN25_INREG": "(__inreg__(DIN25_PORT))",
    "DIN25_DIRREG": "(__dirreg__(DIN25_PORT))",
    "DIO155_OUTREG": "(__outreg__(DIN25_PORT))",
    "DIO155_INREG": "(__inreg__(DIN25_PORT))",
    "DIO155_DIRREG": "(__dirreg__(DIN25_PORT))",
    "DIO154": "154",
    "DIN24": "154",
    "DIO154_PORT": "(DIN24_PORT)",
    "DIO154_BIT": "(DIN24_BIT)",
    "DIN24_OUTREG": "(__outreg__(DIN24_PORT))",
    "DIN24_INREG": "(__inreg__(DIN24_PORT))",
    "DIN24_DIRREG": "(__dirreg__(DIN24_PORT))",
    "DIO154_OUTREG": "(__outreg__(DIN24_PORT))",
    "DIO154_INREG": "(__inreg__(DIN24_PORT))",
    "DIO154_DIRREG": "(__dirreg__(DIN24_PORT))",
    "DIO153": "153",
    "DIN23": "153",
    "DIO153_PORT": "(DIN23_PORT)",
    "DIO153_BIT": "(DIN23_BIT)",
    "DIN23_OUTREG": "(__outreg__(DIN23_PORT))",
    "DIN23_INREG": "(__inreg__(DIN23_PORT))",
    "DIN23_DIRREG": "(__dirreg__(DIN23_PORT))",
    "DIO153_OUTREG": "(__outreg__(DIN23_PORT))",
    "DIO153_INREG": "(__inreg__(DIN23_PORT))",
    "DIO153_DIRREG": "(__dirreg__(DIN23_PORT))",
    "DIO152": "152",
    "DIN22": "152",
    "DIO152_PORT": "(DIN22_PORT)",
    "DIO152_BIT": "(DIN22_BIT)",
    "DIN22_OUTREG": "(__outreg__(DIN22_PORT))",
    "DIN22_INREG": "(__inreg__(DIN22_PORT))",
    "DIN22_DIRREG": "(__dirreg__(DIN22_PORT))",
    "DIO152_OUTREG": "(__outreg__(DIN22_PORT))",
    "DIO152_INREG": "(__inreg__(DIN22_PORT))",
    "DIO152_DIRREG": "(__dirreg__(DIN22_PORT))",
    "DIO151": "151",
    "DIN21": "151",
    "DIO151_PORT": "(DIN21_PORT)",
    "DIO151_BIT": "(DIN21_BIT)",
    "DIN21_OUTREG": "(__outreg__(DIN21_PORT))",
    "DIN21_INREG": "(__inreg__(DIN21_PORT))",
    "DIN21_DIRREG": "(__dirreg__(DIN21_PORT))",
    "DIO151_OUTREG": "(__outreg__(DIN21_PORT))",
    "DIO151_INREG": "(__inreg__(DIN21_PORT))",
    "DIO151_DIRREG": "(__dirreg__(DIN21_PORT))",
    "DIO150": "150",
    "DIN20": "150",
    "DIO150_PORT": "(DIN20_PORT)",
    "DIO150_BIT": "(DIN20_BIT)",
    "DIN20_OUTREG": "(__outreg__(DIN20_PORT))",
    "DIN20_INREG": "(__inreg__(DIN20_PORT))",
    "DIN20_DIRREG": "(__dirreg__(DIN20_PORT))",
    "DIO150_OUTREG": "(__outreg__(DIN20_PORT))",
    "DIO150_INREG": "(__inreg__(DIN20_PORT))",
    "DIO150_DIRREG": "(__dirreg__(DIN20_PORT))",
    "DIO149": "149",
    "DIN19": "149",
    "DIO149_PORT": "(DIN19_PORT)",
    "DIO149_BIT": "(DIN19_BIT)",
    "DIN19_OUTREG": "(__outreg__(DIN19_PORT))",
    "DIN19_INREG": "(__inreg__(DIN19_PORT))",
    "DIN19_DIRREG": "(__dirreg__(DIN19_PORT))",
    "DIO149_OUTREG": "(__outreg__(DIN19_PORT))",
    "DIO149_INREG": "(__inreg__(DIN19_PORT))",
    "DIO149_DIRREG": "(__dirreg__(DIN19_PORT))",
    "DIO148": "148",
    "DIN18": "148",
    "DIO148_PORT": "(DIN18_PORT)",
    "DIO148_BIT": "(DIN18_BIT)",
    "DIN18_OUTREG": "(__outreg__(DIN18_PORT))",
    "DIN18_INREG": "(__inreg__(DIN18_PORT))",
    "DIN18_DIRREG": "(__dirreg__(DIN18_PORT))",
    "DIO148_OUTREG": "(__outreg__(DIN18_PORT))",
    "DIO148_INREG": "(__inreg__(DIN18_PORT))",
    "DIO148_DIRREG": "(__dirreg__(DIN18_PORT))",
    "DIO147": "147",
    "DIN17": "147",
    "DIO147_PORT": "(DIN17_PORT)",
    "DIO147_BIT": "(DIN17_BIT)",
    "DIN17_OUTREG": "(__outreg__(DIN17_PORT))",
    "DIN17_INREG": "(__inreg__(DIN17_PORT))",
    "DIN17_DIRREG": "(__dirreg__(DIN17_PORT))",
    "DIO147_OUTREG": "(__outreg__(DIN17_PORT))",
    "DIO147_INREG": "(__inreg__(DIN17_PORT))",
    "DIO147_DIRREG": "(__dirreg__(DIN17_PORT))",
    "DIO146": "146",
    "DIN16": "146",
    "DIO146_PORT": "(DIN16_PORT)",
    "DIO146_BIT": "(DIN16_BIT)",
    "DIN16_OUTREG": "(__outreg__(DIN16_PORT))",
    "DIN16_INREG": "(__inreg__(DIN16_PORT))",
    "DIN16_DIRREG": "(__dirreg__(DIN16_PORT))",
    "DIO146_OUTREG": "(__outreg__(DIN16_PORT))",
    "DIO146_INREG": "(__inreg__(DIN16_PORT))",
    "DIO146_DIRREG": "(__dirreg__(DIN16_PORT))",
    "DIO145": "145",
    "DIN15": "145",
    "DIO145_PORT": "(DIN15_PORT)",
    "DIO145_BIT": "(DIN15_BIT)",
    "DIN15_OUTREG": "(__outreg__(DIN15_PORT))",
    "DIN15_INREG": "(__inreg__(DIN15_PORT))",
    "DIN15_DIRREG": "(__dirreg__(DIN15_PORT))",
    "DIO145_OUTREG": "(__outreg__(DIN15_PORT))",
    "DIO145_INREG": "(__inreg__(DIN15_PORT))",
    "DIO145_DIRREG": "(__dirreg__(DIN15_PORT))",
    "DIO144": "144",
    "DIN14": "144",
    "DIO144_PORT": "(DIN14_PORT)",
    "DIO144_BIT": "(DIN14_BIT)",
    "DIN14_OUTREG": "(__outreg__(DIN14_PORT))",
    "DIN14_INREG": "(__inreg__(DIN14_PORT))",
    "DIN14_DIRREG": "(__dirreg__(DIN14_PORT))",
    "DIO144_OUTREG": "(__outreg__(DIN14_PORT))",
    "DIO144_INREG": "(__inreg__(DIN14_PORT))",
    "DIO144_DIRREG": "(__dirreg__(DIN14_PORT))",
    "DIO143": "143",
    "DIN13": "143",
    "DIO143_PORT": "(DIN13_PORT)",
    "DIO143_BIT": "(DIN13_BIT)",
    "DIN13_OUTREG": "(__outreg__(DIN13_PORT))",
    "DIN13_INREG": "(__inreg__(DIN13_PORT))",
    "DIN13_DIRREG": "(__dirreg__(DIN13_PORT))",
    "DIO143_OUTREG": "(__outreg__(DIN13_PORT))",
    "DIO143_INREG": "(__inreg__(DIN13_PORT))",
    "DIO143_DIRREG": "(__dirreg__(DIN13_PORT))",
    "DIO142": "142",
    "DIN12": "142",
    "DIO142_PORT": "(DIN12_PORT)",
    "DIO142_BIT": "(DIN12_BIT)",
    "DIN12_OUTREG": "(__outreg__(DIN12_PORT))",
    "DIN12_INREG": "(__inreg__(DIN12_PORT))",
    "DIN12_DIRREG": "(__dirreg__(DIN12_PORT))",
    "DIO142_OUTREG": "(__outreg__(DIN12_PORT))",
    "DIO142_INREG": "(__inreg__(DIN12_PORT))",
    "DIO142_DIRREG": "(__dirreg__(DIN12_PORT))",
    "DIO141": "141",
    "DIN11": "141",
    "DIO141_PORT": "(DIN11_PORT)",
    "DIO141_BIT": "(DIN11_BIT)",
    "DIN11_OUTREG": "(__outreg__(DIN11_PORT))",
    "DIN11_INREG": "(__inreg__(DIN11_PORT))",
    "DIN11_DIRREG": "(__dirreg__(DIN11_PORT))",
    "DIO141_OUTREG": "(__outreg__(DIN11_PORT))",
    "DIO141_INREG": "(__inreg__(DIN11_PORT))",
    "DIO141_DIRREG": "(__dirreg__(DIN11_PORT))",
    "DIO140": "140",
    "DIN10": "140",
    "DIO140_PORT": "(DIN10_PORT)",
    "DIO140_BIT": "(DIN10_BIT)",
    "DIN10_OUTREG": "(__outreg__(DIN10_PORT))",
    "DIN10_INREG": "(__inreg__(DIN10_PORT))",
    "DIN10_DIRREG": "(__dirreg__(DIN10_PORT))",
    "DIO140_OUTREG": "(__outreg__(DIN10_PORT))",
    "DIO140_INREG": "(__inreg__(DIN10_PORT))",
    "DIO140_DIRREG": "(__dirreg__(DIN10_PORT))",
    "DIO139": "139",
    "DIN9": "139",
    "DIO139_PORT": "(DIN9_PORT)",
    "DIO139_BIT": "(DIN9_BIT)",
    "DIN9_OUTREG": "(__outreg__(DIN9_PORT))",
    "DIN9_INREG": "(__inreg__(DIN9_PORT))",
    "DIN9_DIRREG": "(__dirreg__(DIN9_PORT))",
    "DIO139_OUTREG": "(__outreg__(DIN9_PORT))",
    "DIO139_INREG": "(__inreg__(DIN9_PORT))",
    "DIO139_DIRREG": "(__dirreg__(DIN9_PORT))",
    "DIO138": "138",
    "DIN8": "138",
    "DIO138_PORT": "(DIN8_PORT)",
    "DIO138_BIT": "(DIN8_BIT)",
    "DIN8_OUTREG": "(__outreg__(DIN8_PORT))",
    "DIN8_INREG": "(__inreg__(DIN8_PORT))",
    "DIN8_DIRREG": "(__dirreg__(DIN8_PORT))",
    "DIO138_OUTREG": "(__outreg__(DIN8_PORT))",
    "DIO138_INREG": "(__inreg__(DIN8_PORT))",
    "DIO138_DIRREG": "(__dirreg__(DIN8_PORT))",
    "DIO137": "137",
    "DIN7": "137",
    "DIO137_PORT": "(DIN7_PORT)",
    "DIO137_BIT": "(DIN7_BIT)",
    "DIN7_OUTREG": "(__outreg__(DIN7_PORT))",
    "DIN7_INREG": "(__inreg__(DIN7_PORT))",
    "DIN7_DIRREG": "(__dirreg__(DIN7_PORT))",
    "DIO137_OUTREG": "(__outreg__(DIN7_PORT))",
    "DIO137_INREG": "(__inreg__(DIN7_PORT))",
    "DIO137_DIRREG": "(__dirreg__(DIN7_PORT))",
    "DIO136": "136",
    "DIN6": "136",
    "DIO136_PORT": "(DIN6_PORT)",
    "DIO136_BIT": "(DIN6_BIT)",
    "DIN6_OUTREG": "(__outreg__(DIN6_PORT))",
    "DIN6_INREG": "(__inreg__(DIN6_PORT))",
    "DIN6_DIRREG": "(__dirreg__(DIN6_PORT))",
    "DIO136_OUTREG": "(__outreg__(DIN6_PORT))",
    "DIO136_INREG": "(__inreg__(DIN6_PORT))",
    "DIO136_DIRREG": "(__dirreg__(DIN6_PORT))",
    "DIO135": "135",
    "DIN5": "135",
    "DIO135_PORT": "(DIN5_PORT)",
    "DIO135_BIT": "(DIN5_BIT)",
    "DIN5_OUTREG": "(__outreg__(DIN5_PORT))",
    "DIN5_INREG": "(__inreg__(DIN5_PORT))",
    "DIN5_DIRREG": "(__dirreg__(DIN5_PORT))",
    "DIO135_OUTREG": "(__outreg__(DIN5_PORT))",
    "DIO135_INREG": "(__inreg__(DIN5_PORT))",
    "DIO135_DIRREG": "(__dirreg__(DIN5_PORT))",
    "DIO134": "134",
    "DIN4": "134",
    "DIO134_PORT": "(DIN4_PORT)",
    "DIO134_BIT": "(DIN4_BIT)",
    "DIN4_OUTREG": "(__outreg__(DIN4_PORT))",
    "DIN4_INREG": "(__inreg__(DIN4_PORT))",
    "DIN4_DIRREG": "(__dirreg__(DIN4_PORT))",
    "DIO134_OUTREG": "(__outreg__(DIN4_PORT))",
    "DIO134_INREG": "(__inreg__(DIN4_PORT))",
    "DIO134_DIRREG": "(__dirreg__(DIN4_PORT))",
    "DIO133": "133",
    "DIN3": "133",
    "DIO133_PORT": "(DIN3_PORT)",
    "DIO133_BIT": "(DIN3_BIT)",
    "DIN3_OUTREG": "(__outreg__(DIN3_PORT))",
    "DIN3_INREG": "(__inreg__(DIN3_PORT))",
    "DIN3_DIRREG": "(__dirreg__(DIN3_PORT))",
    "DIO133_OUTREG": "(__outreg__(DIN3_PORT))",
    "DIO133_INREG": "(__inreg__(DIN3_PORT))",
    "DIO133_DIRREG": "(__dirreg__(DIN3_PORT))",
    "DIO132": "132",
    "DIN2": "132",
    "DIO132_PORT": "(DIN2_PORT)",
    "DIO132_BIT": "(DIN2_BIT)",
    "DIN2_OUTREG": "(__outreg__(DIN2_PORT))",
    "DIN2_INREG": "(__inreg__(DIN2_PORT))",
    "DIN2_DIRREG": "(__dirreg__(DIN2_PORT))",
    "DIO132_OUTREG": "(__outreg__(DIN2_PORT))",
    "DIO132_INREG": "(__inreg__(DIN2_PORT))",
    "DIO132_DIRREG": "(__dirreg__(DIN2_PORT))",
    "DIO131": "131",
    "DIN1": "131",
    "DIO131_PORT": "(DIN1_PORT)",
    "DIO131_BIT": "(DIN1_BIT)",
    "DIN1_OUTREG": "(__outreg__(DIN1_PORT))",
    "DIN1_INREG": "(__inreg__(DIN1_PORT))",
    "DIN1_DIRREG": "(__dirreg__(DIN1_PORT))",
    "DIO131_OUTREG": "(__outreg__(DIN1_PORT))",
    "DIO131_INREG": "(__inreg__(DIN1_PORT))",
    "DIO131_DIRREG": "(__dirreg__(DIN1_PORT))",
    "DIO130": "130",
    "DIN0": "130",
    "DIO130_PORT": "(DIN0_PORT)",
    "DIO130_BIT": "(DIN0_BIT)",
    "DIN0_OUTREG": "(__outreg__(DIN0_PORT))",
    "DIN0_INREG": "(__inreg__(DIN0_PORT))",
    "DIN0_DIRREG": "(__dirreg__(DIN0_PORT))",
    "DIO130_OUTREG": "(__outreg__(DIN0_PORT))",
    "DIO130_INREG": "(__inreg__(DIN0_PORT))",
    "DIO130_DIRREG": "(__dirreg__(DIN0_PORT))",
    "DIO129": "129",
    "ANALOG15": "129",
    "DIO129_PORT": "(ANALOG15_PORT)",
    "DIO129_BIT": "(ANALOG15_BIT)",
    "ANALOG15_OUTREG": "(__outreg__(ANALOG15_PORT))",
    "ANALOG15_INREG": "(__inreg__(ANALOG15_PORT))",
    "ANALOG15_DIRREG": "(__dirreg__(ANALOG15_PORT))",
    "DIO129_OUTREG": "(__outreg__(ANALOG15_PORT))",
    "DIO129_INREG": "(__inreg__(ANALOG15_PORT))",
    "DIO129_DIRREG": "(__dirreg__(ANALOG15_PORT))",
    "DIO128": "128",
    "ANALOG14": "128",
    "DIO128_PORT": "(ANALOG14_PORT)",
    "DIO128_BIT": "(ANALOG14_BIT)",
    "ANALOG14_OUTREG": "(__outreg__(ANALOG14_PORT))",
    "ANALOG14_INREG": "(__inreg__(ANALOG14_PORT))",
    "ANALOG14_DIRREG": "(__dirreg__(ANALOG14_PORT))",
    "DIO128_OUTREG": "(__outreg__(ANALOG14_PORT))",
    "DIO128_INREG": "(__inreg__(ANALOG14_PORT))",
    "DIO128_DIRREG": "(__dirreg__(ANALOG14_PORT))",
    "DIO127": "127",
    "ANALOG13": "127",
    "DIO127_PORT": "(ANALOG13_PORT)",
    "DIO127_BIT": "(ANALOG13_BIT)",
    "ANALOG13_OUTREG": "(__outreg__(ANALOG13_PORT))",
    "ANALOG13_INREG": "(__inreg__(ANALOG13_PORT))",
    "ANALOG13_DIRREG": "(__dirreg__(ANALOG13_PORT))",
    "DIO127_OUTREG": "(__outreg__(ANALOG13_PORT))",
    "DIO127_INREG": "(__inreg__(ANALOG13_PORT))",
    "DIO127_DIRREG": "(__dirreg__(ANALOG13_PORT))",
    "DIO126": "126",
    "ANALOG12": "126",
    "DIO126_PORT": "(ANALOG12_PORT)",
    "DIO126_BIT": "(ANALOG12_BIT)",
    "ANALOG12_OUTREG": "(__outreg__(ANALOG12_PORT))",
    "ANALOG12_INREG": "(__inreg__(ANALOG12_PORT))",
    "ANALOG12_DIRREG": "(__dirreg__(ANALOG12_PORT))",
    "DIO126_OUTREG": "(__outreg__(ANALOG12_PORT))",
    "DIO126_INREG": "(__inreg__(ANALOG12_PORT))",
    "DIO126_DIRREG": "(__dirreg__(ANALOG12_PORT))",
    "DIO125": "125",
    "ANALOG11": "125",
    "DIO125_PORT": "(ANALOG11_PORT)",
    "DIO125_BIT": "(ANALOG11_BIT)",
    "ANALOG11_OUTREG": "(__outreg__(ANALOG11_PORT))",
    "ANALOG11_INREG": "(__inreg__(ANALOG11_PORT))",
    "ANALOG11_DIRREG": "(__dirreg__(ANALOG11_PORT))",
    "DIO125_OUTREG": "(__outreg__(ANALOG11_PORT))",
    "DIO125_INREG": "(__inreg__(ANALOG11_PORT))",
    "DIO125_DIRREG": "(__dirreg__(ANALOG11_PORT))",
    "DIO124": "124",
    "ANALOG10": "124",
    "DIO124_PORT": "(ANALOG10_PORT)",
    "DIO124_BIT": "(ANALOG10_BIT)",
    "ANALOG10_OUTREG": "(__outreg__(ANALOG10_PORT))",
    "ANALOG10_INREG": "(__inreg__(ANALOG10_PORT))",
    "ANALOG10_DIRREG": "(__dirreg__(ANALOG10_PORT))",
    "DIO124_OUTREG": "(__outreg__(ANALOG10_PORT))",
    "DIO124_INREG": "(__inreg__(ANALOG10_PORT))",
    "DIO124_DIRREG": "(__dirreg__(ANALOG10_PORT))",
    "DIO123": "123",
    "ANALOG9": "123",
    "DIO123_PORT": "(ANALOG9_PORT)",
    "DIO123_BIT": "(ANALOG9_BIT)",
    "ANALOG9_OUTREG": "(__outreg__(ANALOG9_PORT))",
    "ANALOG9_INREG": "(__inreg__(ANALOG9_PORT))",
    "ANALOG9_DIRREG": "(__dirreg__(ANALOG9_PORT))",
    "DIO123_OUTREG": "(__outreg__(ANALOG9_PORT))",
    "DIO123_INREG": "(__inreg__(ANALOG9_PORT))",
    "DIO123_DIRREG": "(__dirreg__(ANALOG9_PORT))",
    "DIO122": "122",
    "ANALOG8": "122",
    "DIO122_PORT": "(ANALOG8_PORT)",
    "DIO122_BIT": "(ANALOG8_BIT)",
    "ANALOG8_OUTREG": "(__outreg__(ANALOG8_PORT))",
    "ANALOG8_INREG": "(__inreg__(ANALOG8_PORT))",
    "ANALOG8_DIRREG": "(__dirreg__(ANALOG8_PORT))",
    "DIO122_OUTREG": "(__outreg__(ANALOG8_PORT))",
    "DIO122_INREG": "(__inreg__(ANALOG8_PORT))",
    "DIO122_DIRREG": "(__dirreg__(ANALOG8_PORT))",
    "DIO121": "121",
    "ANALOG7": "121",
    "DIO121_PORT": "(ANALOG7_PORT)",
    "DIO121_BIT": "(ANALOG7_BIT)",
    "ANALOG7_OUTREG": "(__outreg__(ANALOG7_PORT))",
    "ANALOG7_INREG": "(__inreg__(ANALOG7_PORT))",
    "ANALOG7_DIRREG": "(__dirreg__(ANALOG7_PORT))",
    "DIO121_OUTREG": "(__outreg__(ANALOG7_PORT))",
    "DIO121_INREG": "(__inreg__(ANALOG7_PORT))",
    "DIO121_DIRREG": "(__dirreg__(ANALOG7_PORT))",
    "DIO120": "120",
    "ANALOG6": "120",
    "DIO120_PORT": "(ANALOG6_PORT)",
    "DIO120_BIT": "(ANALOG6_BIT)",
    "ANALOG6_OUTREG": "(__outreg__(ANALOG6_PORT))",
    "ANALOG6_INREG": "(__inreg__(ANALOG6_PORT))",
    "ANALOG6_DIRREG": "(__dirreg__(ANALOG6_PORT))",
    "DIO120_OUTREG": "(__outreg__(ANALOG6_PORT))",
    "DIO120_INREG": "(__inreg__(ANALOG6_PORT))",
    "DIO120_DIRREG": "(__dirreg__(ANALOG6_PORT))",
    "DIO119": "119",
    "ANALOG5": "119",
    "DIO119_PORT": "(ANALOG5_PORT)",
    "DIO119_BIT": "(ANALOG5_BIT)",
    "ANALOG5_OUTREG": "(__outreg__(ANALOG5_PORT))",
    "ANALOG5_INREG": "(__inreg__(ANALOG5_PORT))",
    "ANALOG5_DIRREG": "(__dirreg__(ANALOG5_PORT))",
    "DIO119_OUTREG": "(__outreg__(ANALOG5_PORT))",
    "DIO119_INREG": "(__inreg__(ANALOG5_PORT))",
    "DIO119_DIRREG": "(__dirreg__(ANALOG5_PORT))",
    "DIO118": "118",
    "ANALOG4": "118",
    "DIO118_PORT": "(ANALOG4_PORT)",
    "DIO118_BIT": "(ANALOG4_BIT)",
    "ANALOG4_OUTREG": "(__outreg__(ANALOG4_PORT))",
    "ANALOG4_INREG": "(__inreg__(ANALOG4_PORT))",
    "ANALOG4_DIRREG": "(__dirreg__(ANALOG4_PORT))",
    "DIO118_OUTREG": "(__outreg__(ANALOG4_PORT))",
    "DIO118_INREG": "(__inreg__(ANALOG4_PORT))",
    "DIO118_DIRREG": "(__dirreg__(ANALOG4_PORT))",
    "DIO117": "117",
    "ANALOG3": "117",
    "DIO117_PORT": "(ANALOG3_PORT)",
    "DIO117_BIT": "(ANALOG3_BIT)",
    "ANALOG3_OUTREG": "(__outreg__(ANALOG3_PORT))",
    "ANALOG3_INREG": "(__inreg__(ANALOG3_PORT))",
    "ANALOG3_DIRREG": "(__dirreg__(ANALOG3_PORT))",
    "DIO117_OUTREG": "(__outreg__(ANALOG3_PORT))",
    "DIO117_INREG": "(__inreg__(ANALOG3_PORT))",
    "DIO117_DIRREG": "(__dirreg__(ANALOG3_PORT))",
    "DIO116": "116",
    "ANALOG2": "116",
    "DIO116_PORT": "(ANALOG2_PORT)",
    "DIO116_BIT": "(ANALOG2_BIT)",
    "ANALOG2_OUTREG": "(__outreg__(ANALOG2_PORT))",
    "ANALOG2_INREG": "(__inreg__(ANALOG2_PORT))",
    "ANALOG2_DIRREG": "(__dirreg__(ANALOG2_PORT))",
    "DIO116_OUTREG": "(__outreg__(ANALOG2_PORT))",
    "DIO116_INREG": "(__inreg__(ANALOG2_PORT))",
    "DIO116_DIRREG": "(__dirreg__(ANALOG2_PORT))",
    "DIO115": "115",
    "ANALOG1": "115",
    "DIO115_PORT": "(ANALOG1_PORT)",
    "DIO115_BIT": "(ANALOG1_BIT)",
    "ANALOG1_OUTREG": "(__outreg__(ANALOG1_PORT))",
    "ANALOG1_INREG": "(__inreg__(ANALOG1_PORT))",
    "ANALOG1_DIRREG": "(__dirreg__(ANALOG1_PORT))",
    "DIO115_OUTREG": "(__outreg__(ANALOG1_PORT))",
    "DIO115_INREG": "(__inreg__(ANALOG1_PORT))",
    "DIO115_DIRREG": "(__dirreg__(ANALOG1_PORT))",
    "DIO114": "114",
    "ANALOG0": "114",
    "DIO114_PORT": "(ANALOG0_PORT)",
    "DIO114_BIT": "(ANALOG0_BIT)",
    "ANALOG0_OUTREG": "(__outreg__(ANALOG0_PORT))",
    "ANALOG0_INREG": "(__inreg__(ANALOG0_PORT))",
    "ANALOG0_DIRREG": "(__dirreg__(ANALOG0_PORT))",
    "DIO114_OUTREG": "(__outreg__(ANALOG0_PORT))",
    "DIO114_INREG": "(__inreg__(ANALOG0_PORT))",
    "DIO114_DIRREG": "(__dirreg__(ANALOG0_PORT))",
    "DIO113": "113",
    "CS_RES": "113",
    "DIO113_PORT": "(CS_RES_PORT)",
    "DIO113_BIT": "(CS_RES_BIT)",
    "CS_RES_OUTREG": "(__outreg__(CS_RES_PORT))",
    "CS_RES_INREG": "(__inreg__(CS_RES_PORT))",
    "CS_RES_DIRREG": "(__dirreg__(CS_RES_PORT))",
    "DIO113_OUTREG": "(__outreg__(CS_RES_PORT))",
    "DIO113_INREG": "(__inreg__(CS_RES_PORT))",
    "DIO113_DIRREG": "(__dirreg__(CS_RES_PORT))",
    "DIO112": "112",
    "FHOLD": "112",
    "DIO112_PORT": "(FHOLD_PORT)",
    "DIO112_BIT": "(FHOLD_BIT)",
    "FHOLD_OUTREG": "(__outreg__(FHOLD_PORT))",
    "FHOLD_INREG": "(__inreg__(FHOLD_PORT))",
    "FHOLD_DIRREG": "(__dirreg__(FHOLD_PORT))",
    "DIO112_OUTREG": "(__outreg__(FHOLD_PORT))",
    "DIO112_INREG": "(__inreg__(FHOLD_PORT))",
    "DIO112_DIRREG": "(__dirreg__(FHOLD_PORT))",
    "DIO111": "111",
    "SAFETY_DOOR": "111",
    "DIO111_PORT": "(SAFETY_DOOR_PORT)",
    "DIO111_BIT": "(SAFETY_DOOR_BIT)",
    "SAFETY_DOOR_OUTREG": "(__outreg__(SAFETY_DOOR_PORT))",
    "SAFETY_DOOR_INREG": "(__inreg__(SAFETY_DOOR_PORT))",
    "SAFETY_DOOR_DIRREG": "(__dirreg__(SAFETY_DOOR_PORT))",
    "DIO111_OUTREG": "(__outreg__(SAFETY_DOOR_PORT))",
    "DIO111_INREG": "(__inreg__(SAFETY_DOOR_PORT))",
    "DIO111_DIRREG": "(__dirreg__(SAFETY_DOOR_PORT))",
    "DIO110": "110",
    "ESTOP": "110",
    "DIO110_PORT": "(ESTOP_PORT)",
    "DIO110_BIT": "(ESTOP_BIT)",
    "ESTOP_OUTREG": "(__outreg__(ESTOP_PORT))",
    "ESTOP_INREG": "(__inreg__(ESTOP_PORT))",
    "ESTOP_DIRREG": "(__dirreg__(ESTOP_PORT))",
    "DIO110_OUTREG": "(__outreg__(ESTOP_PORT))",
    "DIO110_INREG": "(__inreg__(ESTOP_PORT))",
    "DIO110_DIRREG": "(__dirreg__(ESTOP_PORT))",
    "DIO109": "109",
    "PROBE": "109",
    "DIO109_PORT": "(PROBE_PORT)",
    "DIO109_BIT": "(PROBE_BIT)",
    "PROBE_OUTREG": "(__outreg__(PROBE_PORT))",
    "PROBE_INREG": "(__inreg__(PROBE_PORT))",
    "PROBE_DIRREG": "(__dirreg__(PROBE_PORT))",
    "DIO109_OUTREG": "(__outreg__(PROBE_PORT))",
    "DIO109_INREG": "(__inreg__(PROBE_PORT))",
    "DIO109_DIRREG": "(__dirreg__(PROBE_PORT))",
    "DIO108": "108",
    "LIMIT_C": "108",
    "DIO108_PORT": "(LIMIT_C_PORT)",
    "DIO108_BIT": "(LIMIT_C_BIT)",
    "LIMIT_C_OUTREG": "(__outreg__(LIMIT_C_PORT))",
    "LIMIT_C_INREG": "(__inreg__(LIMIT_C_PORT))",
    "LIMIT_C_DIRREG": "(__dirreg__(LIMIT_C_PORT))",
    "DIO108_OUTREG": "(__outreg__(LIMIT_C_PORT))",
    "DIO108_INREG": "(__inreg__(LIMIT_C_PORT))",
    "DIO108_DIRREG": "(__dirreg__(LIMIT_C_PORT))",
    "DIO107": "107",
    "LIMIT_B": "107",
    "DIO107_PORT": "(LIMIT_B_PORT)",
    "DIO107_BIT": "(LIMIT_B_BIT)",
    "LIMIT_B_OUTREG": "(__outreg__(LIMIT_B_PORT))",
    "LIMIT_B_INREG": "(__inreg__(LIMIT_B_PORT))",
    "LIMIT_B_DIRREG": "(__dirreg__(LIMIT_B_PORT))",
    "DIO107_OUTREG": "(__outreg__(LIMIT_B_PORT))",
    "DIO107_INREG": "(__inreg__(LIMIT_B_PORT))",
    "DIO107_DIRREG": "(__dirreg__(LIMIT_B_PORT))",
    "DIO106": "106",
    "LIMIT_A": "106",
    "DIO106_PORT": "(LIMIT_A_PORT)",
    "DIO106_BIT": "(LIMIT_A_BIT)",
    "LIMIT_A_OUTREG": "(__outreg__(LIMIT_A_PORT))",
    "LIMIT_A_INREG": "(__inreg__(LIMIT_A_PORT))",
    "LIMIT_A_DIRREG": "(__dirreg__(LIMIT_A_PORT))",
    "DIO106_OUTREG": "(__outreg__(LIMIT_A_PORT))",
    "DIO106_INREG": "(__inreg__(LIMIT_A_PORT))",
    "DIO106_DIRREG": "(__dirreg__(LIMIT_A_PORT))",
    "DIO105": "105",
    "LIMIT_Z2": "105",
    "DIO105_PORT": "(LIMIT_Z2_PORT)",
    "DIO105_BIT": "(LIMIT_Z2_BIT)",
    "LIMIT_Z2_OUTREG": "(__outreg__(LIMIT_Z2_PORT))",
    "LIMIT_Z2_INREG": "(__inreg__(LIMIT_Z2_PORT))",
    "LIMIT_Z2_DIRREG": "(__dirreg__(LIMIT_Z2_PORT))",
    "DIO105_OUTREG": "(__outreg__(LIMIT_Z2_PORT))",
    "DIO105_INREG": "(__inreg__(LIMIT_Z2_PORT))",
    "DIO105_DIRREG": "(__dirreg__(LIMIT_Z2_PORT))",
    "DIO104": "104",
    "LIMIT_Y2": "104",
    "DIO104_PORT": "(LIMIT_Y2_PORT)",
    "DIO104_BIT": "(LIMIT_Y2_BIT)",
    "LIMIT_Y2_OUTREG": "(__outreg__(LIMIT_Y2_PORT))",
    "LIMIT_Y2_INREG": "(__inreg__(LIMIT_Y2_PORT))",
    "LIMIT_Y2_DIRREG": "(__dirreg__(LIMIT_Y2_PORT))",
    "DIO104_OUTREG": "(__outreg__(LIMIT_Y2_PORT))",
    "DIO104_INREG": "(__inreg__(LIMIT_Y2_PORT))",
    "DIO104_DIRREG": "(__dirreg__(LIMIT_Y2_PORT))",
    "DIO103": "103",
    "LIMIT_X2": "103",
    "DIO103_PORT": "(LIMIT_X2_PORT)",
    "DIO103_BIT": "(LIMIT_X2_BIT)",
    "LIMIT_X2_OUTREG": "(__outreg__(LIMIT_X2_PORT))",
    "LIMIT_X2_INREG": "(__inreg__(LIMIT_X2_PORT))",
    "LIMIT_X2_DIRREG": "(__dirreg__(LIMIT_X2_PORT))",
    "DIO103_OUTREG": "(__outreg__(LIMIT_X2_PORT))",
    "DIO103_INREG": "(__inreg__(LIMIT_X2_PORT))",
    "DIO103_DIRREG": "(__dirreg__(LIMIT_X2_PORT))",
    "DIO102": "102",
    "LIMIT_Z": "102",
    "DIO102_PORT": "(LIMIT_Z_PORT)",
    "DIO102_BIT": "(LIMIT_Z_BIT)",
    "LIMIT_Z_OUTREG": "(__outreg__(LIMIT_Z_PORT))",
    "LIMIT_Z_INREG": "(__inreg__(LIMIT_Z_PORT))",
    "LIMIT_Z_DIRREG": "(__dirreg__(LIMIT_Z_PORT))",
    "DIO102_OUTREG": "(__outreg__(LIMIT_Z_PORT))",
    "DIO102_INREG": "(__inreg__(LIMIT_Z_PORT))",
    "DIO102_DIRREG": "(__dirreg__(LIMIT_Z_PORT))",
    "DIO101": "101",
    "LIMIT_Y": "101",
    "DIO101_PORT": "(LIMIT_Y_PORT)",
    "DIO101_BIT": "(LIMIT_Y_BIT)",
    "LIMIT_Y_OUTREG": "(__outreg__(LIMIT_Y_PORT))",
    "LIMIT_Y_INREG": "(__inreg__(LIMIT_Y_PORT))",
    "LIMIT_Y_DIRREG": "(__dirreg__(LIMIT_Y_PORT))",
    "DIO101_OUTREG": "(__outreg__(LIMIT_Y_PORT))",
    "DIO101_INREG": "(__inreg__(LIMIT_Y_PORT))",
    "DIO101_DIRREG": "(__dirreg__(LIMIT_Y_PORT))",
    "DIO100": "100",
    "LIMIT_X": "100",
    "DIO100_PORT": "(LIMIT_X_PORT)",
    "DIO100_BIT": "(LIMIT_X_BIT)",
    "LIMIT_X_OUTREG": "(__outreg__(LIMIT_X_PORT))",
    "LIMIT_X_INREG": "(__inreg__(LIMIT_X_PORT))",
    "LIMIT_X_DIRREG": "(__dirreg__(LIMIT_X_PORT))",
    "DIO100_OUTREG": "(__outreg__(LIMIT_X_PORT))",
    "DIO100_INREG": "(__inreg__(LIMIT_X_PORT))",
    "DIO100_DIRREG": "(__dirreg__(LIMIT_X_PORT))",
    "DIO96": "96",
    "DOUT49": "96",
    "DIO96_PORT": "(DOUT49_PORT)",
    "DIO96_BIT": "(DOUT49_BIT)",
    "DOUT49_OUTREG": "(__outreg__(DOUT49_PORT))",
    "DOUT49_INREG": "(__inreg__(DOUT49_PORT))",
    "DOUT49_DIRREG": "(__dirreg__(DOUT49_PORT))",
    "DIO96_OUTREG": "(__outreg__(DOUT49_PORT))",
    "DIO96_INREG": "(__inreg__(DOUT49_PORT))",
    "DIO96_DIRREG": "(__dirreg__(DOUT49_PORT))",
    "DIO95": "95",
    "DOUT48": "95",
    "DIO95_PORT": "(DOUT48_PORT)",
    "DIO95_BIT": "(DOUT48_BIT)",
    "DOUT48_OUTREG": "(__outreg__(DOUT48_PORT))",
    "DOUT48_INREG": "(__inreg__(DOUT48_PORT))",
    "DOUT48_DIRREG": "(__dirreg__(DOUT48_PORT))",
    "DIO95_OUTREG": "(__outreg__(DOUT48_PORT))",
    "DIO95_INREG": "(__inreg__(DOUT48_PORT))",
    "DIO95_DIRREG": "(__dirreg__(DOUT48_PORT))",
    "DIO94": "94",
    "DOUT47": "94",
    "DIO94_PORT": "(DOUT47_PORT)",
    "DIO94_BIT": "(DOUT47_BIT)",
    "DOUT47_OUTREG": "(__outreg__(DOUT47_PORT))",
    "DOUT47_INREG": "(__inreg__(DOUT47_PORT))",
    "DOUT47_DIRREG": "(__dirreg__(DOUT47_PORT))",
    "DIO94_OUTREG": "(__outreg__(DOUT47_PORT))",
    "DIO94_INREG": "(__inreg__(DOUT47_PORT))",
    "DIO94_DIRREG": "(__dirreg__(DOUT47_PORT))",
    "DIO93": "93",
    "DOUT46": "93",
    "DIO93_PORT": "(DOUT46_PORT)",
    "DIO93_BIT": "(DOUT46_BIT)",
    "DOUT46_OUTREG": "(__outreg__(DOUT46_PORT))",
    "DOUT46_INREG": "(__inreg__(DOUT46_PORT))",
    "DOUT46_DIRREG": "(__dirreg__(DOUT46_PORT))",
    "DIO93_OUTREG": "(__outreg__(DOUT46_PORT))",
    "DIO93_INREG": "(__inreg__(DOUT46_PORT))",
    "DIO93_DIRREG": "(__dirreg__(DOUT46_PORT))",
    "DIO92": "92",
    "DOUT45": "92",
    "DIO92_PORT": "(DOUT45_PORT)",
    "DIO92_BIT": "(DOUT45_BIT)",
    "DOUT45_OUTREG": "(__outreg__(DOUT45_PORT))",
    "DOUT45_INREG": "(__inreg__(DOUT45_PORT))",
    "DOUT45_DIRREG": "(__dirreg__(DOUT45_PORT))",
    "DIO92_OUTREG": "(__outreg__(DOUT45_PORT))",
    "DIO92_INREG": "(__inreg__(DOUT45_PORT))",
    "DIO92_DIRREG": "(__dirreg__(DOUT45_PORT))",
    "DIO91": "91",
    "DOUT44": "91",
    "DIO91_PORT": "(DOUT44_PORT)",
    "DIO91_BIT": "(DOUT44_BIT)",
    "DOUT44_OUTREG": "(__outreg__(DOUT44_PORT))",
    "DOUT44_INREG": "(__inreg__(DOUT44_PORT))",
    "DOUT44_DIRREG": "(__dirreg__(DOUT44_PORT))",
    "DIO91_OUTREG": "(__outreg__(DOUT44_PORT))",
    "DIO91_INREG": "(__inreg__(DOUT44_PORT))",
    "DIO91_DIRREG": "(__dirreg__(DOUT44_PORT))",
    "DIO90": "90",
    "DOUT43": "90",
    "DIO90_PORT": "(DOUT43_PORT)",
    "DIO90_BIT": "(DOUT43_BIT)",
    "DOUT43_OUTREG": "(__outreg__(DOUT43_PORT))",
    "DOUT43_INREG": "(__inreg__(DOUT43_PORT))",
    "DOUT43_DIRREG": "(__dirreg__(DOUT43_PORT))",
    "DIO90_OUTREG": "(__outreg__(DOUT43_PORT))",
    "DIO90_INREG": "(__inreg__(DOUT43_PORT))",
    "DIO90_DIRREG": "(__dirreg__(DOUT43_PORT))",
    "DIO89": "89",
    "DOUT42": "89",
    "DIO89_PORT": "(DOUT42_PORT)",
    "DIO89_BIT": "(DOUT42_BIT)",
    "DOUT42_OUTREG": "(__outreg__(DOUT42_PORT))",
    "DOUT42_INREG": "(__inreg__(DOUT42_PORT))",
    "DOUT42_DIRREG": "(__dirreg__(DOUT42_PORT))",
    "DIO89_OUTREG": "(__outreg__(DOUT42_PORT))",
    "DIO89_INREG": "(__inreg__(DOUT42_PORT))",
    "DIO89_DIRREG": "(__dirreg__(DOUT42_PORT))",
    "DIO88": "88",
    "DOUT41": "88",
    "DIO88_PORT": "(DOUT41_PORT)",
    "DIO88_BIT": "(DOUT41_BIT)",
    "DOUT41_OUTREG": "(__outreg__(DOUT41_PORT))",
    "DOUT41_INREG": "(__inreg__(DOUT41_PORT))",
    "DOUT41_DIRREG": "(__dirreg__(DOUT41_PORT))",
    "DIO88_OUTREG": "(__outreg__(DOUT41_PORT))",
    "DIO88_INREG": "(__inreg__(DOUT41_PORT))",
    "DIO88_DIRREG": "(__dirreg__(DOUT41_PORT))",
    "DIO87": "87",
    "DOUT40": "87",
    "DIO87_PORT": "(DOUT40_PORT)",
    "DIO87_BIT": "(DOUT40_BIT)",
    "DOUT40_OUTREG": "(__outreg__(DOUT40_PORT))",
    "DOUT40_INREG": "(__inreg__(DOUT40_PORT))",
    "DOUT40_DIRREG": "(__dirreg__(DOUT40_PORT))",
    "DIO87_OUTREG": "(__outreg__(DOUT40_PORT))",
    "DIO87_INREG": "(__inreg__(DOUT40_PORT))",
    "DIO87_DIRREG": "(__dirreg__(DOUT40_PORT))",
    "DIO86": "86",
    "DOUT39": "86",
    "DIO86_PORT": "(DOUT39_PORT)",
    "DIO86_BIT": "(DOUT39_BIT)",
    "DOUT39_OUTREG": "(__outreg__(DOUT39_PORT))",
    "DOUT39_INREG": "(__inreg__(DOUT39_PORT))",
    "DOUT39_DIRREG": "(__dirreg__(DOUT39_PORT))",
    "DIO86_OUTREG": "(__outreg__(DOUT39_PORT))",
    "DIO86_INREG": "(__inreg__(DOUT39_PORT))",
    "DIO86_DIRREG": "(__dirreg__(DOUT39_PORT))",
    "DIO85": "85",
    "DOUT38": "85",
    "DIO85_PORT": "(DOUT38_PORT)",
    "DIO85_BIT": "(DOUT38_BIT)",
    "DOUT38_OUTREG": "(__outreg__(DOUT38_PORT))",
    "DOUT38_INREG": "(__inreg__(DOUT38_PORT))",
    "DOUT38_DIRREG": "(__dirreg__(DOUT38_PORT))",
    "DIO85_OUTREG": "(__outreg__(DOUT38_PORT))",
    "DIO85_INREG": "(__inreg__(DOUT38_PORT))",
    "DIO85_DIRREG": "(__dirreg__(DOUT38_PORT))",
    "DIO84": "84",
    "DOUT37": "84",
    "DIO84_PORT": "(DOUT37_PORT)",
    "DIO84_BIT": "(DOUT37_BIT)",
    "DOUT37_OUTREG": "(__outreg__(DOUT37_PORT))",
    "DOUT37_INREG": "(__inreg__(DOUT37_PORT))",
    "DOUT37_DIRREG": "(__dirreg__(DOUT37_PORT))",
    "DIO84_OUTREG": "(__outreg__(DOUT37_PORT))",
    "DIO84_INREG": "(__inreg__(DOUT37_PORT))",
    "DIO84_DIRREG": "(__dirreg__(DOUT37_PORT))",
    "DIO83": "83",
    "DOUT36": "83",
    "DIO83_PORT": "(DOUT36_PORT)",
    "DIO83_BIT": "(DOUT36_BIT)",
    "DOUT36_OUTREG": "(__outreg__(DOUT36_PORT))",
    "DOUT36_INREG": "(__inreg__(DOUT36_PORT))",
    "DOUT36_DIRREG": "(__dirreg__(DOUT36_PORT))",
    "DIO83_OUTREG": "(__outreg__(DOUT36_PORT))",
    "DIO83_INREG": "(__inreg__(DOUT36_PORT))",
    "DIO83_DIRREG": "(__dirreg__(DOUT36_PORT))",
    "DIO82": "82",
    "DOUT35": "82",
    "DIO82_PORT": "(DOUT35_PORT)",
    "DIO82_BIT": "(DOUT35_BIT)",
    "DOUT35_OUTREG": "(__outreg__(DOUT35_PORT))",
    "DOUT35_INREG": "(__inreg__(DOUT35_PORT))",
    "DOUT35_DIRREG": "(__dirreg__(DOUT35_PORT))",
    "DIO82_OUTREG": "(__outreg__(DOUT35_PORT))",
    "DIO82_INREG": "(__inreg__(DOUT35_PORT))",
    "DIO82_DIRREG": "(__dirreg__(DOUT35_PORT))",
    "DIO81": "81",
    "DOUT34": "81",
    "DIO81_PORT": "(DOUT34_PORT)",
    "DIO81_BIT": "(DOUT34_BIT)",
    "DOUT34_OUTREG": "(__outreg__(DOUT34_PORT))",
    "DOUT34_INREG": "(__inreg__(DOUT34_PORT))",
    "DOUT34_DIRREG": "(__dirreg__(DOUT34_PORT))",
    "DIO81_OUTREG": "(__outreg__(DOUT34_PORT))",
    "DIO81_INREG": "(__inreg__(DOUT34_PORT))",
    "DIO81_DIRREG": "(__dirreg__(DOUT34_PORT))",
    "DIO80": "80",
    "DOUT33": "80",
    "DIO80_PORT": "(DOUT33_PORT)",
    "DIO80_BIT": "(DOUT33_BIT)",
    "DOUT33_OUTREG": "(__outreg__(DOUT33_PORT))",
    "DOUT33_INREG": "(__inreg__(DOUT33_PORT))",
    "DOUT33_DIRREG": "(__dirreg__(DOUT33_PORT))",
    "DIO80_OUTREG": "(__outreg__(DOUT33_PORT))",
    "DIO80_INREG": "(__inreg__(DOUT33_PORT))",
    "DIO80_DIRREG": "(__dirreg__(DOUT33_PORT))",
    "DIO79": "79",
    "DOUT32": "79",
    "DIO79_PORT": "(DOUT32_PORT)",
    "DIO79_BIT": "(DOUT32_BIT)",
    "DOUT32_OUTREG": "(__outreg__(DOUT32_PORT))",
    "DOUT32_INREG": "(__inreg__(DOUT32_PORT))",
    "DOUT32_DIRREG": "(__dirreg__(DOUT32_PORT))",
    "DIO79_OUTREG": "(__outreg__(DOUT32_PORT))",
    "DIO79_INREG": "(__inreg__(DOUT32_PORT))",
    "DIO79_DIRREG": "(__dirreg__(DOUT32_PORT))",
    "DIO78": "78",
    "DOUT31": "78",
    "DIO78_PORT": "(DOUT31_PORT)",
    "DIO78_BIT": "(DOUT31_BIT)",
    "DOUT31_OUTREG": "(__outreg__(DOUT31_PORT))",
    "DOUT31_INREG": "(__inreg__(DOUT31_PORT))",
    "DOUT31_DIRREG": "(__dirreg__(DOUT31_PORT))",
    "DIO78_OUTREG": "(__outreg__(DOUT31_PORT))",
    "DIO78_INREG": "(__inreg__(DOUT31_PORT))",
    "DIO78_DIRREG": "(__dirreg__(DOUT31_PORT))",
    "DIO77": "77",
    "DOUT30": "77",
    "DIO77_PORT": "(DOUT30_PORT)",
    "DIO77_BIT": "(DOUT30_BIT)",
    "DOUT30_OUTREG": "(__outreg__(DOUT30_PORT))",
    "DOUT30_INREG": "(__inreg__(DOUT30_PORT))",
    "DOUT30_DIRREG": "(__dirreg__(DOUT30_PORT))",
    "DIO77_OUTREG": "(__outreg__(DOUT30_PORT))",
    "DIO77_INREG": "(__inreg__(DOUT30_PORT))",
    "DIO77_DIRREG": "(__dirreg__(DOUT30_PORT))",
    "DIO76": "76",
    "DOUT29": "76",
    "DIO76_PORT": "(DOUT29_PORT)",
    "DIO76_BIT": "(DOUT29_BIT)",
    "DOUT29_OUTREG": "(__outreg__(DOUT29_PORT))",
    "DOUT29_INREG": "(__inreg__(DOUT29_PORT))",
    "DOUT29_DIRREG": "(__dirreg__(DOUT29_PORT))",
    "DIO76_OUTREG": "(__outreg__(DOUT29_PORT))",
    "DIO76_INREG": "(__inreg__(DOUT29_PORT))",
    "DIO76_DIRREG": "(__dirreg__(DOUT29_PORT))",
    "DIO75": "75",
    "DOUT28": "75",
    "DIO75_PORT": "(DOUT28_PORT)",
    "DIO75_BIT": "(DOUT28_BIT)",
    "DOUT28_OUTREG": "(__outreg__(DOUT28_PORT))",
    "DOUT28_INREG": "(__inreg__(DOUT28_PORT))",
    "DOUT28_DIRREG": "(__dirreg__(DOUT28_PORT))",
    "DIO75_OUTREG": "(__outreg__(DOUT28_PORT))",
    "DIO75_INREG": "(__inreg__(DOUT28_PORT))",
    "DIO75_DIRREG": "(__dirreg__(DOUT28_PORT))",
    "DIO74": "74",
    "DOUT27": "74",
    "DIO74_PORT": "(DOUT27_PORT)",
    "DIO74_BIT": "(DOUT27_BIT)",
    "DOUT27_OUTREG": "(__outreg__(DOUT27_PORT))",
    "DOUT27_INREG": "(__inreg__(DOUT27_PORT))",
    "DOUT27_DIRREG": "(__dirreg__(DOUT27_PORT))",
    "DIO74_OUTREG": "(__outreg__(DOUT27_PORT))",
    "DIO74_INREG": "(__inreg__(DOUT27_PORT))",
    "DIO74_DIRREG": "(__dirreg__(DOUT27_PORT))",
    "DIO73": "73",
    "DOUT26": "73",
    "DIO73_PORT": "(DOUT26_PORT)",
    "DIO73_BIT": "(DOUT26_BIT)",
    "DOUT26_OUTREG": "(__outreg__(DOUT26_PORT))",
    "DOUT26_INREG": "(__inreg__(DOUT26_PORT))",
    "DOUT26_DIRREG": "(__dirreg__(DOUT26_PORT))",
    "DIO73_OUTREG": "(__outreg__(DOUT26_PORT))",
    "DIO73_INREG": "(__inreg__(DOUT26_PORT))",
    "DIO73_DIRREG": "(__dirreg__(DOUT26_PORT))",
    "DIO72": "72",
    "DOUT25": "72",
    "DIO72_PORT": "(DOUT25_PORT)",
    "DIO72_BIT": "(DOUT25_BIT)",
    "DOUT25_OUTREG": "(__outreg__(DOUT25_PORT))",
    "DOUT25_INREG": "(__inreg__(DOUT25_PORT))",
    "DOUT25_DIRREG": "(__dirreg__(DOUT25_PORT))",
    "DIO72_OUTREG": "(__outreg__(DOUT25_PORT))",
    "DIO72_INREG": "(__inreg__(DOUT25_PORT))",
    "DIO72_DIRREG": "(__dirreg__(DOUT25_PORT))",
    "DIO71": "71",
    "DOUT24": "71",
    "DIO71_PORT": "(DOUT24_PORT)",
    "DIO71_BIT": "(DOUT24_BIT)",
    "DOUT24_OUTREG": "(__outreg__(DOUT24_PORT))",
    "DOUT24_INREG": "(__inreg__(DOUT24_PORT))",
    "DOUT24_DIRREG": "(__dirreg__(DOUT24_PORT))",
    "DIO71_OUTREG": "(__outreg__(DOUT24_PORT))",
    "DIO71_INREG": "(__inreg__(DOUT24_PORT))",
    "DIO71_DIRREG": "(__dirreg__(DOUT24_PORT))",
    "DIO70": "70",
    "DOUT23": "70",
    "DIO70_PORT": "(DOUT23_PORT)",
    "DIO70_BIT": "(DOUT23_BIT)",
    "DOUT23_OUTREG": "(__outreg__(DOUT23_PORT))",
    "DOUT23_INREG": "(__inreg__(DOUT23_PORT))",
    "DOUT23_DIRREG": "(__dirreg__(DOUT23_PORT))",
    "DIO70_OUTREG": "(__outreg__(DOUT23_PORT))",
    "DIO70_INREG": "(__inreg__(DOUT23_PORT))",
    "DIO70_DIRREG": "(__dirreg__(DOUT23_PORT))",
    "DIO69": "69",
    "DOUT22": "69",
    "DIO69_PORT": "(DOUT22_PORT)",
    "DIO69_BIT": "(DOUT22_BIT)",
    "DOUT22_OUTREG": "(__outreg__(DOUT22_PORT))",
    "DOUT22_INREG": "(__inreg__(DOUT22_PORT))",
    "DOUT22_DIRREG": "(__dirreg__(DOUT22_PORT))",
    "DIO69_OUTREG": "(__outreg__(DOUT22_PORT))",
    "DIO69_INREG": "(__inreg__(DOUT22_PORT))",
    "DIO69_DIRREG": "(__dirreg__(DOUT22_PORT))",
    "DIO68": "68",
    "DOUT21": "68",
    "DIO68_PORT": "(DOUT21_PORT)",
    "DIO68_BIT": "(DOUT21_BIT)",
    "DOUT21_OUTREG": "(__outreg__(DOUT21_PORT))",
    "DOUT21_INREG": "(__inreg__(DOUT21_PORT))",
    "DOUT21_DIRREG": "(__dirreg__(DOUT21_PORT))",
    "DIO68_OUTREG": "(__outreg__(DOUT21_PORT))",
    "DIO68_INREG": "(__inreg__(DOUT21_PORT))",
    "DIO68_DIRREG": "(__dirreg__(DOUT21_PORT))",
    "DIO67": "67",
    "DOUT20": "67",
    "DIO67_PORT": "(DOUT20_PORT)",
    "DIO67_BIT": "(DOUT20_BIT)",
    "DOUT20_OUTREG": "(__outreg__(DOUT20_PORT))",
    "DOUT20_INREG": "(__inreg__(DOUT20_PORT))",
    "DOUT20_DIRREG": "(__dirreg__(DOUT20_PORT))",
    "DIO67_OUTREG": "(__outreg__(DOUT20_PORT))",
    "DIO67_INREG": "(__inreg__(DOUT20_PORT))",
    "DIO67_DIRREG": "(__dirreg__(DOUT20_PORT))",
    "DIO66": "66",
    "DOUT19": "66",
    "DIO66_PORT": "(DOUT19_PORT)",
    "DIO66_BIT": "(DOUT19_BIT)",
    "DOUT19_OUTREG": "(__outreg__(DOUT19_PORT))",
    "DOUT19_INREG": "(__inreg__(DOUT19_PORT))",
    "DOUT19_DIRREG": "(__dirreg__(DOUT19_PORT))",
    "DIO66_OUTREG": "(__outreg__(DOUT19_PORT))",
    "DIO66_INREG": "(__inreg__(DOUT19_PORT))",
    "DIO66_DIRREG": "(__dirreg__(DOUT19_PORT))",
    "DIO65": "65",
    "DOUT18": "65",
    "DIO65_PORT": "(DOUT18_PORT)",
    "DIO65_BIT": "(DOUT18_BIT)",
    "DOUT18_OUTREG": "(__outreg__(DOUT18_PORT))",
    "DOUT18_INREG": "(__inreg__(DOUT18_PORT))",
    "DOUT18_DIRREG": "(__dirreg__(DOUT18_PORT))",
    "DIO65_OUTREG": "(__outreg__(DOUT18_PORT))",
    "DIO65_INREG": "(__inreg__(DOUT18_PORT))",
    "DIO65_DIRREG": "(__dirreg__(DOUT18_PORT))",
    "DIO64": "64",
    "DOUT17": "64",
    "DIO64_PORT": "(DOUT17_PORT)",
    "DIO64_BIT": "(DOUT17_BIT)",
    "DOUT17_OUTREG": "(__outreg__(DOUT17_PORT))",
    "DOUT17_INREG": "(__inreg__(DOUT17_PORT))",
    "DOUT17_DIRREG": "(__dirreg__(DOUT17_PORT))",
    "DIO64_OUTREG": "(__outreg__(DOUT17_PORT))",
    "DIO64_INREG": "(__inreg__(DOUT17_PORT))",
    "DIO64_DIRREG": "(__dirreg__(DOUT17_PORT))",
    "DIO63": "63",
    "DOUT16": "63",
    "DIO63_PORT": "(DOUT16_PORT)",
    "DIO63_BIT": "(DOUT16_BIT)",
    "DOUT16_OUTREG": "(__outreg__(DOUT16_PORT))",
    "DOUT16_INREG": "(__inreg__(DOUT16_PORT))",
    "DOUT16_DIRREG": "(__dirreg__(DOUT16_PORT))",
    "DIO63_OUTREG": "(__outreg__(DOUT16_PORT))",
    "DIO63_INREG": "(__inreg__(DOUT16_PORT))",
    "DIO63_DIRREG": "(__dirreg__(DOUT16_PORT))",
    "DIO62": "62",
    "DOUT15": "62",
    "DIO62_PORT": "(DOUT15_PORT)",
    "DIO62_BIT": "(DOUT15_BIT)",
    "DOUT15_OUTREG": "(__outreg__(DOUT15_PORT))",
    "DOUT15_INREG": "(__inreg__(DOUT15_PORT))",
    "DOUT15_DIRREG": "(__dirreg__(DOUT15_PORT))",
    "DIO62_OUTREG": "(__outreg__(DOUT15_PORT))",
    "DIO62_INREG": "(__inreg__(DOUT15_PORT))",
    "DIO62_DIRREG": "(__dirreg__(DOUT15_PORT))",
    "DIO61": "61",
    "DOUT14": "61",
    "DIO61_PORT": "(DOUT14_PORT)",
    "DIO61_BIT": "(DOUT14_BIT)",
    "DOUT14_OUTREG": "(__outreg__(DOUT14_PORT))",
    "DOUT14_INREG": "(__inreg__(DOUT14_PORT))",
    "DOUT14_DIRREG": "(__dirreg__(DOUT14_PORT))",
    "DIO61_OUTREG": "(__outreg__(DOUT14_PORT))",
    "DIO61_INREG": "(__inreg__(DOUT14_PORT))",
    "DIO61_DIRREG": "(__dirreg__(DOUT14_PORT))",
    "DIO60": "60",
    "DOUT13": "60",
    "DIO60_PORT": "(DOUT13_PORT)",
    "DIO60_BIT": "(DOUT13_BIT)",
    "DOUT13_OUTREG": "(__outreg__(DOUT13_PORT))",
    "DOUT13_INREG": "(__inreg__(DOUT13_PORT))",
    "DOUT13_DIRREG": "(__dirreg__(DOUT13_PORT))",
    "DIO60_OUTREG": "(__outreg__(DOUT13_PORT))",
    "DIO60_INREG": "(__inreg__(DOUT13_PORT))",
    "DIO60_DIRREG": "(__dirreg__(DOUT13_PORT))",
    "DIO59": "59",
    "DOUT12": "59",
    "DIO59_PORT": "(DOUT12_PORT)",
    "DIO59_BIT": "(DOUT12_BIT)",
    "DOUT12_OUTREG": "(__outreg__(DOUT12_PORT))",
    "DOUT12_INREG": "(__inreg__(DOUT12_PORT))",
    "DOUT12_DIRREG": "(__dirreg__(DOUT12_PORT))",
    "DIO59_OUTREG": "(__outreg__(DOUT12_PORT))",
    "DIO59_INREG": "(__inreg__(DOUT12_PORT))",
    "DIO59_DIRREG": "(__dirreg__(DOUT12_PORT))",
    "DIO58": "58",
    "DOUT11": "58",
    "DIO58_PORT": "(DOUT11_PORT)",
    "DIO58_BIT": "(DOUT11_BIT)",
    "DOUT11_OUTREG": "(__outreg__(DOUT11_PORT))",
    "DOUT11_INREG": "(__inreg__(DOUT11_PORT))",
    "DOUT11_DIRREG": "(__dirreg__(DOUT11_PORT))",
    "DIO58_OUTREG": "(__outreg__(DOUT11_PORT))",
    "DIO58_INREG": "(__inreg__(DOUT11_PORT))",
    "DIO58_DIRREG": "(__dirreg__(DOUT11_PORT))",
    "DIO57": "57",
    "DOUT10": "57",
    "DIO57_PORT": "(DOUT10_PORT)",
    "DIO57_BIT": "(DOUT10_BIT)",
    "DOUT10_OUTREG": "(__outreg__(DOUT10_PORT))",
    "DOUT10_INREG": "(__inreg__(DOUT10_PORT))",
    "DOUT10_DIRREG": "(__dirreg__(DOUT10_PORT))",
    "DIO57_OUTREG": "(__outreg__(DOUT10_PORT))",
    "DIO57_INREG": "(__inreg__(DOUT10_PORT))",
    "DIO57_DIRREG": "(__dirreg__(DOUT10_PORT))",
    "DIO56": "56",
    "DOUT9": "56",
    "DIO56_PORT": "(DOUT9_PORT)",
    "DIO56_BIT": "(DOUT9_BIT)",
    "DOUT9_OUTREG": "(__outreg__(DOUT9_PORT))",
    "DOUT9_INREG": "(__inreg__(DOUT9_PORT))",
    "DOUT9_DIRREG": "(__dirreg__(DOUT9_PORT))",
    "DIO56_OUTREG": "(__outreg__(DOUT9_PORT))",
    "DIO56_INREG": "(__inreg__(DOUT9_PORT))",
    "DIO56_DIRREG": "(__dirreg__(DOUT9_PORT))",
    "DIO55": "55",
    "DOUT8": "55",
    "DIO55_PORT": "(DOUT8_PORT)",
    "DIO55_BIT": "(DOUT8_BIT)",
    "DOUT8_OUTREG": "(__outreg__(DOUT8_PORT))",
    "DOUT8_INREG": "(__inreg__(DOUT8_PORT))",
    "DOUT8_DIRREG": "(__dirreg__(DOUT8_PORT))",
    "DIO55_OUTREG": "(__outreg__(DOUT8_PORT))",
    "DIO55_INREG": "(__inreg__(DOUT8_PORT))",
    "DIO55_DIRREG": "(__dirreg__(DOUT8_PORT))",
    "DIO54": "54",
    "DOUT7": "54",
    "DIO54_PORT": "(DOUT7_PORT)",
    "DIO54_BIT": "(DOUT7_BIT)",
    "DOUT7_OUTREG": "(__outreg__(DOUT7_PORT))",
    "DOUT7_INREG": "(__inreg__(DOUT7_PORT))",
    "DOUT7_DIRREG": "(__dirreg__(DOUT7_PORT))",
    "DIO54_OUTREG": "(__outreg__(DOUT7_PORT))",
    "DIO54_INREG": "(__inreg__(DOUT7_PORT))",
    "DIO54_DIRREG": "(__dirreg__(DOUT7_PORT))",
    "DIO53": "53",
    "DOUT6": "53",
    "DIO53_PORT": "(DOUT6_PORT)",
    "DIO53_BIT": "(DOUT6_BIT)",
    "DOUT6_OUTREG": "(__outreg__(DOUT6_PORT))",
    "DOUT6_INREG": "(__inreg__(DOUT6_PORT))",
    "DOUT6_DIRREG": "(__dirreg__(DOUT6_PORT))",
    "DIO53_OUTREG": "(__outreg__(DOUT6_PORT))",
    "DIO53_INREG": "(__inreg__(DOUT6_PORT))",
    "DIO53_DIRREG": "(__dirreg__(DOUT6_PORT))",
    "DIO52": "52",
    "DOUT5": "52",
    "DIO52_PORT": "(DOUT5_PORT)",
    "DIO52_BIT": "(DOUT5_BIT)",
    "DOUT5_OUTREG": "(__outreg__(DOUT5_PORT))",
    "DOUT5_INREG": "(__inreg__(DOUT5_PORT))",
    "DOUT5_DIRREG": "(__dirreg__(DOUT5_PORT))",
    "DIO52_OUTREG": "(__outreg__(DOUT5_PORT))",
    "DIO52_INREG": "(__inreg__(DOUT5_PORT))",
    "DIO52_DIRREG": "(__dirreg__(DOUT5_PORT))",
    "DIO51": "51",
    "DOUT4": "51",
    "DIO51_PORT": "(DOUT4_PORT)",
    "DIO51_BIT": "(DOUT4_BIT)",
    "DOUT4_OUTREG": "(__outreg__(DOUT4_PORT))",
    "DOUT4_INREG": "(__inreg__(DOUT4_PORT))",
    "DOUT4_DIRREG": "(__dirreg__(DOUT4_PORT))",
    "DIO51_OUTREG": "(__outreg__(DOUT4_PORT))",
    "DIO51_INREG": "(__inreg__(DOUT4_PORT))",
    "DIO51_DIRREG": "(__dirreg__(DOUT4_PORT))",
    "DIO50": "50",
    "DOUT3": "50",
    "DIO50_PORT": "(DOUT3_PORT)",
    "DIO50_BIT": "(DOUT3_BIT)",
    "DOUT3_OUTREG": "(__outreg__(DOUT3_PORT))",
    "DOUT3_INREG": "(__inreg__(DOUT3_PORT))",
    "DOUT3_DIRREG": "(__dirreg__(DOUT3_PORT))",
    "DIO50_OUTREG": "(__outreg__(DOUT3_PORT))",
    "DIO50_INREG": "(__inreg__(DOUT3_PORT))",
    "DIO50_DIRREG": "(__dirreg__(DOUT3_PORT))",
    "DIO49": "49",
    "DOUT2": "49",
    "DIO49_PORT": "(DOUT2_PORT)",
    "DIO49_BIT": "(DOUT2_BIT)",
    "DOUT2_OUTREG": "(__outreg__(DOUT2_PORT))",
    "DOUT2_INREG": "(__inreg__(DOUT2_PORT))",
    "DOUT2_DIRREG": "(__dirreg__(DOUT2_PORT))",
    "DIO49_OUTREG": "(__outreg__(DOUT2_PORT))",
    "DIO49_INREG": "(__inreg__(DOUT2_PORT))",
    "DIO49_DIRREG": "(__dirreg__(DOUT2_PORT))",
    "DIO48": "48",
    "DOUT1": "48",
    "DIO48_PORT": "(DOUT1_PORT)",
    "DIO48_BIT": "(DOUT1_BIT)",
    "DOUT1_OUTREG": "(__outreg__(DOUT1_PORT))",
    "DOUT1_INREG": "(__inreg__(DOUT1_PORT))",
    "DOUT1_DIRREG": "(__dirreg__(DOUT1_PORT))",
    "DIO48_OUTREG": "(__outreg__(DOUT1_PORT))",
    "DIO48_INREG": "(__inreg__(DOUT1_PORT))",
    "DIO48_DIRREG": "(__dirreg__(DOUT1_PORT))",
    "DIO47": "47",
    "DOUT0": "47",
    "DIO47_PORT": "(DOUT0_PORT)",
    "DIO47_BIT": "(DOUT0_BIT)",
    "DOUT0_OUTREG": "(__outreg__(DOUT0_PORT))",
    "DOUT0_INREG": "(__inreg__(DOUT0_PORT))",
    "DOUT0_DIRREG": "(__dirreg__(DOUT0_PORT))",
    "DIO47_OUTREG": "(__outreg__(DOUT0_PORT))",
    "DIO47_INREG": "(__inreg__(DOUT0_PORT))",
    "DIO47_DIRREG": "(__dirreg__(DOUT0_PORT))",
    "DIO46": "46",
    "SERVO5": "46",
    "DIO46_PORT": "(SERVO5_PORT)",
    "DIO46_BIT": "(SERVO5_BIT)",
    "SERVO5_OUTREG": "(__outreg__(SERVO5_PORT))",
    "SERVO5_INREG": "(__inreg__(SERVO5_PORT))",
    "SERVO5_DIRREG": "(__dirreg__(SERVO5_PORT))",
    "DIO46_OUTREG": "(__outreg__(SERVO5_PORT))",
    "DIO46_INREG": "(__inreg__(SERVO5_PORT))",
    "DIO46_DIRREG": "(__dirreg__(SERVO5_PORT))",
    "DIO45": "45",
    "SERVO4": "45",
    "DIO45_PORT": "(SERVO4_PORT)",
    "DIO45_BIT": "(SERVO4_BIT)",
    "SERVO4_OUTREG": "(__outreg__(SERVO4_PORT))",
    "SERVO4_INREG": "(__inreg__(SERVO4_PORT))",
    "SERVO4_DIRREG": "(__dirreg__(SERVO4_PORT))",
    "DIO45_OUTREG": "(__outreg__(SERVO4_PORT))",
    "DIO45_INREG": "(__inreg__(SERVO4_PORT))",
    "DIO45_DIRREG": "(__dirreg__(SERVO4_PORT))",
    "DIO44": "44",
    "SERVO3": "44",
    "DIO44_PORT": "(SERVO3_PORT)",
    "DIO44_BIT": "(SERVO3_BIT)",
    "SERVO3_OUTREG": "(__outreg__(SERVO3_PORT))",
    "SERVO3_INREG": "(__inreg__(SERVO3_PORT))",
    "SERVO3_DIRREG": "(__dirreg__(SERVO3_PORT))",
    "DIO44_OUTREG": "(__outreg__(SERVO3_PORT))",
    "DIO44_INREG": "(__inreg__(SERVO3_PORT))",
    "DIO44_DIRREG": "(__dirreg__(SERVO3_PORT))",
    "DIO43": "43",
    "SERVO2": "43",
    "DIO43_PORT": "(SERVO2_PORT)",
    "DIO43_BIT": "(SERVO2_BIT)",
    "SERVO2_OUTREG": "(__outreg__(SERVO2_PORT))",
    "SERVO2_INREG": "(__inreg__(SERVO2_PORT))",
    "SERVO2_DIRREG": "(__dirreg__(SERVO2_PORT))",
    "DIO43_OUTREG": "(__outreg__(SERVO2_PORT))",
    "DIO43_INREG": "(__inreg__(SERVO2_PORT))",
    "DIO43_DIRREG": "(__dirreg__(SERVO2_PORT))",
    "DIO42": "42",
    "SERVO1": "42",
    "DIO42_PORT": "(SERVO1_PORT)",
    "DIO42_BIT": "(SERVO1_BIT)",
    "SERVO1_OUTREG": "(__outreg__(SERVO1_PORT))",
    "SERVO1_INREG": "(__inreg__(SERVO1_PORT))",
    "SERVO1_DIRREG": "(__dirreg__(SERVO1_PORT))",
    "DIO42_OUTREG": "(__outreg__(SERVO1_PORT))",
    "DIO42_INREG": "(__inreg__(SERVO1_PORT))",
    "DIO42_DIRREG": "(__dirreg__(SERVO1_PORT))",
    "DIO41": "41",
    "SERVO0": "41",
    "DIO41_PORT": "(SERVO0_PORT)",
    "DIO41_BIT": "(SERVO0_BIT)",
    "SERVO0_OUTREG": "(__outreg__(SERVO0_PORT))",
    "SERVO0_INREG": "(__inreg__(SERVO0_PORT))",
    "SERVO0_DIRREG": "(__dirreg__(SERVO0_PORT))",
    "DIO41_OUTREG": "(__outreg__(SERVO0_PORT))",
    "DIO41_INREG": "(__inreg__(SERVO0_PORT))",
    "DIO41_DIRREG": "(__dirreg__(SERVO0_PORT))",
    "DIO40": "40",
    "PWM15": "40",
    "DIO40_PORT": "(PWM15_PORT)",
    "DIO40_BIT": "(PWM15_BIT)",
    "PWM15_OUTREG": "(__outreg__(PWM15_PORT))",
    "PWM15_INREG": "(__inreg__(PWM15_PORT))",
    "PWM15_DIRREG": "(__dirreg__(PWM15_PORT))",
    "DIO40_OUTREG": "(__outreg__(PWM15_PORT))",
    "DIO40_INREG": "(__inreg__(PWM15_PORT))",
    "DIO40_DIRREG": "(__dirreg__(PWM15_PORT))",
    "DIO39": "39",
    "PWM14": "39",
    "DIO39_PORT": "(PWM14_PORT)",
    "DIO39_BIT": "(PWM14_BIT)",
    "PWM14_OUTREG": "(__outreg__(PWM14_PORT))",
    "PWM14_INREG": "(__inreg__(PWM14_PORT))",
    "PWM14_DIRREG": "(__dirreg__(PWM14_PORT))",
    "DIO39_OUTREG": "(__outreg__(PWM14_PORT))",
    "DIO39_INREG": "(__inreg__(PWM14_PORT))",
    "DIO39_DIRREG": "(__dirreg__(PWM14_PORT))",
    "DIO38": "38",
    "PWM13": "38",
    "DIO38_PORT": "(PWM13_PORT)",
    "DIO38_BIT": "(PWM13_BIT)",
    "PWM13_OUTREG": "(__outreg__(PWM13_PORT))",
    "PWM13_INREG": "(__inreg__(PWM13_PORT))",
    "PWM13_DIRREG": "(__dirreg__(PWM13_PORT))",
    "DIO38_OUTREG": "(__outreg__(PWM13_PORT))",
    "DIO38_INREG": "(__inreg__(PWM13_PORT))",
    "DIO38_DIRREG": "(__dirreg__(PWM13_PORT))",
    "DIO37": "37",
    "PWM12": "37",
    "DIO37_PORT": "(PWM12_PORT)",
    "DIO37_BIT": "(PWM12_BIT)",
    "PWM12_OUTREG": "(__outreg__(PWM12_PORT))",
    "PWM12_INREG": "(__inreg__(PWM12_PORT))",
    "PWM12_DIRREG": "(__dirreg__(PWM12_PORT))",
    "DIO37_OUTREG": "(__outreg__(PWM12_PORT))",
    "DIO37_INREG": "(__inreg__(PWM12_PORT))",
    "DIO37_DIRREG": "(__dirreg__(PWM12_PORT))",
    "DIO36": "36",
    "PWM11": "36",
    "DIO36_PORT": "(PWM11_PORT)",
    "DIO36_BIT": "(PWM11_BIT)",
    "PWM11_OUTREG": "(__outreg__(PWM11_PORT))",
    "PWM11_INREG": "(__inreg__(PWM11_PORT))",
    "PWM11_DIRREG": "(__dirreg__(PWM11_PORT))",
    "DIO36_OUTREG": "(__outreg__(PWM11_PORT))",
    "DIO36_INREG": "(__inreg__(PWM11_PORT))",
    "DIO36_DIRREG": "(__dirreg__(PWM11_PORT))",
    "DIO35": "35",
    "PWM10": "35",
    "DIO35_PORT": "(PWM10_PORT)",
    "DIO35_BIT": "(PWM10_BIT)",
    "PWM10_OUTREG": "(__outreg__(PWM10_PORT))",
    "PWM10_INREG": "(__inreg__(PWM10_PORT))",
    "PWM10_DIRREG": "(__dirreg__(PWM10_PORT))",
    "DIO35_OUTREG": "(__outreg__(PWM10_PORT))",
    "DIO35_INREG": "(__inreg__(PWM10_PORT))",
    "DIO35_DIRREG": "(__dirreg__(PWM10_PORT))",
    "DIO34": "34",
    "PWM9": "34",
    "DIO34_PORT": "(PWM9_PORT)",
    "DIO34_BIT": "(PWM9_BIT)",
    "PWM9_OUTREG": "(__outreg__(PWM9_PORT))",
    "PWM9_INREG": "(__inreg__(PWM9_PORT))",
    "PWM9_DIRREG": "(__dirreg__(PWM9_PORT))",
    "DIO34_OUTREG": "(__outreg__(PWM9_PORT))",
    "DIO34_INREG": "(__inreg__(PWM9_PORT))",
    "DIO34_DIRREG": "(__dirreg__(PWM9_PORT))",
    "DIO33": "33",
    "PWM8": "33",
    "DIO33_PORT": "(PWM8_PORT)",
    "DIO33_BIT": "(PWM8_BIT)",
    "PWM8_OUTREG": "(__outreg__(PWM8_PORT))",
    "PWM8_INREG": "(__inreg__(PWM8_PORT))",
    "PWM8_DIRREG": "(__dirreg__(PWM8_PORT))",
    "DIO33_OUTREG": "(__outreg__(PWM8_PORT))",
    "DIO33_INREG": "(__inreg__(PWM8_PORT))",
    "DIO33_DIRREG": "(__dirreg__(PWM8_PORT))",
    "DIO32": "32",
    "PWM7": "32",
    "DIO32_PORT": "(PWM7_PORT)",
    "DIO32_BIT": "(PWM7_BIT)",
    "PWM7_OUTREG": "(__outreg__(PWM7_PORT))",
    "PWM7_INREG": "(__inreg__(PWM7_PORT))",
    "PWM7_DIRREG": "(__dirreg__(PWM7_PORT))",
    "DIO32_OUTREG": "(__outreg__(PWM7_PORT))",
    "DIO32_INREG": "(__inreg__(PWM7_PORT))",
    "DIO32_DIRREG": "(__dirreg__(PWM7_PORT))",
    "DIO31": "31",
    "PWM6": "31",
    "DIO31_PORT": "(PWM6_PORT)",
    "DIO31_BIT": "(PWM6_BIT)",
    "PWM6_OUTREG": "(__outreg__(PWM6_PORT))",
    "PWM6_INREG": "(__inreg__(PWM6_PORT))",
    "PWM6_DIRREG": "(__dirreg__(PWM6_PORT))",
    "DIO31_OUTREG": "(__outreg__(PWM6_PORT))",
    "DIO31_INREG": "(__inreg__(PWM6_PORT))",
    "DIO31_DIRREG": "(__dirreg__(PWM6_PORT))",
    "DIO30": "30",
    "PWM5": "30",
    "DIO30_PORT": "(PWM5_PORT)",
    "DIO30_BIT": "(PWM5_BIT)",
    "PWM5_OUTREG": "(__outreg__(PWM5_PORT))",
    "PWM5_INREG": "(__inreg__(PWM5_PORT))",
    "PWM5_DIRREG": "(__dirreg__(PWM5_PORT))",
    "DIO30_OUTREG": "(__outreg__(PWM5_PORT))",
    "DIO30_INREG": "(__inreg__(PWM5_PORT))",
    "DIO30_DIRREG": "(__dirreg__(PWM5_PORT))",
    "DIO29": "29",
    "PWM4": "29",
    "DIO29_PORT": "(PWM4_PORT)",
    "DIO29_BIT": "(PWM4_BIT)",
    "PWM4_OUTREG": "(__outreg__(PWM4_PORT))",
    "PWM4_INREG": "(__inreg__(PWM4_PORT))",
    "PWM4_DIRREG": "(__dirreg__(PWM4_PORT))",
    "DIO29_OUTREG": "(__outreg__(PWM4_PORT))",
    "DIO29_INREG": "(__inreg__(PWM4_PORT))",
    "DIO29_DIRREG": "(__dirreg__(PWM4_PORT))",
    "DIO28": "28",
    "PWM3": "28",
    "DIO28_PORT": "(PWM3_PORT)",
    "DIO28_BIT": "(PWM3_BIT)",
    "PWM3_OUTREG": "(__outreg__(PWM3_PORT))",
    "PWM3_INREG": "(__inreg__(PWM3_PORT))",
    "PWM3_DIRREG": "(__dirreg__(PWM3_PORT))",
    "DIO28_OUTREG": "(__outreg__(PWM3_PORT))",
    "DIO28_INREG": "(__inreg__(PWM3_PORT))",
    "DIO28_DIRREG": "(__dirreg__(PWM3_PORT))",
    "DIO27": "27",
    "PWM2": "27",
    "DIO27_PORT": "(PWM2_PORT)",
    "DIO27_BIT": "(PWM2_BIT)",
    "PWM2_OUTREG": "(__outreg__(PWM2_PORT))",
    "PWM2_INREG": "(__inreg__(PWM2_PORT))",
    "PWM2_DIRREG": "(__dirreg__(PWM2_PORT))",
    "DIO27_OUTREG": "(__outreg__(PWM2_PORT))",
    "DIO27_INREG": "(__inreg__(PWM2_PORT))",
    "DIO27_DIRREG": "(__dirreg__(PWM2_PORT))",
    "DIO26": "26",
    "PWM1": "26",
    "DIO26_PORT": "(PWM1_PORT)",
    "DIO26_BIT": "(PWM1_BIT)",
    "PWM1_OUTREG": "(__outreg__(PWM1_PORT))",
    "PWM1_INREG": "(__inreg__(PWM1_PORT))",
    "PWM1_DIRREG": "(__dirreg__(PWM1_PORT))",
    "DIO26_OUTREG": "(__outreg__(PWM1_PORT))",
    "DIO26_INREG": "(__inreg__(PWM1_PORT))",
    "DIO26_DIRREG": "(__dirreg__(PWM1_PORT))",
    "DIO25": "25",
    "PWM0": "25",
    "DIO25_PORT": "(PWM0_PORT)",
    "DIO25_BIT": "(PWM0_BIT)",
    "PWM0_OUTREG": "(__outreg__(PWM0_PORT))",
    "PWM0_INREG": "(__inreg__(PWM0_PORT))",
    "PWM0_DIRREG": "(__dirreg__(PWM0_PORT))",
    "DIO25_OUTREG": "(__outreg__(PWM0_PORT))",
    "DIO25_INREG": "(__inreg__(PWM0_PORT))",
    "DIO25_DIRREG": "(__dirreg__(PWM0_PORT))",
    "DIO24": "24",
    "STEP7_EN": "24",
    "DIO24_PORT": "(STEP7_EN_PORT)",
    "DIO24_BIT": "(STEP7_EN_BIT)",
    "STEP7_EN_OUTREG": "(__outreg__(STEP7_EN_PORT))",
    "STEP7_EN_INREG": "(__inreg__(STEP7_EN_PORT))",
    "STEP7_EN_DIRREG": "(__dirreg__(STEP7_EN_PORT))",
    "DIO24_OUTREG": "(__outreg__(STEP7_EN_PORT))",
    "DIO24_INREG": "(__inreg__(STEP7_EN_PORT))",
    "DIO24_DIRREG": "(__dirreg__(STEP7_EN_PORT))",
    "DIO23": "23",
    "STEP6_EN": "23",
    "DIO23_PORT": "(STEP6_EN_PORT)",
    "DIO23_BIT": "(STEP6_EN_BIT)",
    "STEP6_EN_OUTREG": "(__outreg__(STEP6_EN_PORT))",
    "STEP6_EN_INREG": "(__inreg__(STEP6_EN_PORT))",
    "STEP6_EN_DIRREG": "(__dirreg__(STEP6_EN_PORT))",
    "DIO23_OUTREG": "(__outreg__(STEP6_EN_PORT))",
    "DIO23_INREG": "(__inreg__(STEP6_EN_PORT))",
    "DIO23_DIRREG": "(__dirreg__(STEP6_EN_PORT))",
    "DIO22": "22",
    "STEP5_EN": "22",
    "DIO22_PORT": "(STEP5_EN_PORT)",
    "DIO22_BIT": "(STEP5_EN_BIT)",
    "STEP5_EN_OUTREG": "(__outreg__(STEP5_EN_PORT))",
    "STEP5_EN_INREG": "(__inreg__(STEP5_EN_PORT))",
    "STEP5_EN_DIRREG": "(__dirreg__(STEP5_EN_PORT))",
    "DIO22_OUTREG": "(__outreg__(STEP5_EN_PORT))",
    "DIO22_INREG": "(__inreg__(STEP5_EN_PORT))",
    "DIO22_DIRREG": "(__dirreg__(STEP5_EN_PORT))",
    "DIO21": "21",
    "STEP4_EN": "21",
    "DIO21_PORT": "(STEP4_EN_PORT)",
    "DIO21_BIT": "(STEP4_EN_BIT)",
    "STEP4_EN_OUTREG": "(__outreg__(STEP4_EN_PORT))",
    "STEP4_EN_INREG": "(__inreg__(STEP4_EN_PORT))",
    "STEP4_EN_DIRREG": "(__dirreg__(STEP4_EN_PORT))",
    "DIO21_OUTREG": "(__outreg__(STEP4_EN_PORT))",
    "DIO21_INREG": "(__inreg__(STEP4_EN_PORT))",
    "DIO21_DIRREG": "(__dirreg__(STEP4_EN_PORT))",
    "DIO20": "20",
    "STEP3_EN": "20",
    "DIO20_PORT": "(STEP3_EN_PORT)",
    "DIO20_BIT": "(STEP3_EN_BIT)",
    "STEP3_EN_OUTREG": "(__outreg__(STEP3_EN_PORT))",
    "STEP3_EN_INREG": "(__inreg__(STEP3_EN_PORT))",
    "STEP3_EN_DIRREG": "(__dirreg__(STEP3_EN_PORT))",
    "DIO20_OUTREG": "(__outreg__(STEP3_EN_PORT))",
    "DIO20_INREG": "(__inreg__(STEP3_EN_PORT))",
    "DIO20_DIRREG": "(__dirreg__(STEP3_EN_PORT))",
    "DIO19": "19",
    "STEP2_EN": "19",
    "DIO19_PORT": "(STEP2_EN_PORT)",
    "DIO19_BIT": "(STEP2_EN_BIT)",
    "STEP2_EN_OUTREG": "(__outreg__(STEP2_EN_PORT))",
    "STEP2_EN_INREG": "(__inreg__(STEP2_EN_PORT))",
    "STEP2_EN_DIRREG": "(__dirreg__(STEP2_EN_PORT))",
    "DIO19_OUTREG": "(__outreg__(STEP2_EN_PORT))",
    "DIO19_INREG": "(__inreg__(STEP2_EN_PORT))",
    "DIO19_DIRREG": "(__dirreg__(STEP2_EN_PORT))",
    "DIO18": "18",
    "STEP1_EN": "18",
    "DIO18_PORT": "(STEP1_EN_PORT)",
    "DIO18_BIT": "(STEP1_EN_BIT)",
    "STEP1_EN_OUTREG": "(__outreg__(STEP1_EN_PORT))",
    "STEP1_EN_INREG": "(__inreg__(STEP1_EN_PORT))",
    "STEP1_EN_DIRREG": "(__dirreg__(STEP1_EN_PORT))",
    "DIO18_OUTREG": "(__outreg__(STEP1_EN_PORT))",
    "DIO18_INREG": "(__inreg__(STEP1_EN_PORT))",
    "DIO18_DIRREG": "(__dirreg__(STEP1_EN_PORT))",
    "DIO17": "17",
    "STEP0_EN": "17",
    "DIO17_PORT": "(STEP0_EN_PORT)",
    "DIO17_BIT": "(STEP0_EN_BIT)",
    "STEP0_EN_OUTREG": "(__outreg__(STEP0_EN_PORT))",
    "STEP0_EN_INREG": "(__inreg__(STEP0_EN_PORT))",
    "STEP0_EN_DIRREG": "(__dirreg__(STEP0_EN_PORT))",
    "DIO17_OUTREG": "(__outreg__(STEP0_EN_PORT))",
    "DIO17_INREG": "(__inreg__(STEP0_EN_PORT))",
    "DIO17_DIRREG": "(__dirreg__(STEP0_EN_PORT))",
    "DIO16": "16",
    "DIR7": "16",
    "DIO16_PORT": "(DIR7_PORT)",
    "DIO16_BIT": "(DIR7_BIT)",
    "DIR7_OUTREG": "(__outreg__(DIR7_PORT))",
    "DIR7_INREG": "(__inreg__(DIR7_PORT))",
    "DIR7_DIRREG": "(__dirreg__(DIR7_PORT))",
    "DIO16_OUTREG": "(__outreg__(DIR7_PORT))",
    "DIO16_INREG": "(__inreg__(DIR7_PORT))",
    "DIO16_DIRREG": "(__dirreg__(DIR7_PORT))",
    "DIO15": "15",
    "DIR6": "15",
    "DIO15_PORT": "(DIR6_PORT)",
    "DIO15_BIT": "(DIR6_BIT)",
    "DIR6_OUTREG": "(__outreg__(DIR6_PORT))",
    "DIR6_INREG": "(__inreg__(DIR6_PORT))",
    "DIR6_DIRREG": "(__dirreg__(DIR6_PORT))",
    "DIO15_OUTREG": "(__outreg__(DIR6_PORT))",
    "DIO15_INREG": "(__inreg__(DIR6_PORT))",
    "DIO15_DIRREG": "(__dirreg__(DIR6_PORT))",
    "DIO14": "14",
    "DIR5": "14",
    "DIO14_PORT": "(DIR5_PORT)",
    "DIO14_BIT": "(DIR5_BIT)",
    "DIR5_OUTREG": "(__outreg__(DIR5_PORT))",
    "DIR5_INREG": "(__inreg__(DIR5_PORT))",
    "DIR5_DIRREG": "(__dirreg__(DIR5_PORT))",
    "DIO14_OUTREG": "(__outreg__(DIR5_PORT))",
    "DIO14_INREG": "(__inreg__(DIR5_PORT))",
    "DIO14_DIRREG": "(__dirreg__(DIR5_PORT))",
    "DIO13": "13",
    "DIR4": "13",
    "DIO13_PORT": "(DIR4_PORT)",
    "DIO13_BIT": "(DIR4_BIT)",
    "DIR4_OUTREG": "(__outreg__(DIR4_PORT))",
    "DIR4_INREG": "(__inreg__(DIR4_PORT))",
    "DIR4_DIRREG": "(__dirreg__(DIR4_PORT))",
    "DIO13_OUTREG": "(__outreg__(DIR4_PORT))",
    "DIO13_INREG": "(__inreg__(DIR4_PORT))",
    "DIO13_DIRREG": "(__dirreg__(DIR4_PORT))",
    "DIO12": "12",
    "DIR3": "12",
    "DIO12_PORT": "(DIR3_PORT)",
    "DIO12_BIT": "(DIR3_BIT)",
    "DIR3_OUTREG": "(__outreg__(DIR3_PORT))",
    "DIR3_INREG": "(__inreg__(DIR3_PORT))",
    "DIR3_DIRREG": "(__dirreg__(DIR3_PORT))",
    "DIO12_OUTREG": "(__outreg__(DIR3_PORT))",
    "DIO12_INREG": "(__inreg__(DIR3_PORT))",
    "DIO12_DIRREG": "(__dirreg__(DIR3_PORT))",
    "DIO11": "11",
    "DIR2": "11",
    "DIO11_PORT": "(DIR2_PORT)",
    "DIO11_BIT": "(DIR2_BIT)",
    "DIR2_OUTREG": "(__outreg__(DIR2_PORT))",
    "DIR2_INREG": "(__inreg__(DIR2_PORT))",
    "DIR2_DIRREG": "(__dirreg__(DIR2_PORT))",
    "DIO11_OUTREG": "(__outreg__(DIR2_PORT))",
    "DIO11_INREG": "(__inreg__(DIR2_PORT))",
    "DIO11_DIRREG": "(__dirreg__(DIR2_PORT))",
    "DIO10": "10",
    "DIR1": "10",
    "DIO10_PORT": "(DIR1_PORT)",
    "DIO10_BIT": "(DIR1_BIT)",
    "DIR1_OUTREG": "(__outreg__(DIR1_PORT))",
    "DIR1_INREG": "(__inreg__(DIR1_PORT))",
    "DIR1_DIRREG": "(__dirreg__(DIR1_PORT))",
    "DIO10_OUTREG": "(__outreg__(DIR1_PORT))",
    "DIO10_INREG": "(__inreg__(DIR1_PORT))",
    "DIO10_DIRREG": "(__dirreg__(DIR1_PORT))",
    "DIO9": "9",
    "DIR0": "9",
    "DIO9_PORT": "(DIR0_PORT)",
    "DIO9_BIT": "(DIR0_BIT)",
    "DIR0_OUTREG": "(__outreg__(DIR0_PORT))",
    "DIR0_INREG": "(__inreg__(DIR0_PORT))",
    "DIR0_DIRREG": "(__dirreg__(DIR0_PORT))",
    "DIO9_OUTREG": "(__outreg__(DIR0_PORT))",
    "DIO9_INREG": "(__inreg__(DIR0_PORT))",
    "DIO9_DIRREG": "(__dirreg__(DIR0_PORT))",
    "DIO8": "8",
    "STEP7": "8",
    "DIO8_PORT": "(STEP7_PORT)",
    "DIO8_BIT": "(STEP7_BIT)",
    "STEP7_OUTREG": "(__outreg__(STEP7_PORT))",
    "STEP7_INREG": "(__inreg__(STEP7_PORT))",
    "STEP7_DIRREG": "(__dirreg__(STEP7_PORT))",
    "DIO8_OUTREG": "(__outreg__(STEP7_PORT))",
    "DIO8_INREG": "(__inreg__(STEP7_PORT))",
    "DIO8_DIRREG": "(__dirreg__(STEP7_PORT))",
    "DIO7": "7",
    "STEP6": "7",
    "DIO7_PORT": "(STEP6_PORT)",
    "DIO7_BIT": "(STEP6_BIT)",
    "STEP6_OUTREG": "(__outreg__(STEP6_PORT))",
    "STEP6_INREG": "(__inreg__(STEP6_PORT))",
    "STEP6_DIRREG": "(__dirreg__(STEP6_PORT))",
    "DIO7_OUTREG": "(__outreg__(STEP6_PORT))",
    "DIO7_INREG": "(__inreg__(STEP6_PORT))",
    "DIO7_DIRREG": "(__dirreg__(STEP6_PORT))",
    "DIO6": "6",
    "STEP5": "6",
    "DIO6_PORT": "(STEP5_PORT)",
    "DIO6_BIT": "(STEP5_BIT)",
    "STEP5_OUTREG": "(__outreg__(STEP5_PORT))",
    "STEP5_INREG": "(__inreg__(STEP5_PORT))",
    "STEP5_DIRREG": "(__dirreg__(STEP5_PORT))",
    "DIO6_OUTREG": "(__outreg__(STEP5_PORT))",
    "DIO6_INREG": "(__inreg__(STEP5_PORT))",
    "DIO6_DIRREG": "(__dirreg__(STEP5_PORT))",
    "DIO5": "5",
    "STEP4": "5",
    "DIO5_PORT": "(STEP4_PORT)",
    "DIO5_BIT": "(STEP4_BIT)",
    "STEP4_OUTREG": "(__outreg__(STEP4_PORT))",
    "STEP4_INREG": "(__inreg__(STEP4_PORT))",
    "STEP4_DIRREG": "(__dirreg__(STEP4_PORT))",
    "DIO5_OUTREG": "(__outreg__(STEP4_PORT))",
    "DIO5_INREG": "(__inreg__(STEP4_PORT))",
    "DIO5_DIRREG": "(__dirreg__(STEP4_PORT))",
    "DIO4": "4",
    "STEP3": "4",
    "DIO4_PORT": "(STEP3_PORT)",
    "DIO4_BIT": "(STEP3_BIT)",
    "STEP3_OUTREG": "(__outreg__(STEP3_PORT))",
    "STEP3_INREG": "(__inreg__(STEP3_PORT))",
    "STEP3_DIRREG": "(__dirreg__(STEP3_PORT))",
    "DIO4_OUTREG": "(__outreg__(STEP3_PORT))",
    "DIO4_INREG": "(__inreg__(STEP3_PORT))",
    "DIO4_DIRREG": "(__dirreg__(STEP3_PORT))",
    "DIO3": "3",
    "STEP2": "3",
    "DIO3_PORT": "(STEP2_PORT)",
    "DIO3_BIT": "(STEP2_BIT)",
    "STEP2_OUTREG": "(__outreg__(STEP2_PORT))",
    "STEP2_INREG": "(__inreg__(STEP2_PORT))",
    "STEP2_DIRREG": "(__dirreg__(STEP2_PORT))",
    "DIO3_OUTREG": "(__outreg__(STEP2_PORT))",
    "DIO3_INREG": "(__inreg__(STEP2_PORT))",
    "DIO3_DIRREG": "(__dirreg__(STEP2_PORT))",
    "DIO2": "2",
    "STEP1": "2",
    "DIO2_PORT": "(STEP1_PORT)",
    "DIO2_BIT": "(STEP1_BIT)",
    "STEP1_OUTREG": "(__outreg__(STEP1_PORT))",
    "STEP1_INREG": "(__inreg__(STEP1_PORT))",
    "STEP1_DIRREG": "(__dirreg__(STEP1_PORT))",
    "DIO2_OUTREG": "(__outreg__(STEP1_PORT))",
    "DIO2_INREG": "(__inreg__(STEP1_PORT))",
    "DIO2_DIRREG": "(__dirreg__(STEP1_PORT))",
    "DIO1": "1",
    "STEP0": "1",
    "DIO1_PORT": "(STEP0_PORT)",
    "DIO1_BIT": "(STEP0_BIT)",
    "STEP0_OUTREG": "(__outreg__(STEP0_PORT))",
    "STEP0_INREG": "(__inreg__(STEP0_PORT))",
    "STEP0_DIRREG": "(__dirreg__(STEP0_PORT))",
    "DIO1_OUTREG": "(__outreg__(STEP0_PORT))",
    "DIO1_INREG": "(__inreg__(STEP0_PORT))",
    "DIO1_DIRREG": "(__dirreg__(STEP0_PORT))",
    "MCU_CYCLES_LOOP_OVERHEAD": "2",
    "MCU_CYCLES_PER_LOOP": "4",
    "F_STEP_MIN": "4",
    "F_STEP_MAX": "30000",
    "BOARDMAP_RAMPS14_H": true,
    "AVR6": true,
    "SPINDLE_PWM_COOLANT_FLOOD": "DOUT2",
    "SPINDLE_PWM_COOLANT_MIST": "",
    "": false
}