[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ExprReductionBits/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 95
LIB: work
FILE: ${SURELOG_DIR}/tests/ExprReductionBits/dut.sv
n<> u<94> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<94> s<93> l<1:1>
  n<> u<93> t<Source_text> p<94> c<92> l<1:1> el<8:10>
    n<> u<92> t<Description> p<93> c<91> l<1:1> el<8:10>
      n<> u<91> t<Module_declaration> p<92> c<14> l<1:1> el<8:10>
        n<> u<14> t<Module_ansi_header> p<91> c<2> s<32> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:25>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:24>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:22>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:22>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:22>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:22>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<1:19> el<1:22>
              n<o> u<11> t<STRING_CONST> p<12> l<1:23> el<1:24>
        n<> u<32> t<Non_port_module_item> p<91> c<31> s<89> l<2:5> el<2:29>
          n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:5> el<2:29>
            n<> u<30> t<Module_common_item> p<31> c<29> l<2:5> el<2:29>
              n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<2:5> el<2:29>
                n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:5> el<2:29>
                  n<> u<27> t<Parameter_declaration> p<28> c<17> l<2:5> el<2:28>
                    n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<2:15> el<2:18>
                      n<> u<16> t<Data_type> p<17> c<15> l<2:15> el<2:18>
                        n<> u<15> t<IntegerAtomType_Int> p<16> l<2:15> el<2:18>
                    n<> u<26> t<Param_assignment_list> p<27> c<25> l<2:19> el<2:28>
                      n<> u<25> t<Param_assignment> p<26> c<18> l<2:19> el<2:28>
                        n<PARAM> u<18> t<STRING_CONST> p<25> s<24> l<2:19> el<2:24>
                        n<> u<24> t<Constant_param_expression> p<25> c<23> l<2:27> el<2:28>
                          n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<2:27> el<2:28>
                            n<> u<22> t<Constant_expression> p<23> c<21> l<2:27> el<2:28>
                              n<> u<21> t<Constant_primary> p<22> c<20> l<2:27> el<2:28>
                                n<> u<20> t<Primary_literal> p<21> c<19> l<2:27> el<2:28>
                                  n<4> u<19> t<INT_CONST> p<20> l<2:27> el<2:28>
        n<> u<89> t<Non_port_module_item> p<91> c<88> s<90> l<3:5> el<6:21>
          n<> u<88> t<Module_or_generate_item> p<89> c<87> l<3:5> el<6:21>
            n<> u<87> t<Module_common_item> p<88> c<86> l<3:5> el<6:21>
              n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<3:5> el<6:21>
                n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<3:5> el<6:21>
                  n<> u<84> t<Data_declaration> p<85> c<83> l<3:5> el<6:21>
                    n<> u<83> t<Type_declaration> p<84> c<81> l<3:5> el<6:21>
                      n<> u<81> t<Data_type> p<83> c<68> s<82> l<3:13> el<6:6>
                        n<> u<68> t<Enum_base_type> p<81> c<33> s<74> l<3:18> el<3:57>
                          n<> u<33> t<IntVec_TypeLogic> p<68> s<67> l<3:18> el<3:23>
                          n<> u<67> t<Packed_dimension> p<68> c<66> l<3:23> el<3:57>
                            n<> u<66> t<Constant_range> p<67> c<61> l<3:24> el<3:56>
                              n<> u<61> t<Constant_expression> p<66> c<55> s<65> l<3:24> el<3:54>
                                n<> u<55> t<Constant_expression> p<61> c<49> s<60> l<3:24> el<3:46>
                                  n<> u<49> t<Constant_expression> p<55> c<43> s<54> l<3:24> el<3:41>
                                    n<> u<43> t<Constant_expression> p<49> c<42> s<48> l<3:24> el<3:36>
                                      n<> u<42> t<Constant_primary> p<43> c<41> l<3:24> el<3:36>
                                        n<> u<41> t<Subroutine_call> p<42> c<34> l<3:24> el<3:36>
                                          n<> u<34> t<Dollar_keyword> p<41> s<35> l<3:24> el<3:25>
                                          n<bits> u<35> t<STRING_CONST> p<41> s<40> l<3:25> el<3:29>
                                          n<> u<40> t<Argument_list> p<41> c<39> l<3:30> el<3:35>
                                            n<> u<39> t<Expression> p<40> c<38> l<3:30> el<3:35>
                                              n<> u<38> t<Primary> p<39> c<37> l<3:30> el<3:35>
                                                n<> u<37> t<Primary_literal> p<38> c<36> l<3:30> el<3:35>
                                                  n<PARAM> u<36> t<STRING_CONST> p<37> l<3:30> el<3:35>
                                    n<> u<48> t<BinOp_Minus> p<49> s<47> l<3:37> el<3:38>
                                    n<> u<47> t<Constant_expression> p<49> c<46> l<3:39> el<3:41>
                                      n<> u<46> t<Constant_primary> p<47> c<45> l<3:39> el<3:41>
                                        n<> u<45> t<Primary_literal> p<46> c<44> l<3:39> el<3:41>
                                          n<32> u<44> t<INT_CONST> p<45> l<3:39> el<3:41>
                                  n<> u<54> t<BinOp_Plus> p<55> s<53> l<3:42> el<3:43>
                                  n<> u<53> t<Constant_expression> p<55> c<52> l<3:44> el<3:46>
                                    n<> u<52> t<Constant_primary> p<53> c<51> l<3:44> el<3:46>
                                      n<> u<51> t<Primary_literal> p<52> c<50> l<3:44> el<3:46>
                                        n<85> u<50> t<INT_CONST> p<51> l<3:44> el<3:46>
                                n<> u<60> t<BinOp_Plus> p<61> s<59> l<3:47> el<3:48>
                                n<> u<59> t<Constant_expression> p<61> c<58> l<3:49> el<3:54>
                                  n<> u<58> t<Constant_primary> p<59> c<57> l<3:49> el<3:54>
                                    n<> u<57> t<Primary_literal> p<58> c<56> l<3:49> el<3:54>
                                      n<PARAM> u<56> t<STRING_CONST> p<57> l<3:49> el<3:54>
                              n<> u<65> t<Constant_expression> p<66> c<64> l<3:55> el<3:56>
                                n<> u<64> t<Constant_primary> p<65> c<63> l<3:55> el<3:56>
                                  n<> u<63> t<Primary_literal> p<64> c<62> l<3:55> el<3:56>
                                    n<0> u<62> t<INT_CONST> p<63> l<3:55> el<3:56>
                        n<> u<74> t<Enum_name_declaration> p<81> c<69> s<80> l<4:9> el<4:31>
                          n<LOGIC90PB_0_ITEM_0> u<69> t<STRING_CONST> p<74> s<73> l<4:9> el<4:27>
                          n<> u<73> t<Constant_expression> p<74> c<72> l<4:30> el<4:31>
                            n<> u<72> t<Constant_primary> p<73> c<71> l<4:30> el<4:31>
                              n<> u<71> t<Primary_literal> p<72> c<70> l<4:30> el<4:31>
                                n<0> u<70> t<INT_CONST> p<71> l<4:30> el<4:31>
                        n<> u<80> t<Enum_name_declaration> p<81> c<75> l<5:9> el<5:31>
                          n<LOGIC90PB_0_ITEM_1> u<75> t<STRING_CONST> p<80> s<79> l<5:9> el<5:27>
                          n<> u<79> t<Constant_expression> p<80> c<78> l<5:30> el<5:31>
                            n<> u<78> t<Constant_primary> p<79> c<77> l<5:30> el<5:31>
                              n<> u<77> t<Primary_literal> p<78> c<76> l<5:30> el<5:31>
                                n<1> u<76> t<INT_CONST> p<77> l<5:30> el<5:31>
                      n<logic90pb_0_e> u<82> t<STRING_CONST> p<83> l<6:7> el<6:20>
        n<> u<90> t<ENDMODULE> p<91> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ExprReductionBits/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ExprReductionBits/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              15
Design                                                 1
EnumConst                                              2
EnumTypespec                                           1
Identifier                                             3
IntTypespec                                            3
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         1
Operation                                              3
ParamAssign                                            1
Parameter                                              1
Port                                                   1
Range                                                  1
RefObj                                                 2
RefTypespec                                            5
SourceFile                                             1
SysFuncCall                                            1
TypedefTypespec                                        1
Variable                                               1
------------------------------------------------------------
Total:                                                47
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ExprReductionBits/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Variable: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@top.PARAM), line:2:19, endln:2:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (work@top.PARAM), line:2:15, endln:2:18
      |vpiParent:
      \_Parameter: (work@top.PARAM), line:2:19, endln:2:28
      |vpiFullName:work@top.PARAM
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
    |vpiName:PARAM
    |vpiFullName:work@top.PARAM
  |vpiParamAssign:
  \_ParamAssign: , line:2:19, endln:2:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:2:27, endln:2:28
      |vpiParent:
      \_ParamAssign: , line:2:19, endln:2:28
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.PARAM), line:2:19, endln:2:28
  |vpiTypespec:
  \_IntTypespec: , line:2:15, endln:2:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
    |vpiSigned:1
  |vpiTypespec:
  \_EnumTypespec: , line:3:13, endln:6:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
    |vpiBaseTypespec:
    \_RefTypespec: (work@top), line:3:18, endln:3:57
      |vpiParent:
      \_EnumTypespec: , line:3:13, endln:6:20
      |vpiFullName:work@top
      |vpiActual:
      \_LogicTypespec: , line:3:18, endln:3:23
    |vpiEnumConst:
    \_EnumConst: (LOGIC90PB_0_ITEM_0), line:4:9, endln:4:31
      |vpiParent:
      \_EnumTypespec: , line:3:13, endln:6:20
      |vpiName:LOGIC90PB_0_ITEM_0
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (LOGIC90PB_0_ITEM_1), line:5:9, endln:5:31
      |vpiParent:
      \_EnumTypespec: , line:3:13, endln:6:20
      |vpiName:LOGIC90PB_0_ITEM_1
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
  |vpiTypespec:
  \_LogicTypespec: , line:3:18, endln:3:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:3:23, endln:3:57
      |vpiParent:
      \_LogicTypespec: , line:3:18, endln:3:23
      |vpiLeftRange:
      \_Operation: , line:3:24, endln:3:54
        |vpiParent:
        \_Range: , line:3:23, endln:3:57
        |vpiOpType:24
        |vpiOperand:
        \_Operation: , line:3:24, endln:3:46
          |vpiParent:
          \_Operation: , line:3:24, endln:3:54
          |vpiOpType:24
          |vpiOperand:
          \_Operation: , line:3:24, endln:3:41
            |vpiParent:
            \_Operation: , line:3:24, endln:3:46
            |vpiOpType:11
            |vpiOperand:
            \_SysFuncCall: ($bits), line:3:24, endln:3:36
              |vpiParent:
              \_Operation: , line:3:24, endln:3:41
              |vpiArgument:
              \_RefObj: (work@top.PARAM), line:3:30, endln:3:35
                |vpiParent:
                \_SysFuncCall: ($bits), line:3:24, endln:3:36
                |vpiName:PARAM
                |vpiFullName:work@top.PARAM
                |vpiActual:
                \_Parameter: (work@top.PARAM), line:2:19, endln:2:28
              |vpiName:
              \_Identifier: ($bits)
                |vpiParent:
                \_SysFuncCall: ($bits), line:3:24, endln:3:36
                |vpiName:$bits
            |vpiOperand:
            \_Constant: , line:3:39, endln:3:41
              |vpiParent:
              \_Operation: , line:3:24, endln:3:41
              |vpiDecompile:32
              |vpiSize:64
              |UINT:32
              |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:3:44, endln:3:46
            |vpiParent:
            \_Operation: , line:3:24, endln:3:46
            |vpiDecompile:85
            |vpiSize:64
            |UINT:85
            |vpiConstType:9
        |vpiOperand:
        \_RefObj: (work@top.PARAM), line:3:49, endln:3:54
          |vpiParent:
          \_Operation: , line:3:24, endln:3:54
          |vpiName:PARAM
          |vpiFullName:work@top.PARAM
          |vpiActual:
          \_Parameter: (work@top.PARAM), line:2:19, endln:2:28
      |vpiRightRange:
      \_Constant: , line:3:55, endln:3:56
        |vpiParent:
        \_Range: , line:3:23, endln:3:57
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_TypedefTypespec: (logic90pb_0_e), line:6:7, endln:6:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
    |vpiName:
    \_Identifier: (logic90pb_0_e)
      |vpiParent:
      \_TypedefTypespec: (logic90pb_0_e), line:6:7, endln:6:20
      |vpiName:logic90pb_0_e
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.logic90pb_0_e), line:3:13, endln:6:6
      |vpiParent:
      \_TypedefTypespec: (logic90pb_0_e), line:6:7, endln:6:20
      |vpiFullName:work@top.logic90pb_0_e
      |vpiActual:
      \_EnumTypespec: , line:3:13, endln:6:20
  |vpiImportTypespec:
  \_IntTypespec: , line:2:15, endln:2:18
  |vpiImportTypespec:
  \_EnumTypespec: , line:3:13, endln:6:20
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:18, endln:3:23
  |vpiImportTypespec:
  \_TypedefTypespec: (logic90pb_0_e), line:6:7, endln:6:20
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:1:23, endln:1:24
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
|vpiTypespec:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprReductionBits/dut.sv, line:1:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
