Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jun  6 13:03:34 2023
| Host         : T7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           10 |
| Yes          | No                    | No                     |              21 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------+------------------------------------+------------------+----------------+
|     Clock Signal     |                 Enable Signal                 |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------------+------------------------------------+------------------+----------------+
|  w_200KHz_BUFG       |                                               | i2cmaster/p_0_in__0                |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG |                                               |                                    |                4 |              5 |
|  w_200KHz_BUFG       | i2cmaster/FSM_sequential_state_reg[4]_i_1_n_0 |                                    |                3 |              5 |
|  i2cmaster/E[0]      |                                               |                                    |                5 |              7 |
|  CLK100MHZ_IBUF_BUFG |                                               | clkgen/counter[7]_i_1_n_0          |                2 |              8 |
|  w_200KHz_BUFG       |                                               |                                    |                7 |             11 |
|  w_200KHz_BUFG       |                                               | i2cmaster/count[11]_i_1_n_0        |                3 |             11 |
|  CLK100MHZ_IBUF_BUFG |                                               | segcontrol/anode_timer[16]_i_1_n_0 |                4 |             16 |
|  w_200KHz_BUFG       | i2cmaster/temp_data_reg                       |                                    |                5 |             16 |
+----------------------+-----------------------------------------------+------------------------------------+------------------+----------------+


