// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "load_input20.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic load_input20::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic load_input20::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> load_input20::ap_ST_fsm_state1 = "1";
const sc_lv<3> load_input20::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> load_input20::ap_ST_fsm_state4 = "100";
const sc_lv<32> load_input20::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool load_input20::ap_const_boolean_1 = true;
const sc_lv<32> load_input20::ap_const_lv32_1 = "1";
const bool load_input20::ap_const_boolean_0 = false;
const sc_lv<1> load_input20::ap_const_lv1_1 = "1";
const sc_lv<1> load_input20::ap_const_lv1_0 = "0";
const sc_lv<31> load_input20::ap_const_lv31_0 = "0000000000000000000000000000000";
const sc_lv<31> load_input20::ap_const_lv31_1 = "1";
const sc_lv<32> load_input20::ap_const_lv32_2 = "10";

load_input20::load_input20(sc_module_name name) : sc_module(name), mVcdFile(0) {
    regslice_both_in_data_V_U = new regslice_both<32>("regslice_both_in_data_V_U");
    regslice_both_in_data_V_U->ap_clk(ap_clk);
    regslice_both_in_data_V_U->ap_rst(ap_rst);
    regslice_both_in_data_V_U->data_in(in1_TDATA);
    regslice_both_in_data_V_U->vld_in(in1_TVALID);
    regslice_both_in_data_V_U->ack_in(regslice_both_in_data_V_U_ack_in);
    regslice_both_in_data_V_U->data_out(in1_TDATA_int);
    regslice_both_in_data_V_U->vld_out(in1_TVALID_int);
    regslice_both_in_data_V_U->ack_out(in1_TREADY_int);
    regslice_both_in_data_V_U->apdone_blk(regslice_both_in_data_V_U_apdone_blk);
    regslice_both_in_keep_V_U = new regslice_both<4>("regslice_both_in_keep_V_U");
    regslice_both_in_keep_V_U->ap_clk(ap_clk);
    regslice_both_in_keep_V_U->ap_rst(ap_rst);
    regslice_both_in_keep_V_U->data_in(in1_TKEEP);
    regslice_both_in_keep_V_U->vld_in(in1_TVALID);
    regslice_both_in_keep_V_U->ack_in(regslice_both_in_keep_V_U_ack_in);
    regslice_both_in_keep_V_U->data_out(in1_TKEEP_int);
    regslice_both_in_keep_V_U->vld_out(regslice_both_in_keep_V_U_vld_out);
    regslice_both_in_keep_V_U->ack_out(in1_TREADY_int);
    regslice_both_in_keep_V_U->apdone_blk(regslice_both_in_keep_V_U_apdone_blk);
    regslice_both_in_strb_V_U = new regslice_both<4>("regslice_both_in_strb_V_U");
    regslice_both_in_strb_V_U->ap_clk(ap_clk);
    regslice_both_in_strb_V_U->ap_rst(ap_rst);
    regslice_both_in_strb_V_U->data_in(in1_TSTRB);
    regslice_both_in_strb_V_U->vld_in(in1_TVALID);
    regslice_both_in_strb_V_U->ack_in(regslice_both_in_strb_V_U_ack_in);
    regslice_both_in_strb_V_U->data_out(in1_TSTRB_int);
    regslice_both_in_strb_V_U->vld_out(regslice_both_in_strb_V_U_vld_out);
    regslice_both_in_strb_V_U->ack_out(in1_TREADY_int);
    regslice_both_in_strb_V_U->apdone_blk(regslice_both_in_strb_V_U_apdone_blk);
    regslice_both_in_user_V_U = new regslice_both<4>("regslice_both_in_user_V_U");
    regslice_both_in_user_V_U->ap_clk(ap_clk);
    regslice_both_in_user_V_U->ap_rst(ap_rst);
    regslice_both_in_user_V_U->data_in(in1_TUSER);
    regslice_both_in_user_V_U->vld_in(in1_TVALID);
    regslice_both_in_user_V_U->ack_in(regslice_both_in_user_V_U_ack_in);
    regslice_both_in_user_V_U->data_out(in1_TUSER_int);
    regslice_both_in_user_V_U->vld_out(regslice_both_in_user_V_U_vld_out);
    regslice_both_in_user_V_U->ack_out(in1_TREADY_int);
    regslice_both_in_user_V_U->apdone_blk(regslice_both_in_user_V_U_apdone_blk);
    regslice_both_in_last_V_U = new regslice_both<1>("regslice_both_in_last_V_U");
    regslice_both_in_last_V_U->ap_clk(ap_clk);
    regslice_both_in_last_V_U->ap_rst(ap_rst);
    regslice_both_in_last_V_U->data_in(in1_TLAST);
    regslice_both_in_last_V_U->vld_in(in1_TVALID);
    regslice_both_in_last_V_U->ack_in(regslice_both_in_last_V_U_ack_in);
    regslice_both_in_last_V_U->data_out(in1_TLAST_int);
    regslice_both_in_last_V_U->vld_out(regslice_both_in_last_V_U_vld_out);
    regslice_both_in_last_V_U->ack_out(in1_TREADY_int);
    regslice_both_in_last_V_U->apdone_blk(regslice_both_in_last_V_U_apdone_blk);
    regslice_both_in_id_V_U = new regslice_both<5>("regslice_both_in_id_V_U");
    regslice_both_in_id_V_U->ap_clk(ap_clk);
    regslice_both_in_id_V_U->ap_rst(ap_rst);
    regslice_both_in_id_V_U->data_in(in1_TID);
    regslice_both_in_id_V_U->vld_in(in1_TVALID);
    regslice_both_in_id_V_U->ack_in(regslice_both_in_id_V_U_ack_in);
    regslice_both_in_id_V_U->data_out(in1_TID_int);
    regslice_both_in_id_V_U->vld_out(regslice_both_in_id_V_U_vld_out);
    regslice_both_in_id_V_U->ack_out(in1_TREADY_int);
    regslice_both_in_id_V_U->apdone_blk(regslice_both_in_id_V_U_apdone_blk);
    regslice_both_in_dest_V_U = new regslice_both<5>("regslice_both_in_dest_V_U");
    regslice_both_in_dest_V_U->ap_clk(ap_clk);
    regslice_both_in_dest_V_U->ap_rst(ap_rst);
    regslice_both_in_dest_V_U->data_in(in1_TDEST);
    regslice_both_in_dest_V_U->vld_in(in1_TVALID);
    regslice_both_in_dest_V_U->ack_in(regslice_both_in_dest_V_U_ack_in);
    regslice_both_in_dest_V_U->data_out(in1_TDEST_int);
    regslice_both_in_dest_V_U->vld_out(regslice_both_in_dest_V_U_vld_out);
    regslice_both_in_dest_V_U->ack_out(in1_TREADY_int);
    regslice_both_in_dest_V_U->apdone_blk(regslice_both_in_dest_V_U_apdone_blk);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln10_fu_159_p2);
    sensitive << ( i_0_i_i_reg_139 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in1_stream_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln10_fu_154_p2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln10_reg_178 );
    sensitive << ( in1_TVALID_int );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in1_stream_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln10_fu_154_p2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln10_reg_178 );
    sensitive << ( in1_TVALID_int );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in1_stream_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln10_fu_154_p2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln10_reg_178 );
    sensitive << ( in1_TVALID_int );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( size_empty_n );
    sensitive << ( size_out_full_n );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);
    sensitive << ( icmp_ln10_fu_154_p2 );
    sensitive << ( in1_TVALID_int );

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( in1_stream_V_full_n );
    sensitive << ( icmp_ln10_reg_178 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln10_fu_154_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_i_0_i_i_cast_fu_150_p1);
    sensitive << ( i_0_i_i_reg_139 );

    SC_METHOD(thread_icmp_ln10_fu_154_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( size_read_reg_173 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( i_0_i_i_cast_fu_150_p1 );

    SC_METHOD(thread_in1_TDATA_blk_n);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln10_fu_154_p2 );
    sensitive << ( in1_TVALID_int );

    SC_METHOD(thread_in1_TREADY);
    sensitive << ( in1_TVALID );
    sensitive << ( regslice_both_in_data_V_U_ack_in );

    SC_METHOD(thread_in1_TREADY_int);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln10_fu_154_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_in1_stream_V_blk_n);
    sensitive << ( in1_stream_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln10_reg_178 );

    SC_METHOD(thread_in1_stream_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln10_reg_178 );
    sensitive << ( in_data_V_tmp_reg_187 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_in1_stream_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln10_reg_178 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_size_blk_n);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( size_empty_n );

    SC_METHOD(thread_size_out_blk_n);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( size_out_full_n );

    SC_METHOD(thread_size_out_din);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( size_dout );
    sensitive << ( size_empty_n );
    sensitive << ( size_out_full_n );

    SC_METHOD(thread_size_out_write);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( size_empty_n );
    sensitive << ( size_out_full_n );

    SC_METHOD(thread_size_read);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( size_empty_n );
    sensitive << ( size_out_full_n );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( size_empty_n );
    sensitive << ( size_out_full_n );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln10_fu_154_p2 );
    sensitive << ( ap_block_pp0_stage0_subdone );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "load_input20_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, in1_TDATA, "(port)in1_TDATA");
    sc_trace(mVcdFile, in1_TVALID, "(port)in1_TVALID");
    sc_trace(mVcdFile, in1_TREADY, "(port)in1_TREADY");
    sc_trace(mVcdFile, in1_TKEEP, "(port)in1_TKEEP");
    sc_trace(mVcdFile, in1_TSTRB, "(port)in1_TSTRB");
    sc_trace(mVcdFile, in1_TUSER, "(port)in1_TUSER");
    sc_trace(mVcdFile, in1_TLAST, "(port)in1_TLAST");
    sc_trace(mVcdFile, in1_TID, "(port)in1_TID");
    sc_trace(mVcdFile, in1_TDEST, "(port)in1_TDEST");
    sc_trace(mVcdFile, size_dout, "(port)size_dout");
    sc_trace(mVcdFile, size_empty_n, "(port)size_empty_n");
    sc_trace(mVcdFile, size_read, "(port)size_read");
    sc_trace(mVcdFile, size_out_din, "(port)size_out_din");
    sc_trace(mVcdFile, size_out_full_n, "(port)size_out_full_n");
    sc_trace(mVcdFile, size_out_write, "(port)size_out_write");
    sc_trace(mVcdFile, in1_stream_V_din, "(port)in1_stream_V_din");
    sc_trace(mVcdFile, in1_stream_V_full_n, "(port)in1_stream_V_full_n");
    sc_trace(mVcdFile, in1_stream_V_write, "(port)in1_stream_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, in1_TDATA_blk_n, "in1_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln10_fu_154_p2, "icmp_ln10_fu_154_p2");
    sc_trace(mVcdFile, size_blk_n, "size_blk_n");
    sc_trace(mVcdFile, size_out_blk_n, "size_out_blk_n");
    sc_trace(mVcdFile, in1_stream_V_blk_n, "in1_stream_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, icmp_ln10_reg_178, "icmp_ln10_reg_178");
    sc_trace(mVcdFile, i_0_i_i_reg_139, "i_0_i_i_reg_139");
    sc_trace(mVcdFile, size_read_reg_173, "size_read_reg_173");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, add_ln10_fu_159_p2, "add_ln10_fu_159_p2");
    sc_trace(mVcdFile, in_data_V_tmp_reg_187, "in_data_V_tmp_reg_187");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, i_0_i_i_cast_fu_150_p1, "i_0_i_i_cast_fu_150_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, regslice_both_in_data_V_U_apdone_blk, "regslice_both_in_data_V_U_apdone_blk");
    sc_trace(mVcdFile, in1_TDATA_int, "in1_TDATA_int");
    sc_trace(mVcdFile, in1_TVALID_int, "in1_TVALID_int");
    sc_trace(mVcdFile, in1_TREADY_int, "in1_TREADY_int");
    sc_trace(mVcdFile, regslice_both_in_data_V_U_ack_in, "regslice_both_in_data_V_U_ack_in");
    sc_trace(mVcdFile, regslice_both_in_keep_V_U_apdone_blk, "regslice_both_in_keep_V_U_apdone_blk");
    sc_trace(mVcdFile, in1_TKEEP_int, "in1_TKEEP_int");
    sc_trace(mVcdFile, regslice_both_in_keep_V_U_vld_out, "regslice_both_in_keep_V_U_vld_out");
    sc_trace(mVcdFile, regslice_both_in_keep_V_U_ack_in, "regslice_both_in_keep_V_U_ack_in");
    sc_trace(mVcdFile, regslice_both_in_strb_V_U_apdone_blk, "regslice_both_in_strb_V_U_apdone_blk");
    sc_trace(mVcdFile, in1_TSTRB_int, "in1_TSTRB_int");
    sc_trace(mVcdFile, regslice_both_in_strb_V_U_vld_out, "regslice_both_in_strb_V_U_vld_out");
    sc_trace(mVcdFile, regslice_both_in_strb_V_U_ack_in, "regslice_both_in_strb_V_U_ack_in");
    sc_trace(mVcdFile, regslice_both_in_user_V_U_apdone_blk, "regslice_both_in_user_V_U_apdone_blk");
    sc_trace(mVcdFile, in1_TUSER_int, "in1_TUSER_int");
    sc_trace(mVcdFile, regslice_both_in_user_V_U_vld_out, "regslice_both_in_user_V_U_vld_out");
    sc_trace(mVcdFile, regslice_both_in_user_V_U_ack_in, "regslice_both_in_user_V_U_ack_in");
    sc_trace(mVcdFile, regslice_both_in_last_V_U_apdone_blk, "regslice_both_in_last_V_U_apdone_blk");
    sc_trace(mVcdFile, in1_TLAST_int, "in1_TLAST_int");
    sc_trace(mVcdFile, regslice_both_in_last_V_U_vld_out, "regslice_both_in_last_V_U_vld_out");
    sc_trace(mVcdFile, regslice_both_in_last_V_U_ack_in, "regslice_both_in_last_V_U_ack_in");
    sc_trace(mVcdFile, regslice_both_in_id_V_U_apdone_blk, "regslice_both_in_id_V_U_apdone_blk");
    sc_trace(mVcdFile, in1_TID_int, "in1_TID_int");
    sc_trace(mVcdFile, regslice_both_in_id_V_U_vld_out, "regslice_both_in_id_V_U_vld_out");
    sc_trace(mVcdFile, regslice_both_in_id_V_U_ack_in, "regslice_both_in_id_V_U_ack_in");
    sc_trace(mVcdFile, regslice_both_in_dest_V_U_apdone_blk, "regslice_both_in_dest_V_U_apdone_blk");
    sc_trace(mVcdFile, in1_TDEST_int, "in1_TDEST_int");
    sc_trace(mVcdFile, regslice_both_in_dest_V_U_vld_out, "regslice_both_in_dest_V_U_vld_out");
    sc_trace(mVcdFile, regslice_both_in_dest_V_U_ack_in, "regslice_both_in_dest_V_U_ack_in");
#endif

    }
}

load_input20::~load_input20() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete regslice_both_in_data_V_U;
    delete regslice_both_in_keep_V_U;
    delete regslice_both_in_strb_V_U;
    delete regslice_both_in_user_V_U;
    delete regslice_both_in_last_V_U;
    delete regslice_both_in_id_V_U;
    delete regslice_both_in_dest_V_U;
}

void load_input20::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, size_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, size_out_full_n.read())))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, size_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, size_out_full_n.read())))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        i_0_i_i_reg_139 = add_ln10_fu_159_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, size_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, size_out_full_n.read())))) {
        i_0_i_i_reg_139 = ap_const_lv31_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln10_reg_178 = icmp_ln10_fu_154_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_data_V_tmp_reg_187 = in1_TDATA_int.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, size_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, size_out_full_n.read())))) {
        size_read_reg_173 = size_dout.read();
    }
}

void load_input20::thread_add_ln10_fu_159_p2() {
    add_ln10_fu_159_p2 = (!i_0_i_i_reg_139.read().is_01() || !ap_const_lv31_1.is_01())? sc_lv<31>(): (sc_biguint<31>(i_0_i_i_reg_139.read()) + sc_biguint<31>(ap_const_lv31_1));
}

void load_input20::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void load_input20::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void load_input20::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[2];
}

void load_input20::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void load_input20::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln10_reg_178.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in1_stream_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in1_TVALID_int.read())));
}

void load_input20::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln10_reg_178.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in1_stream_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in1_TVALID_int.read())));
}

void load_input20::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln10_reg_178.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in1_stream_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in1_TVALID_int.read())));
}

void load_input20::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, size_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, size_out_full_n.read()));
}

void load_input20::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = (esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, in1_TVALID_int.read()));
}

void load_input20::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln10_reg_178.read()) && esl_seteq<1,1,1>(ap_const_logic_0, in1_stream_V_full_n.read()));
}

void load_input20::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_0)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void load_input20::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void load_input20::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void load_input20::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void load_input20::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void load_input20::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void load_input20::thread_i_0_i_i_cast_fu_150_p1() {
    i_0_i_i_cast_fu_150_p1 = esl_zext<32,31>(i_0_i_i_reg_139.read());
}

void load_input20::thread_icmp_ln10_fu_154_p2() {
    icmp_ln10_fu_154_p2 = (!i_0_i_i_cast_fu_150_p1.read().is_01() || !size_read_reg_173.read().is_01())? sc_lv<1>(): (sc_bigint<32>(i_0_i_i_cast_fu_150_p1.read()) < sc_bigint<32>(size_read_reg_173.read()));
}

void load_input20::thread_in1_TDATA_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_1))) {
        in1_TDATA_blk_n = in1_TVALID_int.read();
    } else {
        in1_TDATA_blk_n = ap_const_logic_1;
    }
}

void load_input20::thread_in1_TREADY() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, in1_TVALID.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, regslice_both_in_data_V_U_ack_in.read()))) {
        in1_TREADY = ap_const_logic_1;
    } else {
        in1_TREADY = ap_const_logic_0;
    }
}

void load_input20::thread_in1_TREADY_int() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in1_TREADY_int = ap_const_logic_1;
    } else {
        in1_TREADY_int = ap_const_logic_0;
    }
}

void load_input20::thread_in1_stream_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln10_reg_178.read()))) {
        in1_stream_V_blk_n = in1_stream_V_full_n.read();
    } else {
        in1_stream_V_blk_n = ap_const_logic_1;
    }
}

void load_input20::thread_in1_stream_V_din() {
    in1_stream_V_din = in_data_V_tmp_reg_187.read();
}

void load_input20::thread_in1_stream_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln10_reg_178.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in1_stream_V_write = ap_const_logic_1;
    } else {
        in1_stream_V_write = ap_const_logic_0;
    }
}

void load_input20::thread_size_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        size_blk_n = size_empty_n.read();
    } else {
        size_blk_n = ap_const_logic_1;
    }
}

void load_input20::thread_size_out_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        size_out_blk_n = size_out_full_n.read();
    } else {
        size_out_blk_n = ap_const_logic_1;
    }
}

void load_input20::thread_size_out_din() {
    size_out_din = size_dout.read();
}

void load_input20::thread_size_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, size_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, size_out_full_n.read())))) {
        size_out_write = ap_const_logic_1;
    } else {
        size_out_write = ap_const_logic_0;
    }
}

void load_input20::thread_size_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, size_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, size_out_full_n.read())))) {
        size_read = ap_const_logic_1;
    } else {
        size_read = ap_const_logic_0;
    }
}

void load_input20::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, size_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, size_out_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_0))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_fu_154_p2.read(), ap_const_lv1_0))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

