# Copyright Allo authors. All Rights Reserved.
# SPDX-License-Identifier: Apache-2.0

"""FEATHER+ Tutorial Support Module.

Infrastructure code for the Allo-FEATHER+ hands-on tutorial.
Handles trace parsing, ISA lowering, data generation, simulation,
and HLS synthesis — so the notebook stays focused on Allo concepts.
"""

import os
import re
import sys

import numpy as np

# ─── Path setup ───────────────────────────────────────────────────
_TUTORIAL_DIR = os.path.dirname(os.path.abspath(__file__))
_FEATHER_DIR = os.path.dirname(_TUTORIAL_DIR)
_ALLO_DIR = os.path.dirname(os.path.dirname(_FEATHER_DIR))

for _p in [_ALLO_DIR, _FEATHER_DIR]:
    if _p not in sys.path:
        sys.path.insert(0, _p)

# ─── Allo imports ─────────────────────────────────────────────────
import allo
from allo.ir.types import int8, int32, UInt, Stream
import allo.dataflow as df
from allo.customize import Partition

from minisa.trace_parser import load_trace
from feather_minisa import (
    get_feather_full_matrix_top,
    FeatherModule,
    compute_birrd_params,
    schedule_feather_hls,
)

# ─── Trace ────────────────────────────────────────────────────────
_TRACE_PATH = os.path.join(
    _FEATHER_DIR, "instr_trace", "figure7_16x12x8_4x4.json"
)


def load_tutorial_trace():
    """Load the Figure 7 trace: C[16,8] = A[16,12] x B[12,8] on 4x4 array."""
    return load_trace(_TRACE_PATH)


def print_trace_summary(trace_info):
    """Pretty-print the trace configuration."""
    M, K, N = trace_info["M"], trace_info["K"], trace_info["N"]
    AH, AW = trace_info["AH"], trace_info["AW"]
    Gr = trace_info["Gr"]
    k_passes = trace_info["k_passes"]
    n_tiles = trace_info["n_tiles"]
    n_m = trace_info["n_m_batches"]
    n_n = trace_info["n_spatial_tiles"]
    Kt = (AW // Gr) * AH
    print(f"  GEMM: C[{M},{N}] = A[{M},{K}] x B[{K},{N}]")
    print(f"  PE Array: {AH}x{AW} ({AH * AW} PEs)")
    print(f"  Replication group: Gr={Gr}")
    print(f"  K-tile: {Kt} elements, k_passes={k_passes}")
    print(f"  Total tiles: {n_tiles} = {n_n}N x {n_m}M x {k_passes}K")


# ─── Test Data ────────────────────────────────────────────────────
def generate_test_data(trace_info, seed=42):
    """Generate random int8 test matrices and NumPy reference result."""
    M, K, N = trace_info["M"], trace_info["K"], trace_info["N"]
    M_padded = trace_info["M_padded"]
    np.random.seed(seed)
    A_orig = np.random.randint(-4, 4, size=(M, K)).astype(np.int8)
    B = np.random.randint(-4, 4, size=(K, N)).astype(np.int8)
    C_ref = A_orig.astype(np.int32) @ B.astype(np.int32)
    if M_padded != M:
        A = np.zeros((M_padded, K), dtype=np.int8)
        A[:M, :] = A_orig
    else:
        A = A_orig
    return A, B, C_ref


# ─── Simulation ──────────────────────────────────────────────────
def run_feather_simulation(trace_info, seed=42):
    """Build and run the full FEATHER+ dataflow simulation.

    Returns (C_result, passed).
    """
    M_padded = trace_info["M_padded"]
    M, K, N = trace_info["M"], trace_info["K"], trace_info["N"]
    AH, AW = trace_info["AH"], trace_info["AW"]
    instructions = trace_info["instructions"]
    k_passes = trace_info.get("k_passes", 1)
    n_inner = trace_info.get("n_inner", 1)

    A, B, C_ref = generate_test_data(trace_info, seed)

    print("Building FEATHER+ simulator (compiling dataflow to LLVM)...")
    top = get_feather_full_matrix_top(
        M_padded, K, N, AW, AH, int8, len(instructions), n_inner, k_passes,
    )
    allo_mod = df.build(top, target="simulator")
    mod = FeatherModule(allo_mod, AW, n_inner)

    C = np.zeros((M_padded, N), dtype=np.int32)
    print("Running simulation...")
    mod(A, B, instructions, C)

    result = C[:M, :]
    passed = np.array_equal(result, C_ref)
    if passed:
        print(f"\nOUTPUT VERIFICATION: PASS")
        print(f"  C[0,:] = {result[0, :]}")
        print(f"  Reference matches.")
    else:
        n_mismatch = np.sum(result != C_ref)
        print(f"\nOUTPUT VERIFICATION: FAIL "
              f"({n_mismatch}/{result.size} mismatches)")
    return result, passed


# ─── HLS Synthesis ────────────────────────────────────────────────
def run_feather_csynth(trace_info, schedule_fn=None, project_dir=None):
    """Build HLS project and run C-synthesis.

    Args:
        trace_info: Dict from load_tutorial_trace().
        schedule_fn: Optional function(s, K, N, AH, AW) that applies
            scheduling directives. If None, uses the reference schedule.
        project_dir: HLS project directory. Default: tutorial/builds/
    """
    if project_dir is None:
        project_dir = os.path.join(_TUTORIAL_DIR, "builds", "feather_csyn.prj")
    os.makedirs(os.path.dirname(project_dir), exist_ok=True)

    M_padded = trace_info["M_padded"]
    K, N = trace_info["K"], trace_info["N"]
    AH, AW = trace_info["AH"], trace_info["AW"]
    instructions = trace_info["instructions"]
    k_passes = trace_info.get("k_passes", 1)
    n_inner = trace_info.get("n_inner", 1)

    print("Building HLS project...")
    top = get_feather_full_matrix_top(
        M_padded, K, N, AW, AH, int8, len(instructions), n_inner, k_passes,
    )
    s = df.customize(top)

    if schedule_fn is not None:
        schedule_fn(s, K, N, AH, AW)
    else:
        schedule_feather_hls(s, K, N, AH, AW)

    hls_mod = s.build(target="vitis_hls", mode="csyn", project=project_dir)

    # Optimize auto-generated load_buf functions (transparent to user)
    _patch_load_bufs(project_dir)

    print("Running Vitis HLS csynth (this takes ~2 minutes)...")
    hls_mod()

    print_synthesis_report(project_dir)


def _patch_load_bufs(project_dir):
    """Optimize load_buf DRAM loaders: widen m_axi + wide pointer rewrite."""
    kernel_path = os.path.join(project_dir, "kernel.cpp")
    if not os.path.isfile(kernel_path):
        return
    with open(kernel_path, "r") as f:
        code = f.read()

    # Widen all m_axi ports for burst reads
    code = re.sub(
        r'(#pragma HLS interface m_axi port=\w+ offset=slave bundle=\w+)'
        r'(?!\s+max_widen_bitwidth)',
        r'\1 max_widen_bitwidth=512',
        code,
    )

    # Rewrite instruction load_bufs to use wide pointers
    for buf_id in (1, 4):
        fn = f'load_buf{buf_id}'
        sig = re.search(
            rf'void {fn}\(\s*\n'
            rf'\s*int32_t\s+(\w+)\[(\d+)\],\s*\n'
            rf'\s*int32_t\s+(\w+)\[(\d+)\]\[(\d+)\]\s*\n'
            rf'\) \{{',
            code,
        )
        if not sig:
            continue
        in_var, out_var = sig.group(1), sig.group(3)
        rows, cols = int(sig.group(4)), int(sig.group(5))
        wide_bits = cols * 32

        brace_depth, func_end = 0, sig.start()
        for idx in range(sig.start(), len(code)):
            if code[idx] == '{':
                brace_depth += 1
            elif code[idx] == '}':
                brace_depth -= 1
                if brace_depth == 0:
                    func_end = idx + 1
                    break

        new_func = (
            f'void {fn}(\n'
            f'  ap_uint<{wide_bits}> {in_var}[{rows}],\n'
            f'  int32_t {out_var}[{rows}][{cols}]\n'
            f') {{\t//\n'
            f'  #pragma HLS array_partition variable={out_var} complete dim=2\n'
            f'  l_S_{fn}_{fn}_l_0: for (int {fn}_l_0 = 0;'
            f' {fn}_l_0 < {rows}; {fn}_l_0++) {{\t//\n'
            f'  #pragma HLS pipeline II=1 rewind\n'
            f'    ap_uint<{wide_bits}> row = {in_var}[{fn}_l_0];\t//\n'
        )
        for j in range(cols):
            lo, hi = j * 32, j * 32 + 31
            new_func += (
                f'    {out_var}[{fn}_l_0][{j}] ='
                f' (int32_t)row.range({hi}, {lo});\t//\n'
            )
        new_func += '  }\n}\n'
        code = code[:sig.start()] + new_func + code[func_end:]

    # Update top-level parameter types for widened ports
    for buf_id, gmem_id in ((1, 1), (4, 4)):
        fn = f'load_buf{buf_id}'
        sig = re.search(rf'void {fn}\(\s*\n\s*ap_uint<(\d+)>', code)
        if not sig:
            continue
        wide_bits = sig.group(1)
        pm = re.search(
            rf'#pragma HLS interface m_axi port=(\w+) offset=slave'
            rf' bundle=gmem{gmem_id}',
            code,
        )
        if not pm:
            continue
        port_var = pm.group(1)
        code = code.replace(
            f'  int32_t *{port_var}',
            f'  ap_uint<{wide_bits}> *{port_var}',
            1,
        )

    with open(kernel_path, "w") as f:
        f.write(code)


def print_synthesis_report(project_dir):
    """Parse and display HLS synthesis results."""
    try:
        import xmltodict
    except ImportError:
        _print_report_from_text(project_dir)
        return

    xml_path = os.path.join(
        project_dir, "out.prj", "solution1", "syn", "report",
        "full_matrix_top_csynth.xml",
    )
    if not os.path.isfile(xml_path):
        print("  Synthesis report not found.")
        return

    with open(xml_path) as f:
        report = xmltodict.parse(f.read())

    perf = report["profile"]["PerformanceEstimates"]
    summary = perf["SummaryOfOverallLatency"]
    res = report["profile"]["AreaEstimates"]["Resources"]

    print(f"\n  === Synthesis Results ===")
    print(f"  Best-case latency:  {summary['Best-caseLatency']} cycles")
    print(f"  Worst-case latency: {summary['Worst-caseLatency']} cycles")
    print(f"\n  === Resource Utilization ===")
    print(f"  BRAM_18K: {res['BRAM_18K']}")
    print(f"  DSP:      {res['DSP']}")
    print(f"  FF:       {res['FF']}")
    print(f"  LUT:      {res['LUT']}")
    print(f"  URAM:     {res['URAM']}")

    # Per-kernel breakdown
    instances = perf.get("SummaryOfLoopLatency", {})
    if not instances:
        return
    detail = perf.get("SummaryOfOverallLatency", {})


def _print_report_from_text(project_dir):
    """Fallback: grep latency from text report."""
    rpt_path = os.path.join(
        project_dir, "out.prj", "solution1", "syn", "report",
        "full_matrix_top_csynth.rpt",
    )
    if not os.path.isfile(rpt_path):
        print("  Synthesis report not found.")
        return
    with open(rpt_path) as f:
        lines = f.readlines()
    in_summary = False
    for line in lines:
        if "Summary:" in line:
            in_summary = True
        if in_summary:
            print("  " + line.rstrip())
            if line.strip().startswith("+--"):
                if in_summary and "|" not in line:
                    in_summary = False
