Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 21:31:35 2020
| Host         : Richard running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: clk1/slowclk_reg/Q (HIGH)

 There are 849 register/latch pins with no clock driven by root clock pin: clk20/slowclk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: clk20k/slowclk_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: clk361/slowclk_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: clk4/slowclk_reg/Q (HIGH)

 There are 766 register/latch pins with no clock driven by root clock pin: clk625m/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ledDriver/clk600/slowclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledDriverEco/clk600/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ledDriverStart/clk600/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mic/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3336 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.246        0.000                      0                  610        0.249        0.000                      0                  610        4.500        0.000                       0                   311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.246        0.000                      0                  610        0.249        0.000                      0                  610        4.500        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 clk361/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.890ns (21.328%)  route 3.283ns (78.672%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.559     5.080    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  clk361/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk361/count_reg[11]/Q
                         net (fo=3, routed)           1.129     6.727    clk361/count_reg[11]
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.851 r  clk361/count[0]_i_9__7/O
                         net (fo=1, routed)           0.575     7.426    clk361/count[0]_i_9__7_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  clk361/count[0]_i_4__7/O
                         net (fo=1, routed)           0.401     7.951    clk361/count[0]_i_4__7_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.075 r  clk361/count[0]_i_1__9/O
                         net (fo=32, routed)          1.178     9.253    clk361/count[0]_i_1__9_n_0
    SLICE_X34Y40         FDRE                                         r  clk361/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.442    14.783    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  clk361/count_reg[28]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.524    14.499    clk361/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 clk361/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.890ns (21.328%)  route 3.283ns (78.672%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.559     5.080    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  clk361/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk361/count_reg[11]/Q
                         net (fo=3, routed)           1.129     6.727    clk361/count_reg[11]
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.851 r  clk361/count[0]_i_9__7/O
                         net (fo=1, routed)           0.575     7.426    clk361/count[0]_i_9__7_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  clk361/count[0]_i_4__7/O
                         net (fo=1, routed)           0.401     7.951    clk361/count[0]_i_4__7_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.075 r  clk361/count[0]_i_1__9/O
                         net (fo=32, routed)          1.178     9.253    clk361/count[0]_i_1__9_n_0
    SLICE_X34Y40         FDRE                                         r  clk361/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.442    14.783    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  clk361/count_reg[29]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.524    14.499    clk361/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 clk361/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.890ns (21.328%)  route 3.283ns (78.672%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.559     5.080    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  clk361/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk361/count_reg[11]/Q
                         net (fo=3, routed)           1.129     6.727    clk361/count_reg[11]
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.851 r  clk361/count[0]_i_9__7/O
                         net (fo=1, routed)           0.575     7.426    clk361/count[0]_i_9__7_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  clk361/count[0]_i_4__7/O
                         net (fo=1, routed)           0.401     7.951    clk361/count[0]_i_4__7_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.075 r  clk361/count[0]_i_1__9/O
                         net (fo=32, routed)          1.178     9.253    clk361/count[0]_i_1__9_n_0
    SLICE_X34Y40         FDRE                                         r  clk361/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.442    14.783    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  clk361/count_reg[30]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.524    14.499    clk361/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 clk361/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.890ns (21.328%)  route 3.283ns (78.672%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.559     5.080    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  clk361/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk361/count_reg[11]/Q
                         net (fo=3, routed)           1.129     6.727    clk361/count_reg[11]
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.851 r  clk361/count[0]_i_9__7/O
                         net (fo=1, routed)           0.575     7.426    clk361/count[0]_i_9__7_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  clk361/count[0]_i_4__7/O
                         net (fo=1, routed)           0.401     7.951    clk361/count[0]_i_4__7_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.075 r  clk361/count[0]_i_1__9/O
                         net (fo=32, routed)          1.178     9.253    clk361/count[0]_i_1__9_n_0
    SLICE_X34Y40         FDRE                                         r  clk361/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.442    14.783    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  clk361/count_reg[31]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.524    14.499    clk361/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 clk1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.890ns (21.339%)  route 3.281ns (78.661%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.554     5.075    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  clk1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clk1/count_reg[15]/Q
                         net (fo=3, routed)           1.086     6.679    clk1/count_reg[15]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  clk1/count[0]_i_8__4/O
                         net (fo=1, routed)           0.633     7.437    clk1/count[0]_i_8__4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.561 r  clk1/count[0]_i_4__4/O
                         net (fo=1, routed)           0.622     8.182    clk1/count[0]_i_4__4_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.306 r  clk1/count[0]_i_1__6/O
                         net (fo=32, routed)          0.940     9.246    clk1/clear
    SLICE_X38Y35         FDRE                                         r  clk1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.440    14.781    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  clk1/count_reg[28]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X38Y35         FDRE (Setup_fdre_C_R)       -0.524    14.497    clk1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 clk1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.890ns (21.339%)  route 3.281ns (78.661%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.554     5.075    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  clk1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clk1/count_reg[15]/Q
                         net (fo=3, routed)           1.086     6.679    clk1/count_reg[15]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  clk1/count[0]_i_8__4/O
                         net (fo=1, routed)           0.633     7.437    clk1/count[0]_i_8__4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.561 r  clk1/count[0]_i_4__4/O
                         net (fo=1, routed)           0.622     8.182    clk1/count[0]_i_4__4_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.306 r  clk1/count[0]_i_1__6/O
                         net (fo=32, routed)          0.940     9.246    clk1/clear
    SLICE_X38Y35         FDRE                                         r  clk1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.440    14.781    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  clk1/count_reg[29]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X38Y35         FDRE (Setup_fdre_C_R)       -0.524    14.497    clk1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 clk1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.890ns (21.339%)  route 3.281ns (78.661%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.554     5.075    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  clk1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clk1/count_reg[15]/Q
                         net (fo=3, routed)           1.086     6.679    clk1/count_reg[15]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  clk1/count[0]_i_8__4/O
                         net (fo=1, routed)           0.633     7.437    clk1/count[0]_i_8__4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.561 r  clk1/count[0]_i_4__4/O
                         net (fo=1, routed)           0.622     8.182    clk1/count[0]_i_4__4_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.306 r  clk1/count[0]_i_1__6/O
                         net (fo=32, routed)          0.940     9.246    clk1/clear
    SLICE_X38Y35         FDRE                                         r  clk1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.440    14.781    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  clk1/count_reg[30]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X38Y35         FDRE (Setup_fdre_C_R)       -0.524    14.497    clk1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 clk1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.890ns (21.339%)  route 3.281ns (78.661%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.554     5.075    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  clk1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clk1/count_reg[15]/Q
                         net (fo=3, routed)           1.086     6.679    clk1/count_reg[15]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  clk1/count[0]_i_8__4/O
                         net (fo=1, routed)           0.633     7.437    clk1/count[0]_i_8__4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.561 r  clk1/count[0]_i_4__4/O
                         net (fo=1, routed)           0.622     8.182    clk1/count[0]_i_4__4_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.306 r  clk1/count[0]_i_1__6/O
                         net (fo=32, routed)          0.940     9.246    clk1/clear
    SLICE_X38Y35         FDRE                                         r  clk1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.440    14.781    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  clk1/count_reg[31]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X38Y35         FDRE (Setup_fdre_C_R)       -0.524    14.497    clk1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 clk1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.890ns (21.460%)  route 3.257ns (78.540%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.554     5.075    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  clk1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clk1/count_reg[15]/Q
                         net (fo=3, routed)           1.086     6.679    clk1/count_reg[15]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  clk1/count[0]_i_8__4/O
                         net (fo=1, routed)           0.633     7.437    clk1/count[0]_i_8__4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.561 r  clk1/count[0]_i_4__4/O
                         net (fo=1, routed)           0.622     8.182    clk1/count[0]_i_4__4_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.306 r  clk1/count[0]_i_1__6/O
                         net (fo=32, routed)          0.916     9.223    clk1/clear
    SLICE_X38Y32         FDRE                                         r  clk1/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.437    14.778    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  clk1/count_reg[16]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X38Y32         FDRE (Setup_fdre_C_R)       -0.524    14.494    clk1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 clk1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.890ns (21.460%)  route 3.257ns (78.540%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.554     5.075    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  clk1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clk1/count_reg[15]/Q
                         net (fo=3, routed)           1.086     6.679    clk1/count_reg[15]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  clk1/count[0]_i_8__4/O
                         net (fo=1, routed)           0.633     7.437    clk1/count[0]_i_8__4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.561 r  clk1/count[0]_i_4__4/O
                         net (fo=1, routed)           0.622     8.182    clk1/count[0]_i_4__4_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.306 r  clk1/count[0]_i_1__6/O
                         net (fo=32, routed)          0.916     9.223    clk1/clear
    SLICE_X38Y32         FDRE                                         r  clk1/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.437    14.778    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  clk1/count_reg[17]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X38Y32         FDRE (Setup_fdre_C_R)       -0.524    14.494    clk1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk4/slowclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/slowclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.566     1.449    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y45         FDRE                                         r  clk4/slowclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  clk4/slowclk_reg/Q
                         net (fo=26, routed)          0.175     1.788    clk4/clk4sig
    SLICE_X52Y45         LUT3 (Prop_lut3_I2_O)        0.043     1.831 r  clk4/slowclk_i_1__5/O
                         net (fo=1, routed)           0.000     1.831    clk4/slowclk_i_1__5_n_0
    SLICE_X52Y45         FDRE                                         r  clk4/slowclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.837     1.964    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y45         FDRE                                         r  clk4/slowclk_reg/C
                         clock pessimism             -0.515     1.449    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.133     1.582    clk4/slowclk_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ledDriverStart/clk600/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledDriverStart/clk600/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.587     1.470    ledDriverStart/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  ledDriverStart/clk600/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ledDriverStart/clk600/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.728    ledDriverStart/clk600/count_reg[23]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  ledDriverStart/clk600/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.836    ledDriverStart/clk600/count_reg[20]_i_1__0_n_4
    SLICE_X59Y31         FDRE                                         r  ledDriverStart/clk600/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.855     1.982    ledDriverStart/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  ledDriverStart/clk600/count_reg[23]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.105     1.575    ledDriverStart/clk600/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/slowclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.900%)  route 0.158ns (43.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.553     1.436    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  clk1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clk1/count_reg[0]/Q
                         net (fo=3, routed)           0.158     1.758    clk1/count_reg[0]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  clk1/slowclk_i_1__4/O
                         net (fo=1, routed)           0.000     1.803    clk1/slowclk_i_1__4_n_0
    SLICE_X39Y29         FDRE                                         r  clk1/slowclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.821     1.948    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  clk1/slowclk_reg/C
                         clock pessimism             -0.497     1.451    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.091     1.542    clk1/slowclk_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ledDriverStart/clk600/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledDriverStart/clk600/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.589     1.472    ledDriverStart/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  ledDriverStart/clk600/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ledDriverStart/clk600/count_reg[31]/Q
                         net (fo=2, routed)           0.118     1.731    ledDriverStart/clk600/count_reg[31]
    SLICE_X59Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  ledDriverStart/clk600/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    ledDriverStart/clk600/count_reg[28]_i_1__0_n_4
    SLICE_X59Y33         FDRE                                         r  ledDriverStart/clk600/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.857     1.984    ledDriverStart/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  ledDriverStart/clk600/count_reg[31]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.105     1.577    ledDriverStart/clk600/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk20/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk20/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk20/count_reg[31]/Q
                         net (fo=2, routed)           0.118     1.704    clk20/count_reg[31]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk20/count_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.812    clk20/count_reg[28]_i_1__2_n_4
    SLICE_X33Y41         FDRE                                         r  clk20/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.831     1.958    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk20/count_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk20/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ledDriverEco/clk600/slowclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledDriverEco/clk600/slowclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.591     1.474    ledDriverEco/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  ledDriverEco/clk600/slowclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ledDriverEco/clk600/slowclk_reg/Q
                         net (fo=9, routed)           0.168     1.783    ledDriverEco/clk600/slowclk
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  ledDriverEco/clk600/slowclk_i_1__1/O
                         net (fo=1, routed)           0.000     1.828    ledDriverEco/clk600/slowclk_i_1__1_n_0
    SLICE_X65Y36         FDRE                                         r  ledDriverEco/clk600/slowclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.861     1.988    ledDriverEco/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  ledDriverEco/clk600/slowclk_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.091     1.565    ledDriverEco/clk600/slowclk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk20/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.559     1.442    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  clk20/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk20/count_reg[11]/Q
                         net (fo=3, routed)           0.120     1.703    clk20/count_reg[11]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk20/count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.811    clk20/count_reg[8]_i_1__2_n_4
    SLICE_X33Y36         FDRE                                         r  clk20/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.827     1.954    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  clk20/count_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clk20/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk20/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.559     1.442    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  clk20/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk20/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.703    clk20/count_reg[7]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk20/count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.811    clk20/count_reg[4]_i_1__2_n_4
    SLICE_X33Y35         FDRE                                         r  clk20/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.827     1.954    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  clk20/count_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    clk20/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk20/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.560     1.443    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  clk20/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk20/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.704    clk20/count_reg[15]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk20/count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.812    clk20/count_reg[12]_i_1__2_n_4
    SLICE_X33Y37         FDRE                                         r  clk20/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.828     1.955    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  clk20/count_reg[15]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    clk20/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk20/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk20/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk20/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.706    clk20/count_reg[27]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk20/count_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.814    clk20/count_reg[24]_i_1__2_n_4
    SLICE_X33Y40         FDRE                                         r  clk20/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.831     1.958    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk20/count_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk20/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y28   clk1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   clk1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   clk1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y31   clk1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y31   clk1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y31   clk1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y31   clk1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y32   clk1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y32   clk1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk20k/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk20k/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk20k/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk20k/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   ledDriverStart/clk600/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   ledDriverStart/clk600/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   ledDriverStart/clk600/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   ledDriverStart/clk600/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   ledDriverStart/clk600/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   ledDriverStart/clk600/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   clk1/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   clk1/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   clk1/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   clk1/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33   clk1/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33   clk1/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33   clk1/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33   clk1/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   clk1/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   clk1/count_reg[25]/C



