// Seed: 396490355
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  assign module_1.id_4 = 0;
  output wire id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  tri1  id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input supply1 id_0,
    output wand id_1,
    output supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    output supply1 id_6,
    output wor id_7
);
  wire id_9;
  nor primCall (id_1, id_4, id_0, id_5, id_9, id_3);
  assign id_2 = id_3 != 1 - -1;
  assign id_7 = 1'b0;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
