# RISC-V
#### The repository has my implementation for a RISC-V core which is considered the final project of MYTH workshop. The core is implemented in TLVerilog and the simulation is done on Makerchip IDE.

