#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x3fcdc1f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x3fce4600 .scope module, "tb_add_4" "tb_add_4" 3 1;
 .timescale 0 0;
v0x3fd0e9d0_0 .var "a", 3 0;
v0x3fd0eab0_0 .var "b", 3 0;
v0x3fd0eb80_0 .var "ci", 0 0;
v0x3fd0eca0_0 .net "co", 0 0, L_0x3fd11100;  1 drivers
v0x3fd0ed90_0 .var/i "count", 31 0;
v0x3fd0ee80_0 .net "s", 3 0, L_0x3fd11700;  1 drivers
S_0x3fce20c0 .scope module, "dut" "add_4" 3 7, 4 1 0, S_0x3fce4600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "s";
    .port_info 1 /OUTPUT 1 "co";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "ci";
v0x3fd0e450_0 .net "a", 3 0, v0x3fd0e9d0_0;  1 drivers
v0x3fd0e550_0 .net "b", 3 0, v0x3fd0eab0_0;  1 drivers
v0x3fd0e630_0 .net "c", 2 0, L_0x3fd10be0;  1 drivers
v0x3fd0e6f0_0 .net "ci", 0 0, v0x3fd0eb80_0;  1 drivers
v0x3fd0e7c0_0 .net "co", 0 0, L_0x3fd11100;  alias, 1 drivers
v0x3fd0e860_0 .net "s", 3 0, L_0x3fd11700;  alias, 1 drivers
L_0x3fd0f590 .part v0x3fd0e9d0_0, 0, 1;
L_0x3fd0f6c0 .part v0x3fd0eab0_0, 0, 1;
L_0x3fd0fdc0 .part v0x3fd0e9d0_0, 1, 1;
L_0x3fd0fef0 .part v0x3fd0eab0_0, 1, 1;
L_0x3fd10020 .part L_0x3fd10be0, 0, 1;
L_0x3fd106f0 .part v0x3fd0e9d0_0, 2, 1;
L_0x3fd108f0 .part v0x3fd0eab0_0, 2, 1;
L_0x3fd10ab0 .part L_0x3fd10be0, 1, 1;
L_0x3fd10be0 .concat8 [ 1 1 1 0], L_0x3fd0f480, L_0x3fd0fcb0, L_0x3fd105e0;
L_0x3fd11210 .part v0x3fd0e9d0_0, 3, 1;
L_0x3fd113a0 .part v0x3fd0eab0_0, 3, 1;
L_0x3fd114d0 .part L_0x3fd10be0, 2, 1;
L_0x3fd11700 .concat8 [ 1 1 1 1], L_0x3fd0efe0, L_0x3fd0f860, L_0x3fd10220, L_0x3fd10cf0;
S_0x3fce1c00 .scope module, "fa0" "full_adder" 4 8, 4 14 0, S_0x3fce20c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x3fd0ef40 .functor XOR 1, L_0x3fd0f590, L_0x3fd0f6c0, C4<0>, C4<0>;
L_0x3fd0efe0 .functor XOR 1, L_0x3fd0ef40, v0x3fd0eb80_0, C4<0>, C4<0>;
L_0x3fd0f0d0 .functor AND 1, L_0x3fd0f590, L_0x3fd0f6c0, C4<1>, C4<1>;
L_0x3fd0f1e0 .functor AND 1, L_0x3fd0f6c0, v0x3fd0eb80_0, C4<1>, C4<1>;
L_0x3fd0f2e0 .functor OR 1, L_0x3fd0f0d0, L_0x3fd0f1e0, C4<0>, C4<0>;
L_0x3fd0f3d0 .functor AND 1, L_0x3fd0f590, v0x3fd0eb80_0, C4<1>, C4<1>;
L_0x3fd0f480 .functor OR 1, L_0x3fd0f2e0, L_0x3fd0f3d0, C4<0>, C4<0>;
v0x3fce8160_0 .net *"_ivl_0", 0 0, L_0x3fd0ef40;  1 drivers
v0x3fd0b7d0_0 .net *"_ivl_10", 0 0, L_0x3fd0f3d0;  1 drivers
v0x3fd0b8b0_0 .net *"_ivl_4", 0 0, L_0x3fd0f0d0;  1 drivers
v0x3fd0b9a0_0 .net *"_ivl_6", 0 0, L_0x3fd0f1e0;  1 drivers
v0x3fd0ba80_0 .net *"_ivl_8", 0 0, L_0x3fd0f2e0;  1 drivers
v0x3fd0bbb0_0 .net "a", 0 0, L_0x3fd0f590;  1 drivers
v0x3fd0bc70_0 .net "b", 0 0, L_0x3fd0f6c0;  1 drivers
v0x3fd0bd30_0 .net "cin", 0 0, v0x3fd0eb80_0;  alias, 1 drivers
v0x3fd0bdf0_0 .net "cout", 0 0, L_0x3fd0f480;  1 drivers
v0x3fd0bf40_0 .net "sum", 0 0, L_0x3fd0efe0;  1 drivers
S_0x3fd0c0a0 .scope module, "fa1" "full_adder" 4 9, 4 14 0, S_0x3fce20c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x3fd0f7f0 .functor XOR 1, L_0x3fd0fdc0, L_0x3fd0fef0, C4<0>, C4<0>;
L_0x3fd0f860 .functor XOR 1, L_0x3fd0f7f0, L_0x3fd10020, C4<0>, C4<0>;
L_0x3fd0f920 .functor AND 1, L_0x3fd0fdc0, L_0x3fd0fef0, C4<1>, C4<1>;
L_0x3fd0fa30 .functor AND 1, L_0x3fd0fef0, L_0x3fd10020, C4<1>, C4<1>;
L_0x3fd0faf0 .functor OR 1, L_0x3fd0f920, L_0x3fd0fa30, C4<0>, C4<0>;
L_0x3fd0fc00 .functor AND 1, L_0x3fd0fdc0, L_0x3fd10020, C4<1>, C4<1>;
L_0x3fd0fcb0 .functor OR 1, L_0x3fd0faf0, L_0x3fd0fc00, C4<0>, C4<0>;
v0x3fd0c2d0_0 .net *"_ivl_0", 0 0, L_0x3fd0f7f0;  1 drivers
v0x3fd0c3b0_0 .net *"_ivl_10", 0 0, L_0x3fd0fc00;  1 drivers
v0x3fd0c490_0 .net *"_ivl_4", 0 0, L_0x3fd0f920;  1 drivers
v0x3fd0c580_0 .net *"_ivl_6", 0 0, L_0x3fd0fa30;  1 drivers
v0x3fd0c660_0 .net *"_ivl_8", 0 0, L_0x3fd0faf0;  1 drivers
v0x3fd0c790_0 .net "a", 0 0, L_0x3fd0fdc0;  1 drivers
v0x3fd0c850_0 .net "b", 0 0, L_0x3fd0fef0;  1 drivers
v0x3fd0c910_0 .net "cin", 0 0, L_0x3fd10020;  1 drivers
v0x3fd0c9d0_0 .net "cout", 0 0, L_0x3fd0fcb0;  1 drivers
v0x3fd0cb20_0 .net "sum", 0 0, L_0x3fd0f860;  1 drivers
S_0x3fd0cc80 .scope module, "fa2" "full_adder" 4 10, 4 14 0, S_0x3fce20c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x3fd10150 .functor XOR 1, L_0x3fd106f0, L_0x3fd108f0, C4<0>, C4<0>;
L_0x3fd10220 .functor XOR 1, L_0x3fd10150, L_0x3fd10ab0, C4<0>, C4<0>;
L_0x3fd102c0 .functor AND 1, L_0x3fd106f0, L_0x3fd108f0, C4<1>, C4<1>;
L_0x3fd10360 .functor AND 1, L_0x3fd108f0, L_0x3fd10ab0, C4<1>, C4<1>;
L_0x3fd10420 .functor OR 1, L_0x3fd102c0, L_0x3fd10360, C4<0>, C4<0>;
L_0x3fd10530 .functor AND 1, L_0x3fd106f0, L_0x3fd10ab0, C4<1>, C4<1>;
L_0x3fd105e0 .functor OR 1, L_0x3fd10420, L_0x3fd10530, C4<0>, C4<0>;
v0x3fd0cec0_0 .net *"_ivl_0", 0 0, L_0x3fd10150;  1 drivers
v0x3fd0cfa0_0 .net *"_ivl_10", 0 0, L_0x3fd10530;  1 drivers
v0x3fd0d080_0 .net *"_ivl_4", 0 0, L_0x3fd102c0;  1 drivers
v0x3fd0d170_0 .net *"_ivl_6", 0 0, L_0x3fd10360;  1 drivers
v0x3fd0d250_0 .net *"_ivl_8", 0 0, L_0x3fd10420;  1 drivers
v0x3fd0d380_0 .net "a", 0 0, L_0x3fd106f0;  1 drivers
v0x3fd0d440_0 .net "b", 0 0, L_0x3fd108f0;  1 drivers
v0x3fd0d500_0 .net "cin", 0 0, L_0x3fd10ab0;  1 drivers
v0x3fd0d5c0_0 .net "cout", 0 0, L_0x3fd105e0;  1 drivers
v0x3fd0d710_0 .net "sum", 0 0, L_0x3fd10220;  1 drivers
S_0x3fd0d870 .scope module, "fa3" "full_adder" 4 11, 4 14 0, S_0x3fce20c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x3fd10c80 .functor XOR 1, L_0x3fd11210, L_0x3fd113a0, C4<0>, C4<0>;
L_0x3fd10cf0 .functor XOR 1, L_0x3fd10c80, L_0x3fd114d0, C4<0>, C4<0>;
L_0x3fd10db0 .functor AND 1, L_0x3fd11210, L_0x3fd113a0, C4<1>, C4<1>;
L_0x3fd10ec0 .functor AND 1, L_0x3fd113a0, L_0x3fd114d0, C4<1>, C4<1>;
L_0x3fd10f80 .functor OR 1, L_0x3fd10db0, L_0x3fd10ec0, C4<0>, C4<0>;
L_0x3fd11090 .functor AND 1, L_0x3fd11210, L_0x3fd114d0, C4<1>, C4<1>;
L_0x3fd11100 .functor OR 1, L_0x3fd10f80, L_0x3fd11090, C4<0>, C4<0>;
v0x3fd0da80_0 .net *"_ivl_0", 0 0, L_0x3fd10c80;  1 drivers
v0x3fd0db80_0 .net *"_ivl_10", 0 0, L_0x3fd11090;  1 drivers
v0x3fd0dc60_0 .net *"_ivl_4", 0 0, L_0x3fd10db0;  1 drivers
v0x3fd0dd50_0 .net *"_ivl_6", 0 0, L_0x3fd10ec0;  1 drivers
v0x3fd0de30_0 .net *"_ivl_8", 0 0, L_0x3fd10f80;  1 drivers
v0x3fd0df60_0 .net "a", 0 0, L_0x3fd11210;  1 drivers
v0x3fd0e020_0 .net "b", 0 0, L_0x3fd113a0;  1 drivers
v0x3fd0e0e0_0 .net "cin", 0 0, L_0x3fd114d0;  1 drivers
v0x3fd0e1a0_0 .net "cout", 0 0, L_0x3fd11100;  alias, 1 drivers
v0x3fd0e2f0_0 .net "sum", 0 0, L_0x3fd10cf0;  1 drivers
    .scope S_0x3fce4600;
T_0 ;
    %vpi_call/w 3 10 "$display", "   a     b   ci  |   s     co" {0 0 0};
    %vpi_call/w 3 11 "$display", "-------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x3fd0ed90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3fd0eb80_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x3fd0eb80_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x3fd0e9d0_0, 0, 4;
T_0.2 ;
    %load/vec4 v0x3fd0e9d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x3fd0eab0_0, 0, 4;
T_0.4 ;
    %load/vec4 v0x3fd0eab0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_0.5, 5;
    %delay 1, 0;
    %vpi_call/w 3 16 "$display", "%4b  %4b   %b  | %4b     %b", v0x3fd0e9d0_0, v0x3fd0eab0_0, v0x3fd0eb80_0, v0x3fd0ee80_0, v0x3fd0eca0_0 {0 0 0};
    %load/vec4 v0x3fd0ed90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x3fd0ed90_0, 0, 32;
    %load/vec4 v0x3fd0ed90_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 18 "$finish" {0 0 0};
T_0.6 ;
    %load/vec4 v0x3fd0eab0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x3fd0eab0_0, 0, 4;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x3fd0e9d0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x3fd0e9d0_0, 0, 4;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x3fd0eb80_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x3fd0eb80_0, 0, 1;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
