Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_time_synth.sdf", for root module "tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_time_synth.sdf", for root module "tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111110110...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111011000...
Compiling module xil_defaultlib.rounds
Compiling module xil_defaultlib.rounds_0
Compiling module xil_defaultlib.rounds_1
Compiling module xil_defaultlib.rounds_2
Compiling module xil_defaultlib.rounds_3
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.sbox_12
Compiling module xil_defaultlib.sbox_13
Compiling module xil_defaultlib.sbox_14
Compiling module xil_defaultlib.sbox_15
Compiling module xil_defaultlib.sbox_16
Compiling module xil_defaultlib.sbox_17
Compiling module xil_defaultlib.sbox_18
Compiling module xil_defaultlib.sbox_19
Compiling module xil_defaultlib.sbox_20
Compiling module xil_defaultlib.sbox_21
Compiling module xil_defaultlib.sbox_22
Compiling module xil_defaultlib.sbox_23
Compiling module xil_defaultlib.sbox_24
Compiling module xil_defaultlib.sbox_25
Compiling module xil_defaultlib.sbox_26
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.rounndlast
Compiling module xil_defaultlib.rounds_4
Compiling module xil_defaultlib.rounds_5
Compiling module xil_defaultlib.rounds_6
Compiling module xil_defaultlib.rounds_7
Compiling module xil_defaultlib.rounds_8
Compiling module xil_defaultlib.rounds_9
Compiling module xil_defaultlib.rounds_10
Compiling module xil_defaultlib.rounds_11
Compiling module xil_defaultlib.aescore
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0110011001...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_gener...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.data_mem_gen_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.dataBuffer
Compiling module xil_defaultlib.dataAddrCounter
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.key_mem_gen_0
Compiling module xil_defaultlib.keyBuffer
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.keyAddrCounter
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_synth
