// Seed: 3093225543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_8 = -1, id_9 = id_1, id_10 = id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd49
) (
    output tri id_0,
    input  tri _id_1
    , id_3
);
  logic id_4;
  bit   id_5;
  if (1 == -1) always if (-1) id_3[id_1] <= id_3;
  assign id_5 = 1;
  union packed {
    logic id_6;
    logic id_7;
    logic id_8;
  } id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_7,
      id_8,
      id_6,
      id_7
  );
  logic id_10 = id_4;
  always_comb id_5 = -1;
  wire id_11;
  always assert (-1) id_5 <= -1;
  wire id_12;
  wire id_13 [-1 'b0 : -1];
  assign id_13 = id_9.id_8;
  parameter id_14 = ~!-1;
endmodule
