<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1161" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1161{left:96px;bottom:47px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2_1161{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1161{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1161{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1161{left:96px;bottom:1038px;letter-spacing:0.13px;}
#t6_1161{left:124px;bottom:1038px;letter-spacing:0.14px;word-spacing:1.31px;}
#t7_1161{left:124px;bottom:1017px;letter-spacing:0.11px;word-spacing:1.64px;}
#t8_1161{left:124px;bottom:996px;letter-spacing:0.12px;word-spacing:0.01px;}
#t9_1161{left:96px;bottom:965px;letter-spacing:0.13px;}
#ta_1161{left:124px;bottom:965px;letter-spacing:0.13px;word-spacing:0.8px;}
#tb_1161{left:124px;bottom:944px;letter-spacing:0.15px;word-spacing:0.9px;}
#tc_1161{left:124px;bottom:922px;letter-spacing:0.13px;word-spacing:0.01px;}
#td_1161{left:96px;bottom:892px;letter-spacing:0.13px;}
#te_1161{left:96px;bottom:870px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tf_1161{left:96px;bottom:848px;letter-spacing:0.12px;word-spacing:0.01px;}
#tg_1161{left:96px;bottom:807px;letter-spacing:0.12px;}
#th_1161{left:157px;bottom:807px;letter-spacing:0.18px;}
#ti_1161{left:96px;bottom:777px;letter-spacing:0.13px;}
#tj_1161{left:96px;bottom:755px;letter-spacing:0.13px;}
#tk_1161{left:96px;bottom:733px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tl_1161{left:96px;bottom:711px;letter-spacing:0.15px;word-spacing:-0.01px;}
#tm_1161{left:96px;bottom:689px;letter-spacing:0.14px;word-spacing:0.01px;}
#tn_1161{left:96px;bottom:658px;letter-spacing:0.14px;}
#to_1161{left:96px;bottom:636px;letter-spacing:0.14px;}
#tp_1161{left:96px;bottom:604px;}
#tq_1161{left:124px;bottom:604px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tr_1161{left:124px;bottom:583px;letter-spacing:0.15px;word-spacing:-0.38px;}
#ts_1161{left:96px;bottom:555px;}
#tt_1161{left:124px;bottom:555px;letter-spacing:0.14px;word-spacing:-0.53px;}
#tu_1161{left:124px;bottom:534px;letter-spacing:0.15px;word-spacing:-0.41px;}
#tv_1161{left:96px;bottom:507px;}
#tw_1161{left:124px;bottom:507px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tx_1161{left:124px;bottom:485px;letter-spacing:0.14px;word-spacing:-0.51px;}
#ty_1161{left:96px;bottom:445px;letter-spacing:0.12px;}
#tz_1161{left:157px;bottom:445px;letter-spacing:0.17px;}
#t10_1161{left:96px;bottom:415px;letter-spacing:0.13px;}
#t11_1161{left:96px;bottom:393px;letter-spacing:0.13px;}
#t12_1161{left:96px;bottom:362px;letter-spacing:0.14px;word-spacing:0.01px;}
#t13_1161{left:96px;bottom:340px;letter-spacing:0.13px;}
#t14_1161{left:96px;bottom:318px;letter-spacing:0.15px;word-spacing:0.01px;}
#t15_1161{left:96px;bottom:287px;}
#t16_1161{left:124px;bottom:287px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_1161{left:124px;bottom:265px;letter-spacing:0.17px;word-spacing:-0.45px;}
#t18_1161{left:96px;bottom:238px;}
#t19_1161{left:124px;bottom:238px;letter-spacing:0.15px;word-spacing:-0.46px;}
#t1a_1161{left:96px;bottom:201px;letter-spacing:-0.09px;}
#t1b_1161{left:166px;bottom:201px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_1161{left:96px;bottom:171px;letter-spacing:0.15px;}
#t1d_1161{left:96px;bottom:149px;letter-spacing:0.13px;}
#t1e_1161{left:96px;bottom:127px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1f_1161{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1161{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1161{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1161{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1161{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1161{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1161{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_1161{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_1161{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1161" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1161Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1161" style="-webkit-user-select: none;"><object width="935" height="1210" data="1161/1161.svg" type="image/svg+xml" id="pdf1161" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1161" class="t s1_1161">Platform Quality of Service (PQOS) Extension </span><span id="t2_1161" class="t s2_1161">706 </span>
<span id="t3_1161" class="t s3_1161">24593—Rev. 3.41—June 2023 </span><span id="t4_1161" class="t s3_1161">AMD64 Technology </span>
<span id="t5_1161" class="t s4_1161">3. </span><span id="t6_1161" class="t s4_1161">Ensure that all logical processors in the QOS Domain are associated (PQR_ASSOC[COS] with </span>
<span id="t7_1161" class="t s4_1161">valid COS numbers for when CDP is enabled. Specifically, the COS number must be less than </span>
<span id="t8_1161" class="t s4_1161">half of COS_MAX. Using COS numbers outside that range will result in undefined behavior. </span>
<span id="t9_1161" class="t s4_1161">4. </span><span id="ta_1161" class="t s4_1161">Write the desired state of CDP_En to the L3_QOS_CFG1 MSR on each logical processor in the </span>
<span id="tb_1161" class="t s4_1161">QOS Domain. In some implementations, a single L3_QOS_CFG1 MSR may be shared between </span>
<span id="tc_1161" class="t s4_1161">multiple logical processors. </span>
<span id="td_1161" class="t s4_1161">For optimal QOS behavior in the new operating mode, software should flush the caches in the QOS </span>
<span id="te_1161" class="t s4_1161">Domain once the new configuration has been enabled to clear out any residual allocations from the </span>
<span id="tf_1161" class="t s4_1161">previous configuration. </span>
<span id="tg_1161" class="t s5_1161">19.4.4 </span><span id="th_1161" class="t s5_1161">AMD Bandwidth Enforcement </span>
<span id="ti_1161" class="t s4_1161">The AMD Bandwidth Enforcement feature provides a set of sub-features to control threads which </span>
<span id="tj_1161" class="t s4_1161">may be over-utilizing bandwidth relative to their priority with respect to other workloads co-located </span>
<span id="tk_1161" class="t s4_1161">in the QOS Domain. When support for PQE is identified (see Section 19.4.1 “Identifying support for </span>
<span id="tl_1161" class="t s4_1161">PQE” on page 702) CPUID Fn8000_0008_EBX_x0[BE](bit 6) returns an indication that AMD </span>
<span id="tm_1161" class="t s4_1161">Bandwidth Enforcement is supported. </span>
<span id="tn_1161" class="t s4_1161">The sub-features supported under AMD Bandwidth Enforcement are further enumerated by CPUID </span>
<span id="to_1161" class="t s4_1161">function 0x8000_0020_EBX_x0. The supported sub-features include: </span>
<span id="tp_1161" class="t s6_1161">• </span><span id="tq_1161" class="t s4_1161">L3 BE - L3 External Bandwidth Allocation Enforcement (see Section 19.4.5 “L3 External </span>
<span id="tr_1161" class="t s4_1161">Bandwidth Enforcement (L3BE)” on page 706) </span>
<span id="ts_1161" class="t s6_1161">• </span><span id="tt_1161" class="t s4_1161">L3 SMBE - L3 External Slow Memory Bandwidth Allocation Enforcement (see Section 19.4.6 </span>
<span id="tu_1161" class="t s4_1161">“L3 Slow Memory Bandwidth Enforcement (L3SMBE)” on page 708) </span>
<span id="tv_1161" class="t s6_1161">• </span><span id="tw_1161" class="t s4_1161">L3 SDCIAE – L3 Smart Data Cache Injection Allocation Enforcement (see Section 19.4.7 “L3 </span>
<span id="tx_1161" class="t s4_1161">Smart Data Cache Injection Allocation Enforcement (SDCIAE)” on page 709) </span>
<span id="ty_1161" class="t s5_1161">19.4.5 </span><span id="tz_1161" class="t s5_1161">L3 External Bandwidth Enforcement (L3BE) </span>
<span id="t10_1161" class="t s4_1161">L3BE allows system software to specify memory bandwidth limits used by a thread (or a group of </span>
<span id="t11_1161" class="t s4_1161">threads) assigned to a given Class of Service. </span>
<span id="t12_1161" class="t s4_1161">Support for L3BE is indicated by CPUID Fn8000_0020_EBX_x0[L3BE](bit 1)=1. If L3BE is </span>
<span id="t13_1161" class="t s4_1161">supported, the feature’s attributes and capabilities are enumerated by ID Fn8000_0020_x1 as </span>
<span id="t14_1161" class="t s4_1161">summarized below: </span>
<span id="t15_1161" class="t s6_1161">• </span><span id="t16_1161" class="t s4_1161">EAX[31:0](BW_LEN) returns the size of the bandwidth specifier field in the </span>
<span id="t17_1161" class="t s4_1161">L3QOS_BW_Control_n MSRs. </span>
<span id="t18_1161" class="t s6_1161">• </span><span id="t19_1161" class="t s4_1161">EDX[31:0](COS_MAX) returns the maximum COS number supported by the L3BE feature. </span>
<span id="t1a_1161" class="t s7_1161">19.4.5.1 </span><span id="t1b_1161" class="t s7_1161">L3BE MSRs </span>
<span id="t1c_1161" class="t s4_1161">Bandwidth limits are specified using the L3QOS_BW_CONTROL_n, MSRs, where &lt;n&gt; is the </span>
<span id="t1d_1161" class="t s4_1161">corresponding COS number. This set of registers starts at MSR address C000_0200h and continues </span>
<span id="t1e_1161" class="t s4_1161">through C000_0200h + n. The format of the L3QOS_BW_CONTROL_n registers is shown in Figure </span>
<span id="t1f_1161" class="t s8_1161">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
