require 'spec_helper'

module ATEHardwareSpec
  describe 'ATEHardware Tester Modeling' do
    Origen.target.temporary = -> do
      $tester = OrigenTesters::UltraFLEX.new
      $dut = OrigenTesters::Test::DUT.new
      $tester.import_tester_config('FT', "#{Origen.root}/spec/atehardware/CurrentConfig_sample.txt")
      $tester.import_chanmap('FTx4', "#{Origen.root}/spec/atehardware/atehardware_chanmap.txt")
      $dut.add_pin :pin1
      $dut.add_pin :pin2
      $dut.add_pin :pin3
      $dut.add_pin :k1
      $dut.add_power_pin_group :avdd
    end
    Origen.load_target

    it 'Importing UltraFLEX tester config properly' do
      $tester.name.should == 'ultraflex'
      $tester.default_testerconfig.should == 'FT'
      $tester.get_tester_instrument('FT', 1).should == 'HSD-4G'
      $tester.get_instrument_slots('FT', 'HSD-U').should == [12, 14, 15, 17, 20]
    end
    it 'Importing UltraFLEX channelmap properly' do
      $tester.default_channelmap.should == 'FTx4'
      $tester.get_tester_channel('FTx4', :pin1, 0).should == '14.ch28'
      $tester.get_tester_channel('FTx4', :pin2, 3).should == '20.ch231'
      $tester.channelmap['FTx4'].size.should == 4
      $tester.merged_channels('FTx4', :avdd, 1).should == 'x2'
      $tester.is_hexvs_plus('FT', 18).should == '+'
      $tester.is_vhdvs_plus('FT', 0).should == '+'
      $tester.is_vhdvs_hc('FTx4', :cvdd, 2).should == '_HC'
    end
    it 'Loading and Retrieving ATEHardware data properly' do
      $tester.ate_hardware('HSD-M').ppmu.vclamp.min.should == -2
      $tester.ate_hardware('HSD-4G').ppmu.measv.min.should == -1
      $tester.ate_hardware('HSS-6G').ppmu.vclamp.max.should == 3.9
      $tester.ate_hardware('VSM').supply.forcev.max.should == 4
      $tester.ate_hardware('VSMx2').supply.irange.max.should == 162
      $tester.ate_hardware('HexVS').supply.forcev.max.should == 5.5
      $tester.ate_hardware('HexVSx2').supply.filter.should == 10_000
      $tester.ate_hardware('HexVSx4').supply.bandwidth.size.should == 8
      $tester.ate_hardware('HexVSx6').supply.irange.size.should == 2
      $tester.ate_hardware('HexVS+').supply.forcev.max.should == 5.5
      $tester.ate_hardware('HexVS+x2').supply.filter.should == 10_000
      $tester.ate_hardware('HexVS+x4').supply.bandwidth.size.should == 8
      $tester.ate_hardware('HexVS+x6').supply.irange.size.should == 2
      $tester.ate_hardware('HDVS1').supply.sink_fold_i.min.should == 5.mA
      $tester.ate_hardware('HDVS1x2').supply.meter_vrange.should == 7
      $tester.ate_hardware('HDVS1x4').supply.source_fold_i.max.should == 4
      $tester.ate_hardware('VHDVS').supply.irange.size.should == 6
      $tester.ate_hardware('VHDVS_HC').supply.sink_fold_t.max.should == 2
      $tester.ate_hardware('VHDVSx2').supply.meter_vrange.should == 18
      $tester.ate_hardware('VHDVS_HCx2').supply.forcev.min.should == -2
      $tester.ate_hardware('VHDVS_HCx4').supply.source_fold_t.min.should == 300.uS
      $tester.ate_hardware('VHDVS_HCx8').supply.bandwidth.max.should == 255
      $tester.ate_hardware('VHDVS+').supply.irange.size.should == 6
      $tester.ate_hardware('VHDVS_HC+').supply.sink_fold_t.max.should == 2
      $tester.ate_hardware('VHDVS+x2').supply.meter_vrange.should == 18
      $tester.ate_hardware('VHDVS_HC+x2').supply.forcev.min.should == -2
      $tester.ate_hardware('VHDVS_HC+x4').supply.source_fold_t.min.should == 300.uS
      $tester.ate_hardware('VHDVS_HC+x8').supply.bandwidth.max.should == 255
      $dut.pins(:pin1).ate_hardware.instrument.should == 'HSD-U'
      $dut.pins(:pin1).ate_hardware.ppmu.forcei.max.should == 0.05
      $dut.pins(:k1).instrument_type.instrument.should == 'SupportBoard'
      $dut.power_pin_groups(:avdd).ate_hardware.instrument.should == 'VHDVS_HC+x2'
      $dut.power_pin_groups(:avdd).ate_hardware.supply.forcev.cover?(4).should == true
    end
  end
end
