VHDL util_reduced_logic_v1_00_a C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\util_reduced_logic_v1_00_a/hdl/vhdl/util_reduced_logic.vhd
vhdl work ../hdl/orgate_1_wrapper.vhd
