#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dbe2239f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001dbe24a4690_0 .net "PC", 31 0, L_000001dbe25268c0;  1 drivers
v000001dbe24a26b0_0 .net "cycles_consumed", 31 0, v000001dbe24a2d90_0;  1 drivers
v000001dbe24a3f10_0 .var "input_clk", 0 0;
v000001dbe24a3c90_0 .var "rst", 0 0;
S_000001dbe241cea0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001dbe2239f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001dbe23e1300 .functor NOR 1, v000001dbe24a3f10_0, v000001dbe248d360_0, C4<0>, C4<0>;
L_000001dbe23e1920 .functor AND 1, v000001dbe2475460_0, v000001dbe2475780_0, C4<1>, C4<1>;
L_000001dbe23e0f10 .functor AND 1, L_000001dbe23e1920, L_000001dbe24a2250, C4<1>, C4<1>;
L_000001dbe23e0b20 .functor AND 1, v000001dbe2465360_0, v000001dbe2464e60_0, C4<1>, C4<1>;
L_000001dbe23e1530 .functor AND 1, L_000001dbe23e0b20, L_000001dbe24a3fb0, C4<1>, C4<1>;
L_000001dbe23e1ca0 .functor AND 1, v000001dbe248fa20_0, v000001dbe248f840_0, C4<1>, C4<1>;
L_000001dbe23e0ff0 .functor AND 1, L_000001dbe23e1ca0, L_000001dbe24a4730, C4<1>, C4<1>;
L_000001dbe23e1d10 .functor AND 1, v000001dbe2475460_0, v000001dbe2475780_0, C4<1>, C4<1>;
L_000001dbe23e1b50 .functor AND 1, L_000001dbe23e1d10, L_000001dbe24a2110, C4<1>, C4<1>;
L_000001dbe23e22c0 .functor AND 1, v000001dbe2465360_0, v000001dbe2464e60_0, C4<1>, C4<1>;
L_000001dbe23e0960 .functor AND 1, L_000001dbe23e22c0, L_000001dbe24a22f0, C4<1>, C4<1>;
L_000001dbe23e1e60 .functor AND 1, v000001dbe248fa20_0, v000001dbe248f840_0, C4<1>, C4<1>;
L_000001dbe23e1ed0 .functor AND 1, L_000001dbe23e1e60, L_000001dbe24a2750, C4<1>, C4<1>;
L_000001dbe24a6ab0 .functor NOT 1, L_000001dbe23e1300, C4<0>, C4<0>, C4<0>;
L_000001dbe24a5ee0 .functor NOT 1, L_000001dbe23e1300, C4<0>, C4<0>, C4<0>;
L_000001dbe250baf0 .functor NOT 1, L_000001dbe23e1300, C4<0>, C4<0>, C4<0>;
L_000001dbe250bd20 .functor NOT 1, L_000001dbe23e1300, C4<0>, C4<0>, C4<0>;
L_000001dbe250be00 .functor NOT 1, L_000001dbe23e1300, C4<0>, C4<0>, C4<0>;
L_000001dbe25268c0 .functor BUFZ 32, v000001dbe248bb00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dbe2490b00_0 .net "EX1_ALU_OPER1", 31 0, L_000001dbe24a6c70;  1 drivers
v000001dbe24909c0_0 .net "EX1_ALU_OPER2", 31 0, L_000001dbe250a900;  1 drivers
v000001dbe2492040_0 .net "EX1_PC", 31 0, v000001dbe2473e80_0;  1 drivers
v000001dbe2490060_0 .net "EX1_PFC", 31 0, v000001dbe2472580_0;  1 drivers
v000001dbe2490920_0 .net "EX1_PFC_to_IF", 31 0, L_000001dbe24a0450;  1 drivers
v000001dbe2490a60_0 .net "EX1_forward_to_B", 31 0, v000001dbe2473840_0;  1 drivers
v000001dbe2490ba0_0 .net "EX1_is_beq", 0 0, v000001dbe2473340_0;  1 drivers
v000001dbe2490ec0_0 .net "EX1_is_bne", 0 0, v000001dbe24730c0_0;  1 drivers
v000001dbe24911e0_0 .net "EX1_is_jal", 0 0, v000001dbe2473200_0;  1 drivers
v000001dbe2490880_0 .net "EX1_is_jr", 0 0, v000001dbe2471ea0_0;  1 drivers
v000001dbe248fc00_0 .net "EX1_is_oper2_immed", 0 0, v000001dbe2471a40_0;  1 drivers
v000001dbe2491320_0 .net "EX1_memread", 0 0, v000001dbe2472bc0_0;  1 drivers
v000001dbe2490380_0 .net "EX1_memwrite", 0 0, v000001dbe2473d40_0;  1 drivers
v000001dbe2491e60_0 .net "EX1_opcode", 11 0, v000001dbe2471b80_0;  1 drivers
v000001dbe248fd40_0 .net "EX1_predicted", 0 0, v000001dbe24732a0_0;  1 drivers
v000001dbe2491460_0 .net "EX1_rd_ind", 4 0, v000001dbe2473980_0;  1 drivers
v000001dbe24913c0_0 .net "EX1_rd_indzero", 0 0, v000001dbe2473f20_0;  1 drivers
v000001dbe2491dc0_0 .net "EX1_regwrite", 0 0, v000001dbe24726c0_0;  1 drivers
v000001dbe2492220_0 .net "EX1_rs1", 31 0, v000001dbe24733e0_0;  1 drivers
v000001dbe24916e0_0 .net "EX1_rs1_ind", 4 0, v000001dbe2473ac0_0;  1 drivers
v000001dbe2491aa0_0 .net "EX1_rs2", 31 0, v000001dbe2472940_0;  1 drivers
v000001dbe2490ce0_0 .net "EX1_rs2_ind", 4 0, v000001dbe2473480_0;  1 drivers
v000001dbe24915a0_0 .net "EX1_rs2_out", 31 0, L_000001dbe250b2a0;  1 drivers
v000001dbe2491b40_0 .net "EX2_ALU_OPER1", 31 0, v000001dbe2474600_0;  1 drivers
v000001dbe248ffc0_0 .net "EX2_ALU_OPER2", 31 0, v000001dbe2475280_0;  1 drivers
v000001dbe2490600_0 .net "EX2_ALU_OUT", 31 0, L_000001dbe249faf0;  1 drivers
v000001dbe24906a0_0 .net "EX2_PC", 31 0, v000001dbe2474880_0;  1 drivers
v000001dbe2491c80_0 .net "EX2_PFC_to_IF", 31 0, v000001dbe2474e20_0;  1 drivers
v000001dbe2490560_0 .net "EX2_forward_to_B", 31 0, v000001dbe2474ec0_0;  1 drivers
v000001dbe2490d80_0 .net "EX2_is_beq", 0 0, v000001dbe2475000_0;  1 drivers
v000001dbe2490420_0 .net "EX2_is_bne", 0 0, v000001dbe24750a0_0;  1 drivers
v000001dbe2490e20_0 .net "EX2_is_jal", 0 0, v000001dbe2474740_0;  1 drivers
v000001dbe2490f60_0 .net "EX2_is_jr", 0 0, v000001dbe24755a0_0;  1 drivers
v000001dbe2491780_0 .net "EX2_is_oper2_immed", 0 0, v000001dbe2474240_0;  1 drivers
v000001dbe2491280_0 .net "EX2_memread", 0 0, v000001dbe24742e0_0;  1 drivers
v000001dbe2490740_0 .net "EX2_memwrite", 0 0, v000001dbe2474420_0;  1 drivers
v000001dbe2491500_0 .net "EX2_opcode", 11 0, v000001dbe24751e0_0;  1 drivers
v000001dbe2491000_0 .net "EX2_predicted", 0 0, v000001dbe2475500_0;  1 drivers
v000001dbe24910a0_0 .net "EX2_rd_ind", 4 0, v000001dbe2475320_0;  1 drivers
v000001dbe2491d20_0 .net "EX2_rd_indzero", 0 0, v000001dbe2475780_0;  1 drivers
v000001dbe2491820_0 .net "EX2_regwrite", 0 0, v000001dbe2475460_0;  1 drivers
v000001dbe2490100_0 .net "EX2_rs1", 31 0, v000001dbe24753c0_0;  1 drivers
v000001dbe24918c0_0 .net "EX2_rs1_ind", 4 0, v000001dbe2474100_0;  1 drivers
v000001dbe2491140_0 .net "EX2_rs2_ind", 4 0, v000001dbe24741a0_0;  1 drivers
v000001dbe24901a0_0 .net "EX2_rs2_out", 31 0, v000001dbe24744c0_0;  1 drivers
v000001dbe2491960_0 .net "ID_INST", 31 0, v000001dbe247dc10_0;  1 drivers
v000001dbe2491be0_0 .net "ID_PC", 31 0, v000001dbe247ddf0_0;  1 drivers
v000001dbe2491f00_0 .net "ID_PFC_to_EX", 31 0, L_000001dbe249f370;  1 drivers
v000001dbe2491fa0_0 .net "ID_PFC_to_IF", 31 0, L_000001dbe249f230;  1 drivers
v000001dbe24920e0_0 .net "ID_forward_to_B", 31 0, L_000001dbe249f2d0;  1 drivers
v000001dbe248fde0_0 .net "ID_is_beq", 0 0, L_000001dbe249edd0;  1 drivers
v000001dbe2492180_0 .net "ID_is_bne", 0 0, L_000001dbe249ee70;  1 drivers
v000001dbe24904c0_0 .net "ID_is_j", 0 0, L_000001dbe249dc50;  1 drivers
v000001dbe248fac0_0 .net "ID_is_jal", 0 0, L_000001dbe249db10;  1 drivers
v000001dbe248fe80_0 .net "ID_is_jr", 0 0, L_000001dbe249e330;  1 drivers
v000001dbe2490240_0 .net "ID_is_oper2_immed", 0 0, L_000001dbe24a5e70;  1 drivers
v000001dbe248fb60_0 .net "ID_memread", 0 0, L_000001dbe249d070;  1 drivers
v000001dbe24907e0_0 .net "ID_memwrite", 0 0, L_000001dbe249e790;  1 drivers
v000001dbe248fca0_0 .net "ID_opcode", 11 0, v000001dbe248ce60_0;  1 drivers
v000001dbe248ff20_0 .net "ID_predicted", 0 0, v000001dbe2477090_0;  1 drivers
v000001dbe2492540_0 .net "ID_rd_ind", 4 0, v000001dbe248af20_0;  1 drivers
v000001dbe24927c0_0 .net "ID_regwrite", 0 0, L_000001dbe249ef10;  1 drivers
v000001dbe24929a0_0 .net "ID_rs1", 31 0, v000001dbe247bd70_0;  1 drivers
v000001dbe24924a0_0 .net "ID_rs1_ind", 4 0, v000001dbe248bc40_0;  1 drivers
v000001dbe2492680_0 .net "ID_rs2", 31 0, v000001dbe247cdb0_0;  1 drivers
v000001dbe2492720_0 .net "ID_rs2_ind", 4 0, v000001dbe248b100_0;  1 drivers
v000001dbe2492860_0 .net "IF_INST", 31 0, L_000001dbe24a57e0;  1 drivers
v000001dbe24925e0_0 .net "IF_pc", 31 0, v000001dbe248bb00_0;  1 drivers
v000001dbe2492900_0 .net "MEM_ALU_OUT", 31 0, v000001dbe2464f00_0;  1 drivers
v000001dbe2492400_0 .net "MEM_Data_mem_out", 31 0, v000001dbe248d900_0;  1 drivers
v000001dbe24922c0_0 .net "MEM_memread", 0 0, v000001dbe2465900_0;  1 drivers
v000001dbe2492360_0 .net "MEM_memwrite", 0 0, v000001dbe2464d20_0;  1 drivers
v000001dbe24a27f0_0 .net "MEM_opcode", 11 0, v000001dbe2464c80_0;  1 drivers
v000001dbe24a2c50_0 .net "MEM_rd_ind", 4 0, v000001dbe2464960_0;  1 drivers
v000001dbe24a4050_0 .net "MEM_rd_indzero", 0 0, v000001dbe2464e60_0;  1 drivers
v000001dbe24a45f0_0 .net "MEM_regwrite", 0 0, v000001dbe2465360_0;  1 drivers
v000001dbe24a3290_0 .net "MEM_rs2", 31 0, v000001dbe2465040_0;  1 drivers
v000001dbe24a3dd0_0 .net "PC", 31 0, L_000001dbe25268c0;  alias, 1 drivers
v000001dbe24a2390_0 .net "STALL_ID1_FLUSH", 0 0, v000001dbe2476690_0;  1 drivers
v000001dbe24a2890_0 .net "STALL_ID2_FLUSH", 0 0, v000001dbe2476730_0;  1 drivers
v000001dbe24a4410_0 .net "STALL_IF_FLUSH", 0 0, v000001dbe247b230_0;  1 drivers
v000001dbe24a4550_0 .net "WB_ALU_OUT", 31 0, v000001dbe248f5c0_0;  1 drivers
v000001dbe24a3b50_0 .net "WB_Data_mem_out", 31 0, v000001dbe248d9a0_0;  1 drivers
v000001dbe24a3d30_0 .net "WB_memread", 0 0, v000001dbe248f200_0;  1 drivers
v000001dbe24a2430_0 .net "WB_rd_ind", 4 0, v000001dbe248f2a0_0;  1 drivers
v000001dbe24a21b0_0 .net "WB_rd_indzero", 0 0, v000001dbe248f840_0;  1 drivers
v000001dbe24a36f0_0 .net "WB_regwrite", 0 0, v000001dbe248fa20_0;  1 drivers
v000001dbe24a47d0_0 .net "Wrong_prediction", 0 0, L_000001dbe250be70;  1 drivers
v000001dbe24a2610_0 .net *"_ivl_1", 0 0, L_000001dbe23e1920;  1 drivers
v000001dbe24a29d0_0 .net *"_ivl_13", 0 0, L_000001dbe23e1ca0;  1 drivers
v000001dbe24a2930_0 .net *"_ivl_14", 0 0, L_000001dbe24a4730;  1 drivers
v000001dbe24a2a70_0 .net *"_ivl_19", 0 0, L_000001dbe23e1d10;  1 drivers
v000001dbe24a3150_0 .net *"_ivl_2", 0 0, L_000001dbe24a2250;  1 drivers
v000001dbe24a30b0_0 .net *"_ivl_20", 0 0, L_000001dbe24a2110;  1 drivers
v000001dbe24a2b10_0 .net *"_ivl_25", 0 0, L_000001dbe23e22c0;  1 drivers
v000001dbe24a3830_0 .net *"_ivl_26", 0 0, L_000001dbe24a22f0;  1 drivers
v000001dbe24a40f0_0 .net *"_ivl_31", 0 0, L_000001dbe23e1e60;  1 drivers
v000001dbe24a24d0_0 .net *"_ivl_32", 0 0, L_000001dbe24a2750;  1 drivers
v000001dbe24a3e70_0 .net *"_ivl_40", 31 0, L_000001dbe249d110;  1 drivers
L_000001dbe24c0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe24a2e30_0 .net *"_ivl_43", 26 0, L_000001dbe24c0c58;  1 drivers
L_000001dbe24c0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe24a2bb0_0 .net/2u *"_ivl_44", 31 0, L_000001dbe24c0ca0;  1 drivers
v000001dbe24a3970_0 .net *"_ivl_52", 31 0, L_000001dbe2512450;  1 drivers
L_000001dbe24c0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe24a3010_0 .net *"_ivl_55", 26 0, L_000001dbe24c0d30;  1 drivers
L_000001dbe24c0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe24a3790_0 .net/2u *"_ivl_56", 31 0, L_000001dbe24c0d78;  1 drivers
v000001dbe24a31f0_0 .net *"_ivl_7", 0 0, L_000001dbe23e0b20;  1 drivers
v000001dbe24a2ed0_0 .net *"_ivl_8", 0 0, L_000001dbe24a3fb0;  1 drivers
v000001dbe24a3330_0 .net "alu_selA", 1 0, L_000001dbe24a2070;  1 drivers
v000001dbe24a2570_0 .net "alu_selB", 1 0, L_000001dbe24a4eb0;  1 drivers
v000001dbe24a33d0_0 .net "clk", 0 0, L_000001dbe23e1300;  1 drivers
v000001dbe24a2d90_0 .var "cycles_consumed", 31 0;
v000001dbe24a3470_0 .net "exhaz", 0 0, L_000001dbe23e1530;  1 drivers
v000001dbe24a4190_0 .net "exhaz2", 0 0, L_000001dbe23e0960;  1 drivers
v000001dbe24a38d0_0 .net "hlt", 0 0, v000001dbe248d360_0;  1 drivers
v000001dbe24a4230_0 .net "idhaz", 0 0, L_000001dbe23e0f10;  1 drivers
v000001dbe24a2cf0_0 .net "idhaz2", 0 0, L_000001dbe23e1b50;  1 drivers
v000001dbe24a2f70_0 .net "if_id_write", 0 0, v000001dbe2479e30_0;  1 drivers
v000001dbe24a3510_0 .net "input_clk", 0 0, v000001dbe24a3f10_0;  1 drivers
v000001dbe24a42d0_0 .net "is_branch_and_taken", 0 0, L_000001dbe24a53f0;  1 drivers
v000001dbe24a3a10_0 .net "memhaz", 0 0, L_000001dbe23e0ff0;  1 drivers
v000001dbe24a4370_0 .net "memhaz2", 0 0, L_000001dbe23e1ed0;  1 drivers
v000001dbe24a35b0_0 .net "pc_src", 2 0, L_000001dbe249d930;  1 drivers
v000001dbe24a44b0_0 .net "pc_write", 0 0, v000001dbe247ac90_0;  1 drivers
v000001dbe24a3650_0 .net "rst", 0 0, v000001dbe24a3c90_0;  1 drivers
v000001dbe24a3ab0_0 .net "store_rs2_forward", 1 0, L_000001dbe24a4f50;  1 drivers
v000001dbe24a3bf0_0 .net "wdata_to_reg_file", 31 0, L_000001dbe2527180;  1 drivers
E_000001dbe23e9e70/0 .event negedge, v000001dbe2477630_0;
E_000001dbe23e9e70/1 .event posedge, v000001dbe2464dc0_0;
E_000001dbe23e9e70 .event/or E_000001dbe23e9e70/0, E_000001dbe23e9e70/1;
L_000001dbe24a2250 .cmp/eq 5, v000001dbe2475320_0, v000001dbe2473ac0_0;
L_000001dbe24a3fb0 .cmp/eq 5, v000001dbe2464960_0, v000001dbe2473ac0_0;
L_000001dbe24a4730 .cmp/eq 5, v000001dbe248f2a0_0, v000001dbe2473ac0_0;
L_000001dbe24a2110 .cmp/eq 5, v000001dbe2475320_0, v000001dbe2473480_0;
L_000001dbe24a22f0 .cmp/eq 5, v000001dbe2464960_0, v000001dbe2473480_0;
L_000001dbe24a2750 .cmp/eq 5, v000001dbe248f2a0_0, v000001dbe2473480_0;
L_000001dbe249d110 .concat [ 5 27 0 0], v000001dbe248af20_0, L_000001dbe24c0c58;
L_000001dbe249d250 .cmp/ne 32, L_000001dbe249d110, L_000001dbe24c0ca0;
L_000001dbe2512450 .concat [ 5 27 0 0], v000001dbe2475320_0, L_000001dbe24c0d30;
L_000001dbe2510830 .cmp/ne 32, L_000001dbe2512450, L_000001dbe24c0d78;
S_000001dbe241d030 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001dbe23e1990 .functor NOT 1, L_000001dbe23e1530, C4<0>, C4<0>, C4<0>;
L_000001dbe23e1a00 .functor AND 1, L_000001dbe23e0ff0, L_000001dbe23e1990, C4<1>, C4<1>;
L_000001dbe23e11b0 .functor OR 1, L_000001dbe23e0f10, L_000001dbe23e1a00, C4<0>, C4<0>;
L_000001dbe23e1ae0 .functor OR 1, L_000001dbe23e0f10, L_000001dbe23e1530, C4<0>, C4<0>;
v000001dbe2407eb0_0 .net *"_ivl_12", 0 0, L_000001dbe23e1ae0;  1 drivers
v000001dbe24079b0_0 .net *"_ivl_2", 0 0, L_000001dbe23e1990;  1 drivers
v000001dbe2406bf0_0 .net *"_ivl_5", 0 0, L_000001dbe23e1a00;  1 drivers
v000001dbe24075f0_0 .net *"_ivl_7", 0 0, L_000001dbe23e11b0;  1 drivers
v000001dbe2407af0_0 .net "alu_selA", 1 0, L_000001dbe24a2070;  alias, 1 drivers
v000001dbe2408130_0 .net "exhaz", 0 0, L_000001dbe23e1530;  alias, 1 drivers
v000001dbe2407370_0 .net "idhaz", 0 0, L_000001dbe23e0f10;  alias, 1 drivers
v000001dbe2407c30_0 .net "memhaz", 0 0, L_000001dbe23e0ff0;  alias, 1 drivers
L_000001dbe24a2070 .concat8 [ 1 1 0 0], L_000001dbe23e11b0, L_000001dbe23e1ae0;
S_000001dbe2206030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001dbe23e1060 .functor NOT 1, L_000001dbe23e0960, C4<0>, C4<0>, C4<0>;
L_000001dbe23e2330 .functor AND 1, L_000001dbe23e1ed0, L_000001dbe23e1060, C4<1>, C4<1>;
L_000001dbe23e23a0 .functor OR 1, L_000001dbe23e1b50, L_000001dbe23e2330, C4<0>, C4<0>;
L_000001dbe23e2410 .functor NOT 1, v000001dbe2471a40_0, C4<0>, C4<0>, C4<0>;
L_000001dbe23e09d0 .functor AND 1, L_000001dbe23e23a0, L_000001dbe23e2410, C4<1>, C4<1>;
L_000001dbe23e0a40 .functor OR 1, L_000001dbe23e1b50, L_000001dbe23e0960, C4<0>, C4<0>;
L_000001dbe23e0ab0 .functor NOT 1, v000001dbe2471a40_0, C4<0>, C4<0>, C4<0>;
L_000001dbe23e2720 .functor AND 1, L_000001dbe23e0a40, L_000001dbe23e0ab0, C4<1>, C4<1>;
v000001dbe2407230_0 .net "EX1_is_oper2_immed", 0 0, v000001dbe2471a40_0;  alias, 1 drivers
v000001dbe2406e70_0 .net *"_ivl_11", 0 0, L_000001dbe23e09d0;  1 drivers
v000001dbe2407cd0_0 .net *"_ivl_16", 0 0, L_000001dbe23e0a40;  1 drivers
v000001dbe2407ff0_0 .net *"_ivl_17", 0 0, L_000001dbe23e0ab0;  1 drivers
v000001dbe24081d0_0 .net *"_ivl_2", 0 0, L_000001dbe23e1060;  1 drivers
v000001dbe2406d30_0 .net *"_ivl_20", 0 0, L_000001dbe23e2720;  1 drivers
v000001dbe2407d70_0 .net *"_ivl_5", 0 0, L_000001dbe23e2330;  1 drivers
v000001dbe2408310_0 .net *"_ivl_7", 0 0, L_000001dbe23e23a0;  1 drivers
v000001dbe2407050_0 .net *"_ivl_8", 0 0, L_000001dbe23e2410;  1 drivers
v000001dbe2408270_0 .net "alu_selB", 1 0, L_000001dbe24a4eb0;  alias, 1 drivers
v000001dbe24083b0_0 .net "exhaz", 0 0, L_000001dbe23e0960;  alias, 1 drivers
v000001dbe2406c90_0 .net "idhaz", 0 0, L_000001dbe23e1b50;  alias, 1 drivers
v000001dbe24084f0_0 .net "memhaz", 0 0, L_000001dbe23e1ed0;  alias, 1 drivers
L_000001dbe24a4eb0 .concat8 [ 1 1 0 0], L_000001dbe23e09d0, L_000001dbe23e2720;
S_000001dbe22061c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001dbe23e24f0 .functor NOT 1, L_000001dbe23e0960, C4<0>, C4<0>, C4<0>;
L_000001dbe23e2790 .functor AND 1, L_000001dbe23e1ed0, L_000001dbe23e24f0, C4<1>, C4<1>;
L_000001dbe23e2560 .functor OR 1, L_000001dbe23e1b50, L_000001dbe23e2790, C4<0>, C4<0>;
L_000001dbe23e2480 .functor OR 1, L_000001dbe23e1b50, L_000001dbe23e0960, C4<0>, C4<0>;
v000001dbe2406dd0_0 .net *"_ivl_12", 0 0, L_000001dbe23e2480;  1 drivers
v000001dbe2406f10_0 .net *"_ivl_2", 0 0, L_000001dbe23e24f0;  1 drivers
v000001dbe2407410_0 .net *"_ivl_5", 0 0, L_000001dbe23e2790;  1 drivers
v000001dbe2406fb0_0 .net *"_ivl_7", 0 0, L_000001dbe23e2560;  1 drivers
v000001dbe24070f0_0 .net "exhaz", 0 0, L_000001dbe23e0960;  alias, 1 drivers
v000001dbe2407190_0 .net "idhaz", 0 0, L_000001dbe23e1b50;  alias, 1 drivers
v000001dbe23868d0_0 .net "memhaz", 0 0, L_000001dbe23e1ed0;  alias, 1 drivers
v000001dbe23861f0_0 .net "store_rs2_forward", 1 0, L_000001dbe24a4f50;  alias, 1 drivers
L_000001dbe24a4f50 .concat8 [ 1 1 0 0], L_000001dbe23e2560, L_000001dbe23e2480;
S_000001dbe21b69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001dbe2386970_0 .net "EX_ALU_OUT", 31 0, L_000001dbe249faf0;  alias, 1 drivers
v000001dbe2386a10_0 .net "EX_memread", 0 0, v000001dbe24742e0_0;  alias, 1 drivers
v000001dbe236f420_0 .net "EX_memwrite", 0 0, v000001dbe2474420_0;  alias, 1 drivers
v000001dbe236e2a0_0 .net "EX_opcode", 11 0, v000001dbe24751e0_0;  alias, 1 drivers
v000001dbe2464aa0_0 .net "EX_rd_ind", 4 0, v000001dbe2475320_0;  alias, 1 drivers
v000001dbe2464be0_0 .net "EX_rd_indzero", 0 0, L_000001dbe2510830;  1 drivers
v000001dbe2464fa0_0 .net "EX_regwrite", 0 0, v000001dbe2475460_0;  alias, 1 drivers
v000001dbe24657c0_0 .net "EX_rs2_out", 31 0, v000001dbe24744c0_0;  alias, 1 drivers
v000001dbe2464f00_0 .var "MEM_ALU_OUT", 31 0;
v000001dbe2465900_0 .var "MEM_memread", 0 0;
v000001dbe2464d20_0 .var "MEM_memwrite", 0 0;
v000001dbe2464c80_0 .var "MEM_opcode", 11 0;
v000001dbe2464960_0 .var "MEM_rd_ind", 4 0;
v000001dbe2464e60_0 .var "MEM_rd_indzero", 0 0;
v000001dbe2465360_0 .var "MEM_regwrite", 0 0;
v000001dbe2465040_0 .var "MEM_rs2", 31 0;
v000001dbe2465860_0 .net "clk", 0 0, L_000001dbe250bd20;  1 drivers
v000001dbe2464dc0_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
E_000001dbe23e9bb0 .event posedge, v000001dbe2464dc0_0, v000001dbe2465860_0;
S_000001dbe21b6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001dbe2211490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe22114c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe2211500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe2211538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe2211570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe22115a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe22115e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe2211618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe2211650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe2211688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe22116c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe22116f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe2211730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe2211768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe22117a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe22117d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe2211810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe2211848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe2211880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe22118b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe22118f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe2211928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe2211960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe2211998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe22119d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dbe250b000 .functor XOR 1, L_000001dbe250af20, v000001dbe2475500_0, C4<0>, C4<0>;
L_000001dbe250bbd0 .functor NOT 1, L_000001dbe250b000, C4<0>, C4<0>, C4<0>;
L_000001dbe250bcb0 .functor OR 1, v000001dbe24a3c90_0, L_000001dbe250bbd0, C4<0>, C4<0>;
L_000001dbe250be70 .functor NOT 1, L_000001dbe250bcb0, C4<0>, C4<0>, C4<0>;
v000001dbe2465db0_0 .net "ALU_OP", 3 0, v000001dbe2465c70_0;  1 drivers
v000001dbe2468a10_0 .net "BranchDecision", 0 0, L_000001dbe250af20;  1 drivers
v000001dbe2468c90_0 .net "CF", 0 0, v000001dbe24681f0_0;  1 drivers
v000001dbe2469910_0 .net "EX_opcode", 11 0, v000001dbe24751e0_0;  alias, 1 drivers
v000001dbe2469370_0 .net "Wrong_prediction", 0 0, L_000001dbe250be70;  alias, 1 drivers
v000001dbe2468dd0_0 .net "ZF", 0 0, L_000001dbe250ba10;  1 drivers
L_000001dbe24c0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dbe24692d0_0 .net/2u *"_ivl_0", 31 0, L_000001dbe24c0ce8;  1 drivers
v000001dbe2468d30_0 .net *"_ivl_11", 0 0, L_000001dbe250bcb0;  1 drivers
v000001dbe2468ab0_0 .net *"_ivl_2", 31 0, L_000001dbe24a1b70;  1 drivers
v000001dbe2468bf0_0 .net *"_ivl_6", 0 0, L_000001dbe250b000;  1 drivers
v000001dbe24695f0_0 .net *"_ivl_8", 0 0, L_000001dbe250bbd0;  1 drivers
v000001dbe24694b0_0 .net "alu_out", 31 0, L_000001dbe249faf0;  alias, 1 drivers
v000001dbe2469690_0 .net "alu_outw", 31 0, v000001dbe2465bd0_0;  1 drivers
v000001dbe2468510_0 .net "is_beq", 0 0, v000001dbe2475000_0;  alias, 1 drivers
v000001dbe2468e70_0 .net "is_bne", 0 0, v000001dbe24750a0_0;  alias, 1 drivers
v000001dbe24683d0_0 .net "is_jal", 0 0, v000001dbe2474740_0;  alias, 1 drivers
v000001dbe2468970_0 .net "oper1", 31 0, v000001dbe2474600_0;  alias, 1 drivers
v000001dbe2468f10_0 .net "oper2", 31 0, v000001dbe2475280_0;  alias, 1 drivers
v000001dbe2469410_0 .net "pc", 31 0, v000001dbe2474880_0;  alias, 1 drivers
v000001dbe2468fb0_0 .net "predicted", 0 0, v000001dbe2475500_0;  alias, 1 drivers
v000001dbe2469870_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
L_000001dbe24a1b70 .arith/sum 32, v000001dbe2474880_0, L_000001dbe24c0ce8;
L_000001dbe249faf0 .functor MUXZ 32, v000001dbe2465bd0_0, L_000001dbe24a1b70, v000001dbe2474740_0, C4<>;
S_000001dbe2229aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001dbe21b6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001dbe250add0 .functor AND 1, v000001dbe2475000_0, L_000001dbe250a9e0, C4<1>, C4<1>;
L_000001dbe250ae40 .functor NOT 1, L_000001dbe250a9e0, C4<0>, C4<0>, C4<0>;
L_000001dbe250aeb0 .functor AND 1, v000001dbe24750a0_0, L_000001dbe250ae40, C4<1>, C4<1>;
L_000001dbe250af20 .functor OR 1, L_000001dbe250add0, L_000001dbe250aeb0, C4<0>, C4<0>;
v000001dbe24671b0_0 .net "BranchDecision", 0 0, L_000001dbe250af20;  alias, 1 drivers
v000001dbe2467110_0 .net *"_ivl_2", 0 0, L_000001dbe250ae40;  1 drivers
v000001dbe24672f0_0 .net "is_beq", 0 0, v000001dbe2475000_0;  alias, 1 drivers
v000001dbe2467390_0 .net "is_beq_taken", 0 0, L_000001dbe250add0;  1 drivers
v000001dbe24674d0_0 .net "is_bne", 0 0, v000001dbe24750a0_0;  alias, 1 drivers
v000001dbe2467d90_0 .net "is_bne_taken", 0 0, L_000001dbe250aeb0;  1 drivers
v000001dbe2466ad0_0 .net "is_eq", 0 0, L_000001dbe250a9e0;  1 drivers
v000001dbe2467bb0_0 .net "oper1", 31 0, v000001dbe2474600_0;  alias, 1 drivers
v000001dbe24662b0_0 .net "oper2", 31 0, v000001dbe2475280_0;  alias, 1 drivers
S_000001dbe2229c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001dbe2229aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001dbe250a510 .functor XOR 1, L_000001dbe24a04f0, L_000001dbe24a1c10, C4<0>, C4<0>;
L_000001dbe250b070 .functor XOR 1, L_000001dbe24a0630, L_000001dbe24a0e50, C4<0>, C4<0>;
L_000001dbe250ba80 .functor XOR 1, L_000001dbe24a1fd0, L_000001dbe249f9b0, C4<0>, C4<0>;
L_000001dbe250ac10 .functor XOR 1, L_000001dbe24a06d0, L_000001dbe249fc30, C4<0>, C4<0>;
L_000001dbe250aa50 .functor XOR 1, L_000001dbe24a0770, L_000001dbe249fd70, C4<0>, C4<0>;
L_000001dbe250aac0 .functor XOR 1, L_000001dbe24a13f0, L_000001dbe24a0c70, C4<0>, C4<0>;
L_000001dbe250b0e0 .functor XOR 1, L_000001dbe250f6b0, L_000001dbe25101f0, C4<0>, C4<0>;
L_000001dbe250b4d0 .functor XOR 1, L_000001dbe250e210, L_000001dbe250fc50, C4<0>, C4<0>;
L_000001dbe250ab30 .functor XOR 1, L_000001dbe2510010, L_000001dbe250ead0, C4<0>, C4<0>;
L_000001dbe2509f60 .functor XOR 1, L_000001dbe250e030, L_000001dbe250fcf0, C4<0>, C4<0>;
L_000001dbe250a0b0 .functor XOR 1, L_000001dbe250f110, L_000001dbe250e2b0, C4<0>, C4<0>;
L_000001dbe250a120 .functor XOR 1, L_000001dbe250e8f0, L_000001dbe250e710, C4<0>, C4<0>;
L_000001dbe250a580 .functor XOR 1, L_000001dbe250f4d0, L_000001dbe250e7b0, C4<0>, C4<0>;
L_000001dbe250b3f0 .functor XOR 1, L_000001dbe250e850, L_000001dbe250ec10, C4<0>, C4<0>;
L_000001dbe250a4a0 .functor XOR 1, L_000001dbe250ef30, L_000001dbe250f7f0, C4<0>, C4<0>;
L_000001dbe250a190 .functor XOR 1, L_000001dbe250efd0, L_000001dbe250f070, C4<0>, C4<0>;
L_000001dbe250a270 .functor XOR 1, L_000001dbe25100b0, L_000001dbe250f750, C4<0>, C4<0>;
L_000001dbe250b690 .functor XOR 1, L_000001dbe250ed50, L_000001dbe250f9d0, C4<0>, C4<0>;
L_000001dbe250a5f0 .functor XOR 1, L_000001dbe250f1b0, L_000001dbe2510510, C4<0>, C4<0>;
L_000001dbe250acf0 .functor XOR 1, L_000001dbe250fe30, L_000001dbe250f250, C4<0>, C4<0>;
L_000001dbe250b380 .functor XOR 1, L_000001dbe250f570, L_000001dbe250edf0, C4<0>, C4<0>;
L_000001dbe250b460 .functor XOR 1, L_000001dbe250fa70, L_000001dbe250f890, C4<0>, C4<0>;
L_000001dbe250ad60 .functor XOR 1, L_000001dbe25105b0, L_000001dbe250e670, C4<0>, C4<0>;
L_000001dbe250b540 .functor XOR 1, L_000001dbe250fed0, L_000001dbe250f2f0, C4<0>, C4<0>;
L_000001dbe250b5b0 .functor XOR 1, L_000001dbe2510290, L_000001dbe2510330, C4<0>, C4<0>;
L_000001dbe250a7b0 .functor XOR 1, L_000001dbe250ea30, L_000001dbe250fb10, C4<0>, C4<0>;
L_000001dbe250a820 .functor XOR 1, L_000001dbe250fbb0, L_000001dbe25103d0, C4<0>, C4<0>;
L_000001dbe250a3c0 .functor XOR 1, L_000001dbe250e490, L_000001dbe250fd90, C4<0>, C4<0>;
L_000001dbe250a2e0 .functor XOR 1, L_000001dbe250f930, L_000001dbe250f390, C4<0>, C4<0>;
L_000001dbe250a350 .functor XOR 1, L_000001dbe250f610, L_000001dbe2510470, C4<0>, C4<0>;
L_000001dbe250b7e0 .functor XOR 1, L_000001dbe2510650, L_000001dbe250f430, C4<0>, C4<0>;
L_000001dbe250a890 .functor XOR 1, L_000001dbe250df90, L_000001dbe250e990, C4<0>, C4<0>;
L_000001dbe250a9e0/0/0 .functor OR 1, L_000001dbe2510150, L_000001dbe25106f0, L_000001dbe250e0d0, L_000001dbe250e170;
L_000001dbe250a9e0/0/4 .functor OR 1, L_000001dbe250e350, L_000001dbe250e3f0, L_000001dbe250e530, L_000001dbe250eb70;
L_000001dbe250a9e0/0/8 .functor OR 1, L_000001dbe250ecb0, L_000001dbe250ee90, L_000001dbe250e5d0, L_000001dbe2511190;
L_000001dbe250a9e0/0/12 .functor OR 1, L_000001dbe2511730, L_000001dbe2511ff0, L_000001dbe2512e50, L_000001dbe2511910;
L_000001dbe250a9e0/0/16 .functor OR 1, L_000001dbe2511550, L_000001dbe25117d0, L_000001dbe2511870, L_000001dbe2512db0;
L_000001dbe250a9e0/0/20 .functor OR 1, L_000001dbe2512ef0, L_000001dbe2512590, L_000001dbe25128b0, L_000001dbe2511eb0;
L_000001dbe250a9e0/0/24 .functor OR 1, L_000001dbe2512810, L_000001dbe2511230, L_000001dbe25119b0, L_000001dbe25115f0;
L_000001dbe250a9e0/0/28 .functor OR 1, L_000001dbe25121d0, L_000001dbe2511e10, L_000001dbe2510790, L_000001dbe2511a50;
L_000001dbe250a9e0/1/0 .functor OR 1, L_000001dbe250a9e0/0/0, L_000001dbe250a9e0/0/4, L_000001dbe250a9e0/0/8, L_000001dbe250a9e0/0/12;
L_000001dbe250a9e0/1/4 .functor OR 1, L_000001dbe250a9e0/0/16, L_000001dbe250a9e0/0/20, L_000001dbe250a9e0/0/24, L_000001dbe250a9e0/0/28;
L_000001dbe250a9e0 .functor NOR 1, L_000001dbe250a9e0/1/0, L_000001dbe250a9e0/1/4, C4<0>, C4<0>;
v000001dbe2464500_0 .net *"_ivl_0", 0 0, L_000001dbe250a510;  1 drivers
v000001dbe24643c0_0 .net *"_ivl_101", 0 0, L_000001dbe250f750;  1 drivers
v000001dbe2465180_0 .net *"_ivl_102", 0 0, L_000001dbe250b690;  1 drivers
v000001dbe2464780_0 .net *"_ivl_105", 0 0, L_000001dbe250ed50;  1 drivers
v000001dbe2464640_0 .net *"_ivl_107", 0 0, L_000001dbe250f9d0;  1 drivers
v000001dbe2465220_0 .net *"_ivl_108", 0 0, L_000001dbe250a5f0;  1 drivers
v000001dbe24652c0_0 .net *"_ivl_11", 0 0, L_000001dbe24a0e50;  1 drivers
v000001dbe2464820_0 .net *"_ivl_111", 0 0, L_000001dbe250f1b0;  1 drivers
v000001dbe2465680_0 .net *"_ivl_113", 0 0, L_000001dbe2510510;  1 drivers
v000001dbe2465400_0 .net *"_ivl_114", 0 0, L_000001dbe250acf0;  1 drivers
v000001dbe24648c0_0 .net *"_ivl_117", 0 0, L_000001dbe250fe30;  1 drivers
v000001dbe24654a0_0 .net *"_ivl_119", 0 0, L_000001dbe250f250;  1 drivers
v000001dbe2465540_0 .net *"_ivl_12", 0 0, L_000001dbe250ba80;  1 drivers
v000001dbe24655e0_0 .net *"_ivl_120", 0 0, L_000001dbe250b380;  1 drivers
v000001dbe2464a00_0 .net *"_ivl_123", 0 0, L_000001dbe250f570;  1 drivers
v000001dbe24659a0_0 .net *"_ivl_125", 0 0, L_000001dbe250edf0;  1 drivers
v000001dbe2464b40_0 .net *"_ivl_126", 0 0, L_000001dbe250b460;  1 drivers
v000001dbe24646e0_0 .net *"_ivl_129", 0 0, L_000001dbe250fa70;  1 drivers
v000001dbe2465720_0 .net *"_ivl_131", 0 0, L_000001dbe250f890;  1 drivers
v000001dbe2464320_0 .net *"_ivl_132", 0 0, L_000001dbe250ad60;  1 drivers
v000001dbe24645a0_0 .net *"_ivl_135", 0 0, L_000001dbe25105b0;  1 drivers
v000001dbe2464460_0 .net *"_ivl_137", 0 0, L_000001dbe250e670;  1 drivers
v000001dbe2462480_0 .net *"_ivl_138", 0 0, L_000001dbe250b540;  1 drivers
v000001dbe24631a0_0 .net *"_ivl_141", 0 0, L_000001dbe250fed0;  1 drivers
v000001dbe2462c00_0 .net *"_ivl_143", 0 0, L_000001dbe250f2f0;  1 drivers
v000001dbe2463240_0 .net *"_ivl_144", 0 0, L_000001dbe250b5b0;  1 drivers
v000001dbe24632e0_0 .net *"_ivl_147", 0 0, L_000001dbe2510290;  1 drivers
v000001dbe2462e80_0 .net *"_ivl_149", 0 0, L_000001dbe2510330;  1 drivers
v000001dbe2461f80_0 .net *"_ivl_15", 0 0, L_000001dbe24a1fd0;  1 drivers
v000001dbe2463920_0 .net *"_ivl_150", 0 0, L_000001dbe250a7b0;  1 drivers
v000001dbe2463880_0 .net *"_ivl_153", 0 0, L_000001dbe250ea30;  1 drivers
v000001dbe2463420_0 .net *"_ivl_155", 0 0, L_000001dbe250fb10;  1 drivers
v000001dbe2462ac0_0 .net *"_ivl_156", 0 0, L_000001dbe250a820;  1 drivers
v000001dbe2463380_0 .net *"_ivl_159", 0 0, L_000001dbe250fbb0;  1 drivers
v000001dbe2464140_0 .net *"_ivl_161", 0 0, L_000001dbe25103d0;  1 drivers
v000001dbe2463ce0_0 .net *"_ivl_162", 0 0, L_000001dbe250a3c0;  1 drivers
v000001dbe2462020_0 .net *"_ivl_165", 0 0, L_000001dbe250e490;  1 drivers
v000001dbe2462840_0 .net *"_ivl_167", 0 0, L_000001dbe250fd90;  1 drivers
v000001dbe2462ca0_0 .net *"_ivl_168", 0 0, L_000001dbe250a2e0;  1 drivers
v000001dbe2462340_0 .net *"_ivl_17", 0 0, L_000001dbe249f9b0;  1 drivers
v000001dbe2463ba0_0 .net *"_ivl_171", 0 0, L_000001dbe250f930;  1 drivers
v000001dbe2462200_0 .net *"_ivl_173", 0 0, L_000001dbe250f390;  1 drivers
v000001dbe24628e0_0 .net *"_ivl_174", 0 0, L_000001dbe250a350;  1 drivers
v000001dbe24637e0_0 .net *"_ivl_177", 0 0, L_000001dbe250f610;  1 drivers
v000001dbe2462b60_0 .net *"_ivl_179", 0 0, L_000001dbe2510470;  1 drivers
v000001dbe2462a20_0 .net *"_ivl_18", 0 0, L_000001dbe250ac10;  1 drivers
v000001dbe24640a0_0 .net *"_ivl_180", 0 0, L_000001dbe250b7e0;  1 drivers
v000001dbe2463ec0_0 .net *"_ivl_183", 0 0, L_000001dbe2510650;  1 drivers
v000001dbe2462980_0 .net *"_ivl_185", 0 0, L_000001dbe250f430;  1 drivers
v000001dbe24636a0_0 .net *"_ivl_186", 0 0, L_000001dbe250a890;  1 drivers
v000001dbe2463560_0 .net *"_ivl_190", 0 0, L_000001dbe250df90;  1 drivers
v000001dbe2462f20_0 .net *"_ivl_192", 0 0, L_000001dbe250e990;  1 drivers
v000001dbe2462d40_0 .net *"_ivl_194", 0 0, L_000001dbe2510150;  1 drivers
v000001dbe2461c60_0 .net *"_ivl_196", 0 0, L_000001dbe25106f0;  1 drivers
v000001dbe24634c0_0 .net *"_ivl_198", 0 0, L_000001dbe250e0d0;  1 drivers
v000001dbe24620c0_0 .net *"_ivl_200", 0 0, L_000001dbe250e170;  1 drivers
v000001dbe2461ee0_0 .net *"_ivl_202", 0 0, L_000001dbe250e350;  1 drivers
v000001dbe2463c40_0 .net *"_ivl_204", 0 0, L_000001dbe250e3f0;  1 drivers
v000001dbe2463f60_0 .net *"_ivl_206", 0 0, L_000001dbe250e530;  1 drivers
v000001dbe2464280_0 .net *"_ivl_208", 0 0, L_000001dbe250eb70;  1 drivers
v000001dbe2463d80_0 .net *"_ivl_21", 0 0, L_000001dbe24a06d0;  1 drivers
v000001dbe2463100_0 .net *"_ivl_210", 0 0, L_000001dbe250ecb0;  1 drivers
v000001dbe2463600_0 .net *"_ivl_212", 0 0, L_000001dbe250ee90;  1 drivers
v000001dbe2462de0_0 .net *"_ivl_214", 0 0, L_000001dbe250e5d0;  1 drivers
v000001dbe2462fc0_0 .net *"_ivl_216", 0 0, L_000001dbe2511190;  1 drivers
v000001dbe24627a0_0 .net *"_ivl_218", 0 0, L_000001dbe2511730;  1 drivers
v000001dbe2463e20_0 .net *"_ivl_220", 0 0, L_000001dbe2511ff0;  1 drivers
v000001dbe24641e0_0 .net *"_ivl_222", 0 0, L_000001dbe2512e50;  1 drivers
v000001dbe24625c0_0 .net *"_ivl_224", 0 0, L_000001dbe2511910;  1 drivers
v000001dbe2464000_0 .net *"_ivl_226", 0 0, L_000001dbe2511550;  1 drivers
v000001dbe2463740_0 .net *"_ivl_228", 0 0, L_000001dbe25117d0;  1 drivers
v000001dbe2461b20_0 .net *"_ivl_23", 0 0, L_000001dbe249fc30;  1 drivers
v000001dbe24639c0_0 .net *"_ivl_230", 0 0, L_000001dbe2511870;  1 drivers
v000001dbe2461bc0_0 .net *"_ivl_232", 0 0, L_000001dbe2512db0;  1 drivers
v000001dbe2463a60_0 .net *"_ivl_234", 0 0, L_000001dbe2512ef0;  1 drivers
v000001dbe24622a0_0 .net *"_ivl_236", 0 0, L_000001dbe2512590;  1 drivers
v000001dbe2461da0_0 .net *"_ivl_238", 0 0, L_000001dbe25128b0;  1 drivers
v000001dbe2463060_0 .net *"_ivl_24", 0 0, L_000001dbe250aa50;  1 drivers
v000001dbe2463b00_0 .net *"_ivl_240", 0 0, L_000001dbe2511eb0;  1 drivers
v000001dbe2461d00_0 .net *"_ivl_242", 0 0, L_000001dbe2512810;  1 drivers
v000001dbe2461e40_0 .net *"_ivl_244", 0 0, L_000001dbe2511230;  1 drivers
v000001dbe2462160_0 .net *"_ivl_246", 0 0, L_000001dbe25119b0;  1 drivers
v000001dbe24623e0_0 .net *"_ivl_248", 0 0, L_000001dbe25115f0;  1 drivers
v000001dbe2462520_0 .net *"_ivl_250", 0 0, L_000001dbe25121d0;  1 drivers
v000001dbe2462660_0 .net *"_ivl_252", 0 0, L_000001dbe2511e10;  1 drivers
v000001dbe2462700_0 .net *"_ivl_254", 0 0, L_000001dbe2510790;  1 drivers
v000001dbe2386470_0 .net *"_ivl_256", 0 0, L_000001dbe2511a50;  1 drivers
v000001dbe24676b0_0 .net *"_ivl_27", 0 0, L_000001dbe24a0770;  1 drivers
v000001dbe2467a70_0 .net *"_ivl_29", 0 0, L_000001dbe249fd70;  1 drivers
v000001dbe2466350_0 .net *"_ivl_3", 0 0, L_000001dbe24a04f0;  1 drivers
v000001dbe2466850_0 .net *"_ivl_30", 0 0, L_000001dbe250aac0;  1 drivers
v000001dbe2466030_0 .net *"_ivl_33", 0 0, L_000001dbe24a13f0;  1 drivers
v000001dbe2465e50_0 .net *"_ivl_35", 0 0, L_000001dbe24a0c70;  1 drivers
v000001dbe2467430_0 .net *"_ivl_36", 0 0, L_000001dbe250b0e0;  1 drivers
v000001dbe24677f0_0 .net *"_ivl_39", 0 0, L_000001dbe250f6b0;  1 drivers
v000001dbe2466df0_0 .net *"_ivl_41", 0 0, L_000001dbe25101f0;  1 drivers
v000001dbe24668f0_0 .net *"_ivl_42", 0 0, L_000001dbe250b4d0;  1 drivers
v000001dbe2467610_0 .net *"_ivl_45", 0 0, L_000001dbe250e210;  1 drivers
v000001dbe2466710_0 .net *"_ivl_47", 0 0, L_000001dbe250fc50;  1 drivers
v000001dbe2467570_0 .net *"_ivl_48", 0 0, L_000001dbe250ab30;  1 drivers
v000001dbe2467f70_0 .net *"_ivl_5", 0 0, L_000001dbe24a1c10;  1 drivers
v000001dbe24660d0_0 .net *"_ivl_51", 0 0, L_000001dbe2510010;  1 drivers
v000001dbe2465ef0_0 .net *"_ivl_53", 0 0, L_000001dbe250ead0;  1 drivers
v000001dbe2466170_0 .net *"_ivl_54", 0 0, L_000001dbe2509f60;  1 drivers
v000001dbe2467250_0 .net *"_ivl_57", 0 0, L_000001dbe250e030;  1 drivers
v000001dbe2466990_0 .net *"_ivl_59", 0 0, L_000001dbe250fcf0;  1 drivers
v000001dbe2468010_0 .net *"_ivl_6", 0 0, L_000001dbe250b070;  1 drivers
v000001dbe2467070_0 .net *"_ivl_60", 0 0, L_000001dbe250a0b0;  1 drivers
v000001dbe2467cf0_0 .net *"_ivl_63", 0 0, L_000001dbe250f110;  1 drivers
v000001dbe2466210_0 .net *"_ivl_65", 0 0, L_000001dbe250e2b0;  1 drivers
v000001dbe24680b0_0 .net *"_ivl_66", 0 0, L_000001dbe250a120;  1 drivers
v000001dbe2466c10_0 .net *"_ivl_69", 0 0, L_000001dbe250e8f0;  1 drivers
v000001dbe2466cb0_0 .net *"_ivl_71", 0 0, L_000001dbe250e710;  1 drivers
v000001dbe2466b70_0 .net *"_ivl_72", 0 0, L_000001dbe250a580;  1 drivers
v000001dbe2467750_0 .net *"_ivl_75", 0 0, L_000001dbe250f4d0;  1 drivers
v000001dbe2466d50_0 .net *"_ivl_77", 0 0, L_000001dbe250e7b0;  1 drivers
v000001dbe2467890_0 .net *"_ivl_78", 0 0, L_000001dbe250b3f0;  1 drivers
v000001dbe2466a30_0 .net *"_ivl_81", 0 0, L_000001dbe250e850;  1 drivers
v000001dbe2465f90_0 .net *"_ivl_83", 0 0, L_000001dbe250ec10;  1 drivers
v000001dbe24663f0_0 .net *"_ivl_84", 0 0, L_000001dbe250a4a0;  1 drivers
v000001dbe2466e90_0 .net *"_ivl_87", 0 0, L_000001dbe250ef30;  1 drivers
v000001dbe2466fd0_0 .net *"_ivl_89", 0 0, L_000001dbe250f7f0;  1 drivers
v000001dbe2466490_0 .net *"_ivl_9", 0 0, L_000001dbe24a0630;  1 drivers
v000001dbe2467930_0 .net *"_ivl_90", 0 0, L_000001dbe250a190;  1 drivers
v000001dbe24679d0_0 .net *"_ivl_93", 0 0, L_000001dbe250efd0;  1 drivers
v000001dbe2467b10_0 .net *"_ivl_95", 0 0, L_000001dbe250f070;  1 drivers
v000001dbe2466530_0 .net *"_ivl_96", 0 0, L_000001dbe250a270;  1 drivers
v000001dbe2468150_0 .net *"_ivl_99", 0 0, L_000001dbe25100b0;  1 drivers
v000001dbe24667b0_0 .net "a", 31 0, v000001dbe2474600_0;  alias, 1 drivers
v000001dbe24665d0_0 .net "b", 31 0, v000001dbe2475280_0;  alias, 1 drivers
v000001dbe2466670_0 .net "out", 0 0, L_000001dbe250a9e0;  alias, 1 drivers
v000001dbe2466f30_0 .net "temp", 31 0, L_000001dbe250ff70;  1 drivers
L_000001dbe24a04f0 .part v000001dbe2474600_0, 0, 1;
L_000001dbe24a1c10 .part v000001dbe2475280_0, 0, 1;
L_000001dbe24a0630 .part v000001dbe2474600_0, 1, 1;
L_000001dbe24a0e50 .part v000001dbe2475280_0, 1, 1;
L_000001dbe24a1fd0 .part v000001dbe2474600_0, 2, 1;
L_000001dbe249f9b0 .part v000001dbe2475280_0, 2, 1;
L_000001dbe24a06d0 .part v000001dbe2474600_0, 3, 1;
L_000001dbe249fc30 .part v000001dbe2475280_0, 3, 1;
L_000001dbe24a0770 .part v000001dbe2474600_0, 4, 1;
L_000001dbe249fd70 .part v000001dbe2475280_0, 4, 1;
L_000001dbe24a13f0 .part v000001dbe2474600_0, 5, 1;
L_000001dbe24a0c70 .part v000001dbe2475280_0, 5, 1;
L_000001dbe250f6b0 .part v000001dbe2474600_0, 6, 1;
L_000001dbe25101f0 .part v000001dbe2475280_0, 6, 1;
L_000001dbe250e210 .part v000001dbe2474600_0, 7, 1;
L_000001dbe250fc50 .part v000001dbe2475280_0, 7, 1;
L_000001dbe2510010 .part v000001dbe2474600_0, 8, 1;
L_000001dbe250ead0 .part v000001dbe2475280_0, 8, 1;
L_000001dbe250e030 .part v000001dbe2474600_0, 9, 1;
L_000001dbe250fcf0 .part v000001dbe2475280_0, 9, 1;
L_000001dbe250f110 .part v000001dbe2474600_0, 10, 1;
L_000001dbe250e2b0 .part v000001dbe2475280_0, 10, 1;
L_000001dbe250e8f0 .part v000001dbe2474600_0, 11, 1;
L_000001dbe250e710 .part v000001dbe2475280_0, 11, 1;
L_000001dbe250f4d0 .part v000001dbe2474600_0, 12, 1;
L_000001dbe250e7b0 .part v000001dbe2475280_0, 12, 1;
L_000001dbe250e850 .part v000001dbe2474600_0, 13, 1;
L_000001dbe250ec10 .part v000001dbe2475280_0, 13, 1;
L_000001dbe250ef30 .part v000001dbe2474600_0, 14, 1;
L_000001dbe250f7f0 .part v000001dbe2475280_0, 14, 1;
L_000001dbe250efd0 .part v000001dbe2474600_0, 15, 1;
L_000001dbe250f070 .part v000001dbe2475280_0, 15, 1;
L_000001dbe25100b0 .part v000001dbe2474600_0, 16, 1;
L_000001dbe250f750 .part v000001dbe2475280_0, 16, 1;
L_000001dbe250ed50 .part v000001dbe2474600_0, 17, 1;
L_000001dbe250f9d0 .part v000001dbe2475280_0, 17, 1;
L_000001dbe250f1b0 .part v000001dbe2474600_0, 18, 1;
L_000001dbe2510510 .part v000001dbe2475280_0, 18, 1;
L_000001dbe250fe30 .part v000001dbe2474600_0, 19, 1;
L_000001dbe250f250 .part v000001dbe2475280_0, 19, 1;
L_000001dbe250f570 .part v000001dbe2474600_0, 20, 1;
L_000001dbe250edf0 .part v000001dbe2475280_0, 20, 1;
L_000001dbe250fa70 .part v000001dbe2474600_0, 21, 1;
L_000001dbe250f890 .part v000001dbe2475280_0, 21, 1;
L_000001dbe25105b0 .part v000001dbe2474600_0, 22, 1;
L_000001dbe250e670 .part v000001dbe2475280_0, 22, 1;
L_000001dbe250fed0 .part v000001dbe2474600_0, 23, 1;
L_000001dbe250f2f0 .part v000001dbe2475280_0, 23, 1;
L_000001dbe2510290 .part v000001dbe2474600_0, 24, 1;
L_000001dbe2510330 .part v000001dbe2475280_0, 24, 1;
L_000001dbe250ea30 .part v000001dbe2474600_0, 25, 1;
L_000001dbe250fb10 .part v000001dbe2475280_0, 25, 1;
L_000001dbe250fbb0 .part v000001dbe2474600_0, 26, 1;
L_000001dbe25103d0 .part v000001dbe2475280_0, 26, 1;
L_000001dbe250e490 .part v000001dbe2474600_0, 27, 1;
L_000001dbe250fd90 .part v000001dbe2475280_0, 27, 1;
L_000001dbe250f930 .part v000001dbe2474600_0, 28, 1;
L_000001dbe250f390 .part v000001dbe2475280_0, 28, 1;
L_000001dbe250f610 .part v000001dbe2474600_0, 29, 1;
L_000001dbe2510470 .part v000001dbe2475280_0, 29, 1;
L_000001dbe2510650 .part v000001dbe2474600_0, 30, 1;
L_000001dbe250f430 .part v000001dbe2475280_0, 30, 1;
LS_000001dbe250ff70_0_0 .concat8 [ 1 1 1 1], L_000001dbe250a510, L_000001dbe250b070, L_000001dbe250ba80, L_000001dbe250ac10;
LS_000001dbe250ff70_0_4 .concat8 [ 1 1 1 1], L_000001dbe250aa50, L_000001dbe250aac0, L_000001dbe250b0e0, L_000001dbe250b4d0;
LS_000001dbe250ff70_0_8 .concat8 [ 1 1 1 1], L_000001dbe250ab30, L_000001dbe2509f60, L_000001dbe250a0b0, L_000001dbe250a120;
LS_000001dbe250ff70_0_12 .concat8 [ 1 1 1 1], L_000001dbe250a580, L_000001dbe250b3f0, L_000001dbe250a4a0, L_000001dbe250a190;
LS_000001dbe250ff70_0_16 .concat8 [ 1 1 1 1], L_000001dbe250a270, L_000001dbe250b690, L_000001dbe250a5f0, L_000001dbe250acf0;
LS_000001dbe250ff70_0_20 .concat8 [ 1 1 1 1], L_000001dbe250b380, L_000001dbe250b460, L_000001dbe250ad60, L_000001dbe250b540;
LS_000001dbe250ff70_0_24 .concat8 [ 1 1 1 1], L_000001dbe250b5b0, L_000001dbe250a7b0, L_000001dbe250a820, L_000001dbe250a3c0;
LS_000001dbe250ff70_0_28 .concat8 [ 1 1 1 1], L_000001dbe250a2e0, L_000001dbe250a350, L_000001dbe250b7e0, L_000001dbe250a890;
LS_000001dbe250ff70_1_0 .concat8 [ 4 4 4 4], LS_000001dbe250ff70_0_0, LS_000001dbe250ff70_0_4, LS_000001dbe250ff70_0_8, LS_000001dbe250ff70_0_12;
LS_000001dbe250ff70_1_4 .concat8 [ 4 4 4 4], LS_000001dbe250ff70_0_16, LS_000001dbe250ff70_0_20, LS_000001dbe250ff70_0_24, LS_000001dbe250ff70_0_28;
L_000001dbe250ff70 .concat8 [ 16 16 0 0], LS_000001dbe250ff70_1_0, LS_000001dbe250ff70_1_4;
L_000001dbe250df90 .part v000001dbe2474600_0, 31, 1;
L_000001dbe250e990 .part v000001dbe2475280_0, 31, 1;
L_000001dbe2510150 .part L_000001dbe250ff70, 0, 1;
L_000001dbe25106f0 .part L_000001dbe250ff70, 1, 1;
L_000001dbe250e0d0 .part L_000001dbe250ff70, 2, 1;
L_000001dbe250e170 .part L_000001dbe250ff70, 3, 1;
L_000001dbe250e350 .part L_000001dbe250ff70, 4, 1;
L_000001dbe250e3f0 .part L_000001dbe250ff70, 5, 1;
L_000001dbe250e530 .part L_000001dbe250ff70, 6, 1;
L_000001dbe250eb70 .part L_000001dbe250ff70, 7, 1;
L_000001dbe250ecb0 .part L_000001dbe250ff70, 8, 1;
L_000001dbe250ee90 .part L_000001dbe250ff70, 9, 1;
L_000001dbe250e5d0 .part L_000001dbe250ff70, 10, 1;
L_000001dbe2511190 .part L_000001dbe250ff70, 11, 1;
L_000001dbe2511730 .part L_000001dbe250ff70, 12, 1;
L_000001dbe2511ff0 .part L_000001dbe250ff70, 13, 1;
L_000001dbe2512e50 .part L_000001dbe250ff70, 14, 1;
L_000001dbe2511910 .part L_000001dbe250ff70, 15, 1;
L_000001dbe2511550 .part L_000001dbe250ff70, 16, 1;
L_000001dbe25117d0 .part L_000001dbe250ff70, 17, 1;
L_000001dbe2511870 .part L_000001dbe250ff70, 18, 1;
L_000001dbe2512db0 .part L_000001dbe250ff70, 19, 1;
L_000001dbe2512ef0 .part L_000001dbe250ff70, 20, 1;
L_000001dbe2512590 .part L_000001dbe250ff70, 21, 1;
L_000001dbe25128b0 .part L_000001dbe250ff70, 22, 1;
L_000001dbe2511eb0 .part L_000001dbe250ff70, 23, 1;
L_000001dbe2512810 .part L_000001dbe250ff70, 24, 1;
L_000001dbe2511230 .part L_000001dbe250ff70, 25, 1;
L_000001dbe25119b0 .part L_000001dbe250ff70, 26, 1;
L_000001dbe25115f0 .part L_000001dbe250ff70, 27, 1;
L_000001dbe25121d0 .part L_000001dbe250ff70, 28, 1;
L_000001dbe2511e10 .part L_000001dbe250ff70, 29, 1;
L_000001dbe2510790 .part L_000001dbe250ff70, 30, 1;
L_000001dbe2511a50 .part L_000001dbe250ff70, 31, 1;
S_000001dbe226d8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001dbe21b6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001dbe23e9f70 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001dbe250ba10 .functor NOT 1, L_000001dbe24a1ad0, C4<0>, C4<0>, C4<0>;
v000001dbe2467e30_0 .net "A", 31 0, v000001dbe2474600_0;  alias, 1 drivers
v000001dbe2467c50_0 .net "ALUOP", 3 0, v000001dbe2465c70_0;  alias, 1 drivers
v000001dbe2467ed0_0 .net "B", 31 0, v000001dbe2475280_0;  alias, 1 drivers
v000001dbe24681f0_0 .var "CF", 0 0;
v000001dbe2468290_0 .net "ZF", 0 0, L_000001dbe250ba10;  alias, 1 drivers
v000001dbe2465b30_0 .net *"_ivl_1", 0 0, L_000001dbe24a1ad0;  1 drivers
v000001dbe2465bd0_0 .var "res", 31 0;
E_000001dbe23ea8b0 .event anyedge, v000001dbe2467c50_0, v000001dbe24667b0_0, v000001dbe24665d0_0, v000001dbe24681f0_0;
L_000001dbe24a1ad0 .reduce/or v000001dbe2465bd0_0;
S_000001dbe226da30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001dbe21b6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001dbe246a2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe246a328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe246a360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe246a398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe246a3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe246a408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe246a440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe246a478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe246a4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe246a4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe246a520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe246a558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe246a590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe246a5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe246a600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe246a638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe246a670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe246a6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe246a6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe246a718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe246a750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe246a788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe246a7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe246a7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe246a830 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dbe2465c70_0 .var "ALU_OP", 3 0;
v000001dbe2465d10_0 .net "opcode", 11 0, v000001dbe24751e0_0;  alias, 1 drivers
E_000001dbe23ea370 .event anyedge, v000001dbe236e2a0_0;
S_000001dbe2270140 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001dbe2471d60_0 .net "EX1_forward_to_B", 31 0, v000001dbe2473840_0;  alias, 1 drivers
v000001dbe2473ca0_0 .net "EX_PFC", 31 0, v000001dbe2472580_0;  alias, 1 drivers
v000001dbe2473020_0 .net "EX_PFC_to_IF", 31 0, L_000001dbe24a0450;  alias, 1 drivers
v000001dbe24735c0_0 .net "alu_selA", 1 0, L_000001dbe24a2070;  alias, 1 drivers
v000001dbe2472080_0 .net "alu_selB", 1 0, L_000001dbe24a4eb0;  alias, 1 drivers
v000001dbe2473de0_0 .net "ex_haz", 31 0, v000001dbe2464f00_0;  alias, 1 drivers
v000001dbe24728a0_0 .net "id_haz", 31 0, L_000001dbe249faf0;  alias, 1 drivers
v000001dbe2472e40_0 .net "is_jr", 0 0, v000001dbe2471ea0_0;  alias, 1 drivers
v000001dbe2471cc0_0 .net "mem_haz", 31 0, L_000001dbe2527180;  alias, 1 drivers
v000001dbe24721c0_0 .net "oper1", 31 0, L_000001dbe24a6c70;  alias, 1 drivers
v000001dbe2472b20_0 .net "oper2", 31 0, L_000001dbe250a900;  alias, 1 drivers
v000001dbe2472da0_0 .net "pc", 31 0, v000001dbe2473e80_0;  alias, 1 drivers
v000001dbe2472260_0 .net "rs1", 31 0, v000001dbe24733e0_0;  alias, 1 drivers
v000001dbe2473700_0 .net "rs2_in", 31 0, v000001dbe2472940_0;  alias, 1 drivers
v000001dbe24737a0_0 .net "rs2_out", 31 0, L_000001dbe250b2a0;  alias, 1 drivers
v000001dbe24738e0_0 .net "store_rs2_forward", 1 0, L_000001dbe24a4f50;  alias, 1 drivers
L_000001dbe24a0450 .functor MUXZ 32, v000001dbe2472580_0, L_000001dbe24a6c70, v000001dbe2471ea0_0, C4<>;
S_000001dbe22702d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001dbe2270140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dbe23e9cb0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dbe24a5700 .functor NOT 1, L_000001dbe24a1cb0, C4<0>, C4<0>, C4<0>;
L_000001dbe24a5930 .functor NOT 1, L_000001dbe24a0090, C4<0>, C4<0>, C4<0>;
L_000001dbe24a6c00 .functor NOT 1, L_000001dbe249fe10, C4<0>, C4<0>, C4<0>;
L_000001dbe24a62d0 .functor NOT 1, L_000001dbe24a10d0, C4<0>, C4<0>, C4<0>;
L_000001dbe24a6420 .functor AND 32, L_000001dbe24a60a0, v000001dbe24733e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe24a6500 .functor AND 32, L_000001dbe24a61f0, L_000001dbe2527180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe24a6650 .functor OR 32, L_000001dbe24a6420, L_000001dbe24a6500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dbe24a5070 .functor AND 32, L_000001dbe24a5770, v000001dbe2464f00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe24a6ce0 .functor OR 32, L_000001dbe24a6650, L_000001dbe24a5070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dbe24a6dc0 .functor AND 32, L_000001dbe24a6490, L_000001dbe249faf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe24a6c70 .functor OR 32, L_000001dbe24a6ce0, L_000001dbe24a6dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dbe2468650_0 .net *"_ivl_1", 0 0, L_000001dbe24a1cb0;  1 drivers
v000001dbe24686f0_0 .net *"_ivl_13", 0 0, L_000001dbe249fe10;  1 drivers
v000001dbe2468790_0 .net *"_ivl_14", 0 0, L_000001dbe24a6c00;  1 drivers
v000001dbe2468830_0 .net *"_ivl_19", 0 0, L_000001dbe24a1e90;  1 drivers
v000001dbe24688d0_0 .net *"_ivl_2", 0 0, L_000001dbe24a5700;  1 drivers
v000001dbe246c1a0_0 .net *"_ivl_23", 0 0, L_000001dbe24a15d0;  1 drivers
v000001dbe246d780_0 .net *"_ivl_27", 0 0, L_000001dbe24a10d0;  1 drivers
v000001dbe246c6a0_0 .net *"_ivl_28", 0 0, L_000001dbe24a62d0;  1 drivers
v000001dbe246d000_0 .net *"_ivl_33", 0 0, L_000001dbe24a1170;  1 drivers
v000001dbe246c9c0_0 .net *"_ivl_37", 0 0, L_000001dbe24a0b30;  1 drivers
v000001dbe246ba20_0 .net *"_ivl_40", 31 0, L_000001dbe24a6420;  1 drivers
v000001dbe246cf60_0 .net *"_ivl_42", 31 0, L_000001dbe24a6500;  1 drivers
v000001dbe246bd40_0 .net *"_ivl_44", 31 0, L_000001dbe24a6650;  1 drivers
v000001dbe246bca0_0 .net *"_ivl_46", 31 0, L_000001dbe24a5070;  1 drivers
v000001dbe246d960_0 .net *"_ivl_48", 31 0, L_000001dbe24a6ce0;  1 drivers
v000001dbe246dc80_0 .net *"_ivl_50", 31 0, L_000001dbe24a6dc0;  1 drivers
v000001dbe246e040_0 .net *"_ivl_7", 0 0, L_000001dbe24a0090;  1 drivers
v000001dbe246daa0_0 .net *"_ivl_8", 0 0, L_000001dbe24a5930;  1 drivers
v000001dbe246d6e0_0 .net "ina", 31 0, v000001dbe24733e0_0;  alias, 1 drivers
v000001dbe246d820_0 .net "inb", 31 0, L_000001dbe2527180;  alias, 1 drivers
v000001dbe246da00_0 .net "inc", 31 0, v000001dbe2464f00_0;  alias, 1 drivers
v000001dbe246dd20_0 .net "ind", 31 0, L_000001dbe249faf0;  alias, 1 drivers
v000001dbe246db40_0 .net "out", 31 0, L_000001dbe24a6c70;  alias, 1 drivers
v000001dbe246c240_0 .net "s0", 31 0, L_000001dbe24a60a0;  1 drivers
v000001dbe246bb60_0 .net "s1", 31 0, L_000001dbe24a61f0;  1 drivers
v000001dbe246c100_0 .net "s2", 31 0, L_000001dbe24a5770;  1 drivers
v000001dbe246c7e0_0 .net "s3", 31 0, L_000001dbe24a6490;  1 drivers
v000001dbe246ca60_0 .net "sel", 1 0, L_000001dbe24a2070;  alias, 1 drivers
L_000001dbe24a1cb0 .part L_000001dbe24a2070, 1, 1;
LS_000001dbe24a0ef0_0_0 .concat [ 1 1 1 1], L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700;
LS_000001dbe24a0ef0_0_4 .concat [ 1 1 1 1], L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700;
LS_000001dbe24a0ef0_0_8 .concat [ 1 1 1 1], L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700;
LS_000001dbe24a0ef0_0_12 .concat [ 1 1 1 1], L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700;
LS_000001dbe24a0ef0_0_16 .concat [ 1 1 1 1], L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700;
LS_000001dbe24a0ef0_0_20 .concat [ 1 1 1 1], L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700;
LS_000001dbe24a0ef0_0_24 .concat [ 1 1 1 1], L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700;
LS_000001dbe24a0ef0_0_28 .concat [ 1 1 1 1], L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700, L_000001dbe24a5700;
LS_000001dbe24a0ef0_1_0 .concat [ 4 4 4 4], LS_000001dbe24a0ef0_0_0, LS_000001dbe24a0ef0_0_4, LS_000001dbe24a0ef0_0_8, LS_000001dbe24a0ef0_0_12;
LS_000001dbe24a0ef0_1_4 .concat [ 4 4 4 4], LS_000001dbe24a0ef0_0_16, LS_000001dbe24a0ef0_0_20, LS_000001dbe24a0ef0_0_24, LS_000001dbe24a0ef0_0_28;
L_000001dbe24a0ef0 .concat [ 16 16 0 0], LS_000001dbe24a0ef0_1_0, LS_000001dbe24a0ef0_1_4;
L_000001dbe24a0090 .part L_000001dbe24a2070, 0, 1;
LS_000001dbe24a1530_0_0 .concat [ 1 1 1 1], L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930;
LS_000001dbe24a1530_0_4 .concat [ 1 1 1 1], L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930;
LS_000001dbe24a1530_0_8 .concat [ 1 1 1 1], L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930;
LS_000001dbe24a1530_0_12 .concat [ 1 1 1 1], L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930;
LS_000001dbe24a1530_0_16 .concat [ 1 1 1 1], L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930;
LS_000001dbe24a1530_0_20 .concat [ 1 1 1 1], L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930;
LS_000001dbe24a1530_0_24 .concat [ 1 1 1 1], L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930;
LS_000001dbe24a1530_0_28 .concat [ 1 1 1 1], L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930, L_000001dbe24a5930;
LS_000001dbe24a1530_1_0 .concat [ 4 4 4 4], LS_000001dbe24a1530_0_0, LS_000001dbe24a1530_0_4, LS_000001dbe24a1530_0_8, LS_000001dbe24a1530_0_12;
LS_000001dbe24a1530_1_4 .concat [ 4 4 4 4], LS_000001dbe24a1530_0_16, LS_000001dbe24a1530_0_20, LS_000001dbe24a1530_0_24, LS_000001dbe24a1530_0_28;
L_000001dbe24a1530 .concat [ 16 16 0 0], LS_000001dbe24a1530_1_0, LS_000001dbe24a1530_1_4;
L_000001dbe249fe10 .part L_000001dbe24a2070, 1, 1;
LS_000001dbe24a0f90_0_0 .concat [ 1 1 1 1], L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00;
LS_000001dbe24a0f90_0_4 .concat [ 1 1 1 1], L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00;
LS_000001dbe24a0f90_0_8 .concat [ 1 1 1 1], L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00;
LS_000001dbe24a0f90_0_12 .concat [ 1 1 1 1], L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00;
LS_000001dbe24a0f90_0_16 .concat [ 1 1 1 1], L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00;
LS_000001dbe24a0f90_0_20 .concat [ 1 1 1 1], L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00;
LS_000001dbe24a0f90_0_24 .concat [ 1 1 1 1], L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00;
LS_000001dbe24a0f90_0_28 .concat [ 1 1 1 1], L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00, L_000001dbe24a6c00;
LS_000001dbe24a0f90_1_0 .concat [ 4 4 4 4], LS_000001dbe24a0f90_0_0, LS_000001dbe24a0f90_0_4, LS_000001dbe24a0f90_0_8, LS_000001dbe24a0f90_0_12;
LS_000001dbe24a0f90_1_4 .concat [ 4 4 4 4], LS_000001dbe24a0f90_0_16, LS_000001dbe24a0f90_0_20, LS_000001dbe24a0f90_0_24, LS_000001dbe24a0f90_0_28;
L_000001dbe24a0f90 .concat [ 16 16 0 0], LS_000001dbe24a0f90_1_0, LS_000001dbe24a0f90_1_4;
L_000001dbe24a1e90 .part L_000001dbe24a2070, 0, 1;
LS_000001dbe24a1990_0_0 .concat [ 1 1 1 1], L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90;
LS_000001dbe24a1990_0_4 .concat [ 1 1 1 1], L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90;
LS_000001dbe24a1990_0_8 .concat [ 1 1 1 1], L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90;
LS_000001dbe24a1990_0_12 .concat [ 1 1 1 1], L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90;
LS_000001dbe24a1990_0_16 .concat [ 1 1 1 1], L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90;
LS_000001dbe24a1990_0_20 .concat [ 1 1 1 1], L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90;
LS_000001dbe24a1990_0_24 .concat [ 1 1 1 1], L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90;
LS_000001dbe24a1990_0_28 .concat [ 1 1 1 1], L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90, L_000001dbe24a1e90;
LS_000001dbe24a1990_1_0 .concat [ 4 4 4 4], LS_000001dbe24a1990_0_0, LS_000001dbe24a1990_0_4, LS_000001dbe24a1990_0_8, LS_000001dbe24a1990_0_12;
LS_000001dbe24a1990_1_4 .concat [ 4 4 4 4], LS_000001dbe24a1990_0_16, LS_000001dbe24a1990_0_20, LS_000001dbe24a1990_0_24, LS_000001dbe24a1990_0_28;
L_000001dbe24a1990 .concat [ 16 16 0 0], LS_000001dbe24a1990_1_0, LS_000001dbe24a1990_1_4;
L_000001dbe24a15d0 .part L_000001dbe24a2070, 1, 1;
LS_000001dbe24a08b0_0_0 .concat [ 1 1 1 1], L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0;
LS_000001dbe24a08b0_0_4 .concat [ 1 1 1 1], L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0;
LS_000001dbe24a08b0_0_8 .concat [ 1 1 1 1], L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0;
LS_000001dbe24a08b0_0_12 .concat [ 1 1 1 1], L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0;
LS_000001dbe24a08b0_0_16 .concat [ 1 1 1 1], L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0;
LS_000001dbe24a08b0_0_20 .concat [ 1 1 1 1], L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0;
LS_000001dbe24a08b0_0_24 .concat [ 1 1 1 1], L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0;
LS_000001dbe24a08b0_0_28 .concat [ 1 1 1 1], L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0, L_000001dbe24a15d0;
LS_000001dbe24a08b0_1_0 .concat [ 4 4 4 4], LS_000001dbe24a08b0_0_0, LS_000001dbe24a08b0_0_4, LS_000001dbe24a08b0_0_8, LS_000001dbe24a08b0_0_12;
LS_000001dbe24a08b0_1_4 .concat [ 4 4 4 4], LS_000001dbe24a08b0_0_16, LS_000001dbe24a08b0_0_20, LS_000001dbe24a08b0_0_24, LS_000001dbe24a08b0_0_28;
L_000001dbe24a08b0 .concat [ 16 16 0 0], LS_000001dbe24a08b0_1_0, LS_000001dbe24a08b0_1_4;
L_000001dbe24a10d0 .part L_000001dbe24a2070, 0, 1;
LS_000001dbe24a0950_0_0 .concat [ 1 1 1 1], L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0;
LS_000001dbe24a0950_0_4 .concat [ 1 1 1 1], L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0;
LS_000001dbe24a0950_0_8 .concat [ 1 1 1 1], L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0;
LS_000001dbe24a0950_0_12 .concat [ 1 1 1 1], L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0;
LS_000001dbe24a0950_0_16 .concat [ 1 1 1 1], L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0;
LS_000001dbe24a0950_0_20 .concat [ 1 1 1 1], L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0;
LS_000001dbe24a0950_0_24 .concat [ 1 1 1 1], L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0;
LS_000001dbe24a0950_0_28 .concat [ 1 1 1 1], L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0, L_000001dbe24a62d0;
LS_000001dbe24a0950_1_0 .concat [ 4 4 4 4], LS_000001dbe24a0950_0_0, LS_000001dbe24a0950_0_4, LS_000001dbe24a0950_0_8, LS_000001dbe24a0950_0_12;
LS_000001dbe24a0950_1_4 .concat [ 4 4 4 4], LS_000001dbe24a0950_0_16, LS_000001dbe24a0950_0_20, LS_000001dbe24a0950_0_24, LS_000001dbe24a0950_0_28;
L_000001dbe24a0950 .concat [ 16 16 0 0], LS_000001dbe24a0950_1_0, LS_000001dbe24a0950_1_4;
L_000001dbe24a1170 .part L_000001dbe24a2070, 1, 1;
LS_000001dbe24a1d50_0_0 .concat [ 1 1 1 1], L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170;
LS_000001dbe24a1d50_0_4 .concat [ 1 1 1 1], L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170;
LS_000001dbe24a1d50_0_8 .concat [ 1 1 1 1], L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170;
LS_000001dbe24a1d50_0_12 .concat [ 1 1 1 1], L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170;
LS_000001dbe24a1d50_0_16 .concat [ 1 1 1 1], L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170;
LS_000001dbe24a1d50_0_20 .concat [ 1 1 1 1], L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170;
LS_000001dbe24a1d50_0_24 .concat [ 1 1 1 1], L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170;
LS_000001dbe24a1d50_0_28 .concat [ 1 1 1 1], L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170, L_000001dbe24a1170;
LS_000001dbe24a1d50_1_0 .concat [ 4 4 4 4], LS_000001dbe24a1d50_0_0, LS_000001dbe24a1d50_0_4, LS_000001dbe24a1d50_0_8, LS_000001dbe24a1d50_0_12;
LS_000001dbe24a1d50_1_4 .concat [ 4 4 4 4], LS_000001dbe24a1d50_0_16, LS_000001dbe24a1d50_0_20, LS_000001dbe24a1d50_0_24, LS_000001dbe24a1d50_0_28;
L_000001dbe24a1d50 .concat [ 16 16 0 0], LS_000001dbe24a1d50_1_0, LS_000001dbe24a1d50_1_4;
L_000001dbe24a0b30 .part L_000001dbe24a2070, 0, 1;
LS_000001dbe24a0130_0_0 .concat [ 1 1 1 1], L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30;
LS_000001dbe24a0130_0_4 .concat [ 1 1 1 1], L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30;
LS_000001dbe24a0130_0_8 .concat [ 1 1 1 1], L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30;
LS_000001dbe24a0130_0_12 .concat [ 1 1 1 1], L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30;
LS_000001dbe24a0130_0_16 .concat [ 1 1 1 1], L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30;
LS_000001dbe24a0130_0_20 .concat [ 1 1 1 1], L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30;
LS_000001dbe24a0130_0_24 .concat [ 1 1 1 1], L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30;
LS_000001dbe24a0130_0_28 .concat [ 1 1 1 1], L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30, L_000001dbe24a0b30;
LS_000001dbe24a0130_1_0 .concat [ 4 4 4 4], LS_000001dbe24a0130_0_0, LS_000001dbe24a0130_0_4, LS_000001dbe24a0130_0_8, LS_000001dbe24a0130_0_12;
LS_000001dbe24a0130_1_4 .concat [ 4 4 4 4], LS_000001dbe24a0130_0_16, LS_000001dbe24a0130_0_20, LS_000001dbe24a0130_0_24, LS_000001dbe24a0130_0_28;
L_000001dbe24a0130 .concat [ 16 16 0 0], LS_000001dbe24a0130_1_0, LS_000001dbe24a0130_1_4;
S_000001dbe2228200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dbe22702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe24a60a0 .functor AND 32, L_000001dbe24a0ef0, L_000001dbe24a1530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe2469050_0 .net "in1", 31 0, L_000001dbe24a0ef0;  1 drivers
v000001dbe2468330_0 .net "in2", 31 0, L_000001dbe24a1530;  1 drivers
v000001dbe2468b50_0 .net "out", 31 0, L_000001dbe24a60a0;  alias, 1 drivers
S_000001dbe2228390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dbe22702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe24a61f0 .functor AND 32, L_000001dbe24a0f90, L_000001dbe24a1990, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe24690f0_0 .net "in1", 31 0, L_000001dbe24a0f90;  1 drivers
v000001dbe2468470_0 .net "in2", 31 0, L_000001dbe24a1990;  1 drivers
v000001dbe24699b0_0 .net "out", 31 0, L_000001dbe24a61f0;  alias, 1 drivers
S_000001dbe2260940 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dbe22702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe24a5770 .functor AND 32, L_000001dbe24a08b0, L_000001dbe24a0950, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe2469190_0 .net "in1", 31 0, L_000001dbe24a08b0;  1 drivers
v000001dbe2469230_0 .net "in2", 31 0, L_000001dbe24a0950;  1 drivers
v000001dbe2469730_0 .net "out", 31 0, L_000001dbe24a5770;  alias, 1 drivers
S_000001dbe246aa50 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dbe22702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe24a6490 .functor AND 32, L_000001dbe24a1d50, L_000001dbe24a0130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe2469550_0 .net "in1", 31 0, L_000001dbe24a1d50;  1 drivers
v000001dbe24697d0_0 .net "in2", 31 0, L_000001dbe24a0130;  1 drivers
v000001dbe24685b0_0 .net "out", 31 0, L_000001dbe24a6490;  alias, 1 drivers
S_000001dbe246b6d0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001dbe2270140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dbe23ea4b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dbe24a6f80 .functor NOT 1, L_000001dbe249f910, C4<0>, C4<0>, C4<0>;
L_000001dbe24a6e30 .functor NOT 1, L_000001dbe24a1490, C4<0>, C4<0>, C4<0>;
L_000001dbe24a6f10 .functor NOT 1, L_000001dbe249f870, C4<0>, C4<0>, C4<0>;
L_000001dbe250b150 .functor NOT 1, L_000001dbe24a1030, C4<0>, C4<0>, C4<0>;
L_000001dbe250b620 .functor AND 32, L_000001dbe24a6d50, v000001dbe2473840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe250aba0 .functor AND 32, L_000001dbe24a6ea0, L_000001dbe2527180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe250b1c0 .functor OR 32, L_000001dbe250b620, L_000001dbe250aba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dbe250b230 .functor AND 32, L_000001dbe23e1fb0, v000001dbe2464f00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe250b9a0 .functor OR 32, L_000001dbe250b1c0, L_000001dbe250b230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dbe250a970 .functor AND 32, L_000001dbe250a430, L_000001dbe249faf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe250a900 .functor OR 32, L_000001dbe250b9a0, L_000001dbe250a970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dbe246cec0_0 .net *"_ivl_1", 0 0, L_000001dbe249f910;  1 drivers
v000001dbe246df00_0 .net *"_ivl_13", 0 0, L_000001dbe249f870;  1 drivers
v000001dbe246d0a0_0 .net *"_ivl_14", 0 0, L_000001dbe24a6f10;  1 drivers
v000001dbe246d140_0 .net *"_ivl_19", 0 0, L_000001dbe24a1670;  1 drivers
v000001dbe246cb00_0 .net *"_ivl_2", 0 0, L_000001dbe24a6f80;  1 drivers
v000001dbe246c560_0 .net *"_ivl_23", 0 0, L_000001dbe249feb0;  1 drivers
v000001dbe246c600_0 .net *"_ivl_27", 0 0, L_000001dbe24a1030;  1 drivers
v000001dbe246be80_0 .net *"_ivl_28", 0 0, L_000001dbe250b150;  1 drivers
v000001dbe246dfa0_0 .net *"_ivl_33", 0 0, L_000001dbe24a1210;  1 drivers
v000001dbe246bc00_0 .net *"_ivl_37", 0 0, L_000001dbe24a0270;  1 drivers
v000001dbe246bfc0_0 .net *"_ivl_40", 31 0, L_000001dbe250b620;  1 drivers
v000001dbe246b8e0_0 .net *"_ivl_42", 31 0, L_000001dbe250aba0;  1 drivers
v000001dbe246d1e0_0 .net *"_ivl_44", 31 0, L_000001dbe250b1c0;  1 drivers
v000001dbe246d8c0_0 .net *"_ivl_46", 31 0, L_000001dbe250b230;  1 drivers
v000001dbe246b980_0 .net *"_ivl_48", 31 0, L_000001dbe250b9a0;  1 drivers
v000001dbe246bf20_0 .net *"_ivl_50", 31 0, L_000001dbe250a970;  1 drivers
v000001dbe246c060_0 .net *"_ivl_7", 0 0, L_000001dbe24a1490;  1 drivers
v000001dbe246d280_0 .net *"_ivl_8", 0 0, L_000001dbe24a6e30;  1 drivers
v000001dbe246c740_0 .net "ina", 31 0, v000001dbe2473840_0;  alias, 1 drivers
v000001dbe246c880_0 .net "inb", 31 0, L_000001dbe2527180;  alias, 1 drivers
v000001dbe246cba0_0 .net "inc", 31 0, v000001dbe2464f00_0;  alias, 1 drivers
v000001dbe246cce0_0 .net "ind", 31 0, L_000001dbe249faf0;  alias, 1 drivers
v000001dbe246cc40_0 .net "out", 31 0, L_000001dbe250a900;  alias, 1 drivers
v000001dbe246cd80_0 .net "s0", 31 0, L_000001dbe24a6d50;  1 drivers
v000001dbe246ce20_0 .net "s1", 31 0, L_000001dbe24a6ea0;  1 drivers
v000001dbe246d320_0 .net "s2", 31 0, L_000001dbe23e1fb0;  1 drivers
v000001dbe246d460_0 .net "s3", 31 0, L_000001dbe250a430;  1 drivers
v000001dbe246d500_0 .net "sel", 1 0, L_000001dbe24a4eb0;  alias, 1 drivers
L_000001dbe249f910 .part L_000001dbe24a4eb0, 1, 1;
LS_000001dbe249ff50_0_0 .concat [ 1 1 1 1], L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80;
LS_000001dbe249ff50_0_4 .concat [ 1 1 1 1], L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80;
LS_000001dbe249ff50_0_8 .concat [ 1 1 1 1], L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80;
LS_000001dbe249ff50_0_12 .concat [ 1 1 1 1], L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80;
LS_000001dbe249ff50_0_16 .concat [ 1 1 1 1], L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80;
LS_000001dbe249ff50_0_20 .concat [ 1 1 1 1], L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80;
LS_000001dbe249ff50_0_24 .concat [ 1 1 1 1], L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80;
LS_000001dbe249ff50_0_28 .concat [ 1 1 1 1], L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80, L_000001dbe24a6f80;
LS_000001dbe249ff50_1_0 .concat [ 4 4 4 4], LS_000001dbe249ff50_0_0, LS_000001dbe249ff50_0_4, LS_000001dbe249ff50_0_8, LS_000001dbe249ff50_0_12;
LS_000001dbe249ff50_1_4 .concat [ 4 4 4 4], LS_000001dbe249ff50_0_16, LS_000001dbe249ff50_0_20, LS_000001dbe249ff50_0_24, LS_000001dbe249ff50_0_28;
L_000001dbe249ff50 .concat [ 16 16 0 0], LS_000001dbe249ff50_1_0, LS_000001dbe249ff50_1_4;
L_000001dbe24a1490 .part L_000001dbe24a4eb0, 0, 1;
LS_000001dbe24a0db0_0_0 .concat [ 1 1 1 1], L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30;
LS_000001dbe24a0db0_0_4 .concat [ 1 1 1 1], L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30;
LS_000001dbe24a0db0_0_8 .concat [ 1 1 1 1], L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30;
LS_000001dbe24a0db0_0_12 .concat [ 1 1 1 1], L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30;
LS_000001dbe24a0db0_0_16 .concat [ 1 1 1 1], L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30;
LS_000001dbe24a0db0_0_20 .concat [ 1 1 1 1], L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30;
LS_000001dbe24a0db0_0_24 .concat [ 1 1 1 1], L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30;
LS_000001dbe24a0db0_0_28 .concat [ 1 1 1 1], L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30, L_000001dbe24a6e30;
LS_000001dbe24a0db0_1_0 .concat [ 4 4 4 4], LS_000001dbe24a0db0_0_0, LS_000001dbe24a0db0_0_4, LS_000001dbe24a0db0_0_8, LS_000001dbe24a0db0_0_12;
LS_000001dbe24a0db0_1_4 .concat [ 4 4 4 4], LS_000001dbe24a0db0_0_16, LS_000001dbe24a0db0_0_20, LS_000001dbe24a0db0_0_24, LS_000001dbe24a0db0_0_28;
L_000001dbe24a0db0 .concat [ 16 16 0 0], LS_000001dbe24a0db0_1_0, LS_000001dbe24a0db0_1_4;
L_000001dbe249f870 .part L_000001dbe24a4eb0, 1, 1;
LS_000001dbe24a1850_0_0 .concat [ 1 1 1 1], L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10;
LS_000001dbe24a1850_0_4 .concat [ 1 1 1 1], L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10;
LS_000001dbe24a1850_0_8 .concat [ 1 1 1 1], L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10;
LS_000001dbe24a1850_0_12 .concat [ 1 1 1 1], L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10;
LS_000001dbe24a1850_0_16 .concat [ 1 1 1 1], L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10;
LS_000001dbe24a1850_0_20 .concat [ 1 1 1 1], L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10;
LS_000001dbe24a1850_0_24 .concat [ 1 1 1 1], L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10;
LS_000001dbe24a1850_0_28 .concat [ 1 1 1 1], L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10, L_000001dbe24a6f10;
LS_000001dbe24a1850_1_0 .concat [ 4 4 4 4], LS_000001dbe24a1850_0_0, LS_000001dbe24a1850_0_4, LS_000001dbe24a1850_0_8, LS_000001dbe24a1850_0_12;
LS_000001dbe24a1850_1_4 .concat [ 4 4 4 4], LS_000001dbe24a1850_0_16, LS_000001dbe24a1850_0_20, LS_000001dbe24a1850_0_24, LS_000001dbe24a1850_0_28;
L_000001dbe24a1850 .concat [ 16 16 0 0], LS_000001dbe24a1850_1_0, LS_000001dbe24a1850_1_4;
L_000001dbe24a1670 .part L_000001dbe24a4eb0, 0, 1;
LS_000001dbe24a1df0_0_0 .concat [ 1 1 1 1], L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670;
LS_000001dbe24a1df0_0_4 .concat [ 1 1 1 1], L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670;
LS_000001dbe24a1df0_0_8 .concat [ 1 1 1 1], L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670;
LS_000001dbe24a1df0_0_12 .concat [ 1 1 1 1], L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670;
LS_000001dbe24a1df0_0_16 .concat [ 1 1 1 1], L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670;
LS_000001dbe24a1df0_0_20 .concat [ 1 1 1 1], L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670;
LS_000001dbe24a1df0_0_24 .concat [ 1 1 1 1], L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670;
LS_000001dbe24a1df0_0_28 .concat [ 1 1 1 1], L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670, L_000001dbe24a1670;
LS_000001dbe24a1df0_1_0 .concat [ 4 4 4 4], LS_000001dbe24a1df0_0_0, LS_000001dbe24a1df0_0_4, LS_000001dbe24a1df0_0_8, LS_000001dbe24a1df0_0_12;
LS_000001dbe24a1df0_1_4 .concat [ 4 4 4 4], LS_000001dbe24a1df0_0_16, LS_000001dbe24a1df0_0_20, LS_000001dbe24a1df0_0_24, LS_000001dbe24a1df0_0_28;
L_000001dbe24a1df0 .concat [ 16 16 0 0], LS_000001dbe24a1df0_1_0, LS_000001dbe24a1df0_1_4;
L_000001dbe249feb0 .part L_000001dbe24a4eb0, 1, 1;
LS_000001dbe24a18f0_0_0 .concat [ 1 1 1 1], L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0;
LS_000001dbe24a18f0_0_4 .concat [ 1 1 1 1], L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0;
LS_000001dbe24a18f0_0_8 .concat [ 1 1 1 1], L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0;
LS_000001dbe24a18f0_0_12 .concat [ 1 1 1 1], L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0;
LS_000001dbe24a18f0_0_16 .concat [ 1 1 1 1], L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0;
LS_000001dbe24a18f0_0_20 .concat [ 1 1 1 1], L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0;
LS_000001dbe24a18f0_0_24 .concat [ 1 1 1 1], L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0;
LS_000001dbe24a18f0_0_28 .concat [ 1 1 1 1], L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0, L_000001dbe249feb0;
LS_000001dbe24a18f0_1_0 .concat [ 4 4 4 4], LS_000001dbe24a18f0_0_0, LS_000001dbe24a18f0_0_4, LS_000001dbe24a18f0_0_8, LS_000001dbe24a18f0_0_12;
LS_000001dbe24a18f0_1_4 .concat [ 4 4 4 4], LS_000001dbe24a18f0_0_16, LS_000001dbe24a18f0_0_20, LS_000001dbe24a18f0_0_24, LS_000001dbe24a18f0_0_28;
L_000001dbe24a18f0 .concat [ 16 16 0 0], LS_000001dbe24a18f0_1_0, LS_000001dbe24a18f0_1_4;
L_000001dbe24a1030 .part L_000001dbe24a4eb0, 0, 1;
LS_000001dbe24a1710_0_0 .concat [ 1 1 1 1], L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150;
LS_000001dbe24a1710_0_4 .concat [ 1 1 1 1], L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150;
LS_000001dbe24a1710_0_8 .concat [ 1 1 1 1], L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150;
LS_000001dbe24a1710_0_12 .concat [ 1 1 1 1], L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150;
LS_000001dbe24a1710_0_16 .concat [ 1 1 1 1], L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150;
LS_000001dbe24a1710_0_20 .concat [ 1 1 1 1], L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150;
LS_000001dbe24a1710_0_24 .concat [ 1 1 1 1], L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150;
LS_000001dbe24a1710_0_28 .concat [ 1 1 1 1], L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150, L_000001dbe250b150;
LS_000001dbe24a1710_1_0 .concat [ 4 4 4 4], LS_000001dbe24a1710_0_0, LS_000001dbe24a1710_0_4, LS_000001dbe24a1710_0_8, LS_000001dbe24a1710_0_12;
LS_000001dbe24a1710_1_4 .concat [ 4 4 4 4], LS_000001dbe24a1710_0_16, LS_000001dbe24a1710_0_20, LS_000001dbe24a1710_0_24, LS_000001dbe24a1710_0_28;
L_000001dbe24a1710 .concat [ 16 16 0 0], LS_000001dbe24a1710_1_0, LS_000001dbe24a1710_1_4;
L_000001dbe24a1210 .part L_000001dbe24a4eb0, 1, 1;
LS_000001dbe24a01d0_0_0 .concat [ 1 1 1 1], L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210;
LS_000001dbe24a01d0_0_4 .concat [ 1 1 1 1], L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210;
LS_000001dbe24a01d0_0_8 .concat [ 1 1 1 1], L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210;
LS_000001dbe24a01d0_0_12 .concat [ 1 1 1 1], L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210;
LS_000001dbe24a01d0_0_16 .concat [ 1 1 1 1], L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210;
LS_000001dbe24a01d0_0_20 .concat [ 1 1 1 1], L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210;
LS_000001dbe24a01d0_0_24 .concat [ 1 1 1 1], L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210;
LS_000001dbe24a01d0_0_28 .concat [ 1 1 1 1], L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210, L_000001dbe24a1210;
LS_000001dbe24a01d0_1_0 .concat [ 4 4 4 4], LS_000001dbe24a01d0_0_0, LS_000001dbe24a01d0_0_4, LS_000001dbe24a01d0_0_8, LS_000001dbe24a01d0_0_12;
LS_000001dbe24a01d0_1_4 .concat [ 4 4 4 4], LS_000001dbe24a01d0_0_16, LS_000001dbe24a01d0_0_20, LS_000001dbe24a01d0_0_24, LS_000001dbe24a01d0_0_28;
L_000001dbe24a01d0 .concat [ 16 16 0 0], LS_000001dbe24a01d0_1_0, LS_000001dbe24a01d0_1_4;
L_000001dbe24a0270 .part L_000001dbe24a4eb0, 0, 1;
LS_000001dbe24a1f30_0_0 .concat [ 1 1 1 1], L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270;
LS_000001dbe24a1f30_0_4 .concat [ 1 1 1 1], L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270;
LS_000001dbe24a1f30_0_8 .concat [ 1 1 1 1], L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270;
LS_000001dbe24a1f30_0_12 .concat [ 1 1 1 1], L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270;
LS_000001dbe24a1f30_0_16 .concat [ 1 1 1 1], L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270;
LS_000001dbe24a1f30_0_20 .concat [ 1 1 1 1], L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270;
LS_000001dbe24a1f30_0_24 .concat [ 1 1 1 1], L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270;
LS_000001dbe24a1f30_0_28 .concat [ 1 1 1 1], L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270, L_000001dbe24a0270;
LS_000001dbe24a1f30_1_0 .concat [ 4 4 4 4], LS_000001dbe24a1f30_0_0, LS_000001dbe24a1f30_0_4, LS_000001dbe24a1f30_0_8, LS_000001dbe24a1f30_0_12;
LS_000001dbe24a1f30_1_4 .concat [ 4 4 4 4], LS_000001dbe24a1f30_0_16, LS_000001dbe24a1f30_0_20, LS_000001dbe24a1f30_0_24, LS_000001dbe24a1f30_0_28;
L_000001dbe24a1f30 .concat [ 16 16 0 0], LS_000001dbe24a1f30_1_0, LS_000001dbe24a1f30_1_4;
S_000001dbe246abe0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dbe246b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe24a6d50 .functor AND 32, L_000001dbe249ff50, L_000001dbe24a0db0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe246bde0_0 .net "in1", 31 0, L_000001dbe249ff50;  1 drivers
v000001dbe246bac0_0 .net "in2", 31 0, L_000001dbe24a0db0;  1 drivers
v000001dbe246dbe0_0 .net "out", 31 0, L_000001dbe24a6d50;  alias, 1 drivers
S_000001dbe246af00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dbe246b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe24a6ea0 .functor AND 32, L_000001dbe24a1850, L_000001dbe24a1df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe246c380_0 .net "in1", 31 0, L_000001dbe24a1850;  1 drivers
v000001dbe246c420_0 .net "in2", 31 0, L_000001dbe24a1df0;  1 drivers
v000001dbe246c920_0 .net "out", 31 0, L_000001dbe24a6ea0;  alias, 1 drivers
S_000001dbe246b090 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dbe246b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe23e1fb0 .functor AND 32, L_000001dbe24a18f0, L_000001dbe24a1710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe246ddc0_0 .net "in1", 31 0, L_000001dbe24a18f0;  1 drivers
v000001dbe246d640_0 .net "in2", 31 0, L_000001dbe24a1710;  1 drivers
v000001dbe246c2e0_0 .net "out", 31 0, L_000001dbe23e1fb0;  alias, 1 drivers
S_000001dbe246a8c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dbe246b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe250a430 .functor AND 32, L_000001dbe24a01d0, L_000001dbe24a1f30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe246c4c0_0 .net "in1", 31 0, L_000001dbe24a01d0;  1 drivers
v000001dbe246d3c0_0 .net "in2", 31 0, L_000001dbe24a1f30;  1 drivers
v000001dbe246de60_0 .net "out", 31 0, L_000001dbe250a430;  alias, 1 drivers
S_000001dbe246ad70 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001dbe2270140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dbe23e99b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dbe250b850 .functor NOT 1, L_000001dbe24a0bd0, C4<0>, C4<0>, C4<0>;
L_000001dbe250b700 .functor NOT 1, L_000001dbe24a1350, C4<0>, C4<0>, C4<0>;
L_000001dbe250b770 .functor NOT 1, L_000001dbe24a09f0, C4<0>, C4<0>, C4<0>;
L_000001dbe250a040 .functor NOT 1, L_000001dbe249fa50, C4<0>, C4<0>, C4<0>;
L_000001dbe250a6d0 .functor AND 32, L_000001dbe250af90, v000001dbe2472940_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe250b310 .functor AND 32, L_000001dbe250a200, L_000001dbe2527180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe250a740 .functor OR 32, L_000001dbe250a6d0, L_000001dbe250b310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dbe250ac80 .functor AND 32, L_000001dbe250b8c0, v000001dbe2464f00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe2509fd0 .functor OR 32, L_000001dbe250a740, L_000001dbe250ac80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dbe250b930 .functor AND 32, L_000001dbe250a660, L_000001dbe249faf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe250b2a0 .functor OR 32, L_000001dbe2509fd0, L_000001dbe250b930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dbe246f620_0 .net *"_ivl_1", 0 0, L_000001dbe24a0bd0;  1 drivers
v000001dbe246f440_0 .net *"_ivl_13", 0 0, L_000001dbe24a09f0;  1 drivers
v000001dbe246eb80_0 .net *"_ivl_14", 0 0, L_000001dbe250b770;  1 drivers
v000001dbe246e0e0_0 .net *"_ivl_19", 0 0, L_000001dbe24a0590;  1 drivers
v000001dbe246e7c0_0 .net *"_ivl_2", 0 0, L_000001dbe250b850;  1 drivers
v000001dbe246e680_0 .net *"_ivl_23", 0 0, L_000001dbe249fb90;  1 drivers
v000001dbe246e220_0 .net *"_ivl_27", 0 0, L_000001dbe249fa50;  1 drivers
v000001dbe246f080_0 .net *"_ivl_28", 0 0, L_000001dbe250a040;  1 drivers
v000001dbe246e720_0 .net *"_ivl_33", 0 0, L_000001dbe24a03b0;  1 drivers
v000001dbe246efe0_0 .net *"_ivl_37", 0 0, L_000001dbe24a0810;  1 drivers
v000001dbe246e860_0 .net *"_ivl_40", 31 0, L_000001dbe250a6d0;  1 drivers
v000001dbe246ec20_0 .net *"_ivl_42", 31 0, L_000001dbe250b310;  1 drivers
v000001dbe246ecc0_0 .net *"_ivl_44", 31 0, L_000001dbe250a740;  1 drivers
v000001dbe246e900_0 .net *"_ivl_46", 31 0, L_000001dbe250ac80;  1 drivers
v000001dbe246e2c0_0 .net *"_ivl_48", 31 0, L_000001dbe2509fd0;  1 drivers
v000001dbe246e9a0_0 .net *"_ivl_50", 31 0, L_000001dbe250b930;  1 drivers
v000001dbe246eea0_0 .net *"_ivl_7", 0 0, L_000001dbe24a1350;  1 drivers
v000001dbe246ef40_0 .net *"_ivl_8", 0 0, L_000001dbe250b700;  1 drivers
v000001dbe246e400_0 .net "ina", 31 0, v000001dbe2472940_0;  alias, 1 drivers
v000001dbe246f120_0 .net "inb", 31 0, L_000001dbe2527180;  alias, 1 drivers
v000001dbe246f260_0 .net "inc", 31 0, v000001dbe2464f00_0;  alias, 1 drivers
v000001dbe246f1c0_0 .net "ind", 31 0, L_000001dbe249faf0;  alias, 1 drivers
v000001dbe246f300_0 .net "out", 31 0, L_000001dbe250b2a0;  alias, 1 drivers
v000001dbe246f3a0_0 .net "s0", 31 0, L_000001dbe250af90;  1 drivers
v000001dbe246f4e0_0 .net "s1", 31 0, L_000001dbe250a200;  1 drivers
v000001dbe246e4a0_0 .net "s2", 31 0, L_000001dbe250b8c0;  1 drivers
v000001dbe2471e00_0 .net "s3", 31 0, L_000001dbe250a660;  1 drivers
v000001dbe2473160_0 .net "sel", 1 0, L_000001dbe24a4f50;  alias, 1 drivers
L_000001dbe24a0bd0 .part L_000001dbe24a4f50, 1, 1;
LS_000001dbe24a12b0_0_0 .concat [ 1 1 1 1], L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850;
LS_000001dbe24a12b0_0_4 .concat [ 1 1 1 1], L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850;
LS_000001dbe24a12b0_0_8 .concat [ 1 1 1 1], L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850;
LS_000001dbe24a12b0_0_12 .concat [ 1 1 1 1], L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850;
LS_000001dbe24a12b0_0_16 .concat [ 1 1 1 1], L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850;
LS_000001dbe24a12b0_0_20 .concat [ 1 1 1 1], L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850;
LS_000001dbe24a12b0_0_24 .concat [ 1 1 1 1], L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850;
LS_000001dbe24a12b0_0_28 .concat [ 1 1 1 1], L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850, L_000001dbe250b850;
LS_000001dbe24a12b0_1_0 .concat [ 4 4 4 4], LS_000001dbe24a12b0_0_0, LS_000001dbe24a12b0_0_4, LS_000001dbe24a12b0_0_8, LS_000001dbe24a12b0_0_12;
LS_000001dbe24a12b0_1_4 .concat [ 4 4 4 4], LS_000001dbe24a12b0_0_16, LS_000001dbe24a12b0_0_20, LS_000001dbe24a12b0_0_24, LS_000001dbe24a12b0_0_28;
L_000001dbe24a12b0 .concat [ 16 16 0 0], LS_000001dbe24a12b0_1_0, LS_000001dbe24a12b0_1_4;
L_000001dbe24a1350 .part L_000001dbe24a4f50, 0, 1;
LS_000001dbe24a0310_0_0 .concat [ 1 1 1 1], L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700;
LS_000001dbe24a0310_0_4 .concat [ 1 1 1 1], L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700;
LS_000001dbe24a0310_0_8 .concat [ 1 1 1 1], L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700;
LS_000001dbe24a0310_0_12 .concat [ 1 1 1 1], L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700;
LS_000001dbe24a0310_0_16 .concat [ 1 1 1 1], L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700;
LS_000001dbe24a0310_0_20 .concat [ 1 1 1 1], L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700;
LS_000001dbe24a0310_0_24 .concat [ 1 1 1 1], L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700;
LS_000001dbe24a0310_0_28 .concat [ 1 1 1 1], L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700, L_000001dbe250b700;
LS_000001dbe24a0310_1_0 .concat [ 4 4 4 4], LS_000001dbe24a0310_0_0, LS_000001dbe24a0310_0_4, LS_000001dbe24a0310_0_8, LS_000001dbe24a0310_0_12;
LS_000001dbe24a0310_1_4 .concat [ 4 4 4 4], LS_000001dbe24a0310_0_16, LS_000001dbe24a0310_0_20, LS_000001dbe24a0310_0_24, LS_000001dbe24a0310_0_28;
L_000001dbe24a0310 .concat [ 16 16 0 0], LS_000001dbe24a0310_1_0, LS_000001dbe24a0310_1_4;
L_000001dbe24a09f0 .part L_000001dbe24a4f50, 1, 1;
LS_000001dbe24a1a30_0_0 .concat [ 1 1 1 1], L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770;
LS_000001dbe24a1a30_0_4 .concat [ 1 1 1 1], L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770;
LS_000001dbe24a1a30_0_8 .concat [ 1 1 1 1], L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770;
LS_000001dbe24a1a30_0_12 .concat [ 1 1 1 1], L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770;
LS_000001dbe24a1a30_0_16 .concat [ 1 1 1 1], L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770;
LS_000001dbe24a1a30_0_20 .concat [ 1 1 1 1], L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770;
LS_000001dbe24a1a30_0_24 .concat [ 1 1 1 1], L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770;
LS_000001dbe24a1a30_0_28 .concat [ 1 1 1 1], L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770, L_000001dbe250b770;
LS_000001dbe24a1a30_1_0 .concat [ 4 4 4 4], LS_000001dbe24a1a30_0_0, LS_000001dbe24a1a30_0_4, LS_000001dbe24a1a30_0_8, LS_000001dbe24a1a30_0_12;
LS_000001dbe24a1a30_1_4 .concat [ 4 4 4 4], LS_000001dbe24a1a30_0_16, LS_000001dbe24a1a30_0_20, LS_000001dbe24a1a30_0_24, LS_000001dbe24a1a30_0_28;
L_000001dbe24a1a30 .concat [ 16 16 0 0], LS_000001dbe24a1a30_1_0, LS_000001dbe24a1a30_1_4;
L_000001dbe24a0590 .part L_000001dbe24a4f50, 0, 1;
LS_000001dbe24a0a90_0_0 .concat [ 1 1 1 1], L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590;
LS_000001dbe24a0a90_0_4 .concat [ 1 1 1 1], L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590;
LS_000001dbe24a0a90_0_8 .concat [ 1 1 1 1], L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590;
LS_000001dbe24a0a90_0_12 .concat [ 1 1 1 1], L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590;
LS_000001dbe24a0a90_0_16 .concat [ 1 1 1 1], L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590;
LS_000001dbe24a0a90_0_20 .concat [ 1 1 1 1], L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590;
LS_000001dbe24a0a90_0_24 .concat [ 1 1 1 1], L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590;
LS_000001dbe24a0a90_0_28 .concat [ 1 1 1 1], L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590, L_000001dbe24a0590;
LS_000001dbe24a0a90_1_0 .concat [ 4 4 4 4], LS_000001dbe24a0a90_0_0, LS_000001dbe24a0a90_0_4, LS_000001dbe24a0a90_0_8, LS_000001dbe24a0a90_0_12;
LS_000001dbe24a0a90_1_4 .concat [ 4 4 4 4], LS_000001dbe24a0a90_0_16, LS_000001dbe24a0a90_0_20, LS_000001dbe24a0a90_0_24, LS_000001dbe24a0a90_0_28;
L_000001dbe24a0a90 .concat [ 16 16 0 0], LS_000001dbe24a0a90_1_0, LS_000001dbe24a0a90_1_4;
L_000001dbe249fb90 .part L_000001dbe24a4f50, 1, 1;
LS_000001dbe249fff0_0_0 .concat [ 1 1 1 1], L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90;
LS_000001dbe249fff0_0_4 .concat [ 1 1 1 1], L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90;
LS_000001dbe249fff0_0_8 .concat [ 1 1 1 1], L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90;
LS_000001dbe249fff0_0_12 .concat [ 1 1 1 1], L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90;
LS_000001dbe249fff0_0_16 .concat [ 1 1 1 1], L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90;
LS_000001dbe249fff0_0_20 .concat [ 1 1 1 1], L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90;
LS_000001dbe249fff0_0_24 .concat [ 1 1 1 1], L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90;
LS_000001dbe249fff0_0_28 .concat [ 1 1 1 1], L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90, L_000001dbe249fb90;
LS_000001dbe249fff0_1_0 .concat [ 4 4 4 4], LS_000001dbe249fff0_0_0, LS_000001dbe249fff0_0_4, LS_000001dbe249fff0_0_8, LS_000001dbe249fff0_0_12;
LS_000001dbe249fff0_1_4 .concat [ 4 4 4 4], LS_000001dbe249fff0_0_16, LS_000001dbe249fff0_0_20, LS_000001dbe249fff0_0_24, LS_000001dbe249fff0_0_28;
L_000001dbe249fff0 .concat [ 16 16 0 0], LS_000001dbe249fff0_1_0, LS_000001dbe249fff0_1_4;
L_000001dbe249fa50 .part L_000001dbe24a4f50, 0, 1;
LS_000001dbe24a17b0_0_0 .concat [ 1 1 1 1], L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040;
LS_000001dbe24a17b0_0_4 .concat [ 1 1 1 1], L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040;
LS_000001dbe24a17b0_0_8 .concat [ 1 1 1 1], L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040;
LS_000001dbe24a17b0_0_12 .concat [ 1 1 1 1], L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040;
LS_000001dbe24a17b0_0_16 .concat [ 1 1 1 1], L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040;
LS_000001dbe24a17b0_0_20 .concat [ 1 1 1 1], L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040;
LS_000001dbe24a17b0_0_24 .concat [ 1 1 1 1], L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040;
LS_000001dbe24a17b0_0_28 .concat [ 1 1 1 1], L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040, L_000001dbe250a040;
LS_000001dbe24a17b0_1_0 .concat [ 4 4 4 4], LS_000001dbe24a17b0_0_0, LS_000001dbe24a17b0_0_4, LS_000001dbe24a17b0_0_8, LS_000001dbe24a17b0_0_12;
LS_000001dbe24a17b0_1_4 .concat [ 4 4 4 4], LS_000001dbe24a17b0_0_16, LS_000001dbe24a17b0_0_20, LS_000001dbe24a17b0_0_24, LS_000001dbe24a17b0_0_28;
L_000001dbe24a17b0 .concat [ 16 16 0 0], LS_000001dbe24a17b0_1_0, LS_000001dbe24a17b0_1_4;
L_000001dbe24a03b0 .part L_000001dbe24a4f50, 1, 1;
LS_000001dbe249fcd0_0_0 .concat [ 1 1 1 1], L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0;
LS_000001dbe249fcd0_0_4 .concat [ 1 1 1 1], L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0;
LS_000001dbe249fcd0_0_8 .concat [ 1 1 1 1], L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0;
LS_000001dbe249fcd0_0_12 .concat [ 1 1 1 1], L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0;
LS_000001dbe249fcd0_0_16 .concat [ 1 1 1 1], L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0;
LS_000001dbe249fcd0_0_20 .concat [ 1 1 1 1], L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0;
LS_000001dbe249fcd0_0_24 .concat [ 1 1 1 1], L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0;
LS_000001dbe249fcd0_0_28 .concat [ 1 1 1 1], L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0, L_000001dbe24a03b0;
LS_000001dbe249fcd0_1_0 .concat [ 4 4 4 4], LS_000001dbe249fcd0_0_0, LS_000001dbe249fcd0_0_4, LS_000001dbe249fcd0_0_8, LS_000001dbe249fcd0_0_12;
LS_000001dbe249fcd0_1_4 .concat [ 4 4 4 4], LS_000001dbe249fcd0_0_16, LS_000001dbe249fcd0_0_20, LS_000001dbe249fcd0_0_24, LS_000001dbe249fcd0_0_28;
L_000001dbe249fcd0 .concat [ 16 16 0 0], LS_000001dbe249fcd0_1_0, LS_000001dbe249fcd0_1_4;
L_000001dbe24a0810 .part L_000001dbe24a4f50, 0, 1;
LS_000001dbe24a0d10_0_0 .concat [ 1 1 1 1], L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810;
LS_000001dbe24a0d10_0_4 .concat [ 1 1 1 1], L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810;
LS_000001dbe24a0d10_0_8 .concat [ 1 1 1 1], L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810;
LS_000001dbe24a0d10_0_12 .concat [ 1 1 1 1], L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810;
LS_000001dbe24a0d10_0_16 .concat [ 1 1 1 1], L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810;
LS_000001dbe24a0d10_0_20 .concat [ 1 1 1 1], L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810;
LS_000001dbe24a0d10_0_24 .concat [ 1 1 1 1], L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810;
LS_000001dbe24a0d10_0_28 .concat [ 1 1 1 1], L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810, L_000001dbe24a0810;
LS_000001dbe24a0d10_1_0 .concat [ 4 4 4 4], LS_000001dbe24a0d10_0_0, LS_000001dbe24a0d10_0_4, LS_000001dbe24a0d10_0_8, LS_000001dbe24a0d10_0_12;
LS_000001dbe24a0d10_1_4 .concat [ 4 4 4 4], LS_000001dbe24a0d10_0_16, LS_000001dbe24a0d10_0_20, LS_000001dbe24a0d10_0_24, LS_000001dbe24a0d10_0_28;
L_000001dbe24a0d10 .concat [ 16 16 0 0], LS_000001dbe24a0d10_1_0, LS_000001dbe24a0d10_1_4;
S_000001dbe246b220 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dbe246ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe250af90 .functor AND 32, L_000001dbe24a12b0, L_000001dbe24a0310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe246d5a0_0 .net "in1", 31 0, L_000001dbe24a12b0;  1 drivers
v000001dbe246e180_0 .net "in2", 31 0, L_000001dbe24a0310;  1 drivers
v000001dbe246ea40_0 .net "out", 31 0, L_000001dbe250af90;  alias, 1 drivers
S_000001dbe246b3b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dbe246ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe250a200 .functor AND 32, L_000001dbe24a1a30, L_000001dbe24a0a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe246ed60_0 .net "in1", 31 0, L_000001dbe24a1a30;  1 drivers
v000001dbe246e540_0 .net "in2", 31 0, L_000001dbe24a0a90;  1 drivers
v000001dbe246eae0_0 .net "out", 31 0, L_000001dbe250a200;  alias, 1 drivers
S_000001dbe246b540 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dbe246ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe250b8c0 .functor AND 32, L_000001dbe249fff0, L_000001dbe24a17b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe246e5e0_0 .net "in1", 31 0, L_000001dbe249fff0;  1 drivers
v000001dbe246f6c0_0 .net "in2", 31 0, L_000001dbe24a17b0;  1 drivers
v000001dbe246f760_0 .net "out", 31 0, L_000001dbe250b8c0;  alias, 1 drivers
S_000001dbe2470d30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dbe246ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dbe250a660 .functor AND 32, L_000001dbe249fcd0, L_000001dbe24a0d10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dbe246e360_0 .net "in1", 31 0, L_000001dbe249fcd0;  1 drivers
v000001dbe246f580_0 .net "in2", 31 0, L_000001dbe24a0d10;  1 drivers
v000001dbe246ee00_0 .net "out", 31 0, L_000001dbe250a660;  alias, 1 drivers
S_000001dbe246fa70 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001dbe24758b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe24758e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe2475920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe2475958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe2475990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe24759c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe2475a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe2475a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe2475a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe2475aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe2475ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe2475b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe2475b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe2475b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe2475bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe2475bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe2475c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe2475c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe2475ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe2475cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe2475d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe2475d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe2475d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe2475db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe2475df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dbe2473e80_0 .var "EX1_PC", 31 0;
v000001dbe2472580_0 .var "EX1_PFC", 31 0;
v000001dbe2473840_0 .var "EX1_forward_to_B", 31 0;
v000001dbe2473340_0 .var "EX1_is_beq", 0 0;
v000001dbe24730c0_0 .var "EX1_is_bne", 0 0;
v000001dbe2473200_0 .var "EX1_is_jal", 0 0;
v000001dbe2471ea0_0 .var "EX1_is_jr", 0 0;
v000001dbe2471a40_0 .var "EX1_is_oper2_immed", 0 0;
v000001dbe2472bc0_0 .var "EX1_memread", 0 0;
v000001dbe2473d40_0 .var "EX1_memwrite", 0 0;
v000001dbe2471b80_0 .var "EX1_opcode", 11 0;
v000001dbe24732a0_0 .var "EX1_predicted", 0 0;
v000001dbe2473980_0 .var "EX1_rd_ind", 4 0;
v000001dbe2473f20_0 .var "EX1_rd_indzero", 0 0;
v000001dbe24726c0_0 .var "EX1_regwrite", 0 0;
v000001dbe24733e0_0 .var "EX1_rs1", 31 0;
v000001dbe2473ac0_0 .var "EX1_rs1_ind", 4 0;
v000001dbe2472940_0 .var "EX1_rs2", 31 0;
v000001dbe2473480_0 .var "EX1_rs2_ind", 4 0;
v000001dbe2472a80_0 .net "FLUSH", 0 0, v000001dbe2476690_0;  alias, 1 drivers
v000001dbe2473fc0_0 .net "ID_PC", 31 0, v000001dbe247ddf0_0;  alias, 1 drivers
v000001dbe2473a20_0 .net "ID_PFC_to_EX", 31 0, L_000001dbe249f370;  alias, 1 drivers
v000001dbe2472300_0 .net "ID_forward_to_B", 31 0, L_000001dbe249f2d0;  alias, 1 drivers
v000001dbe2471c20_0 .net "ID_is_beq", 0 0, L_000001dbe249edd0;  alias, 1 drivers
v000001dbe2472c60_0 .net "ID_is_bne", 0 0, L_000001dbe249ee70;  alias, 1 drivers
v000001dbe2472760_0 .net "ID_is_jal", 0 0, L_000001dbe249db10;  alias, 1 drivers
v000001dbe2472800_0 .net "ID_is_jr", 0 0, L_000001dbe249e330;  alias, 1 drivers
v000001dbe2473520_0 .net "ID_is_oper2_immed", 0 0, L_000001dbe24a5e70;  alias, 1 drivers
v000001dbe2473660_0 .net "ID_memread", 0 0, L_000001dbe249d070;  alias, 1 drivers
v000001dbe24723a0_0 .net "ID_memwrite", 0 0, L_000001dbe249e790;  alias, 1 drivers
v000001dbe2473b60_0 .net "ID_opcode", 11 0, v000001dbe248ce60_0;  alias, 1 drivers
v000001dbe2474060_0 .net "ID_predicted", 0 0, v000001dbe2477090_0;  alias, 1 drivers
v000001dbe2471900_0 .net "ID_rd_ind", 4 0, v000001dbe248af20_0;  alias, 1 drivers
v000001dbe2473c00_0 .net "ID_rd_indzero", 0 0, L_000001dbe249d250;  1 drivers
v000001dbe2471f40_0 .net "ID_regwrite", 0 0, L_000001dbe249ef10;  alias, 1 drivers
v000001dbe2471fe0_0 .net "ID_rs1", 31 0, v000001dbe247bd70_0;  alias, 1 drivers
v000001dbe24719a0_0 .net "ID_rs1_ind", 4 0, v000001dbe248bc40_0;  alias, 1 drivers
v000001dbe2472620_0 .net "ID_rs2", 31 0, v000001dbe247cdb0_0;  alias, 1 drivers
v000001dbe2471ae0_0 .net "ID_rs2_ind", 4 0, v000001dbe248b100_0;  alias, 1 drivers
v000001dbe2472ee0_0 .net "clk", 0 0, L_000001dbe24a5ee0;  1 drivers
v000001dbe2472120_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
E_000001dbe23ea1b0 .event posedge, v000001dbe2464dc0_0, v000001dbe2472ee0_0;
S_000001dbe246fd90 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001dbe2475e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe2475e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe2475ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe2475ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe2475f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe2475f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe2475f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe2475fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe2475ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe2476028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe2476060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe2476098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe24760d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe2476108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe2476140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe2476178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe24761b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe24761e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe2476220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe2476258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe2476290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe24762c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe2476300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe2476338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe2476370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dbe2472440_0 .net "EX1_ALU_OPER1", 31 0, L_000001dbe24a6c70;  alias, 1 drivers
v000001dbe24724e0_0 .net "EX1_ALU_OPER2", 31 0, L_000001dbe250a900;  alias, 1 drivers
v000001dbe24729e0_0 .net "EX1_PC", 31 0, v000001dbe2473e80_0;  alias, 1 drivers
v000001dbe2472d00_0 .net "EX1_PFC_to_IF", 31 0, L_000001dbe24a0450;  alias, 1 drivers
v000001dbe2472f80_0 .net "EX1_forward_to_B", 31 0, v000001dbe2473840_0;  alias, 1 drivers
v000001dbe2474920_0 .net "EX1_is_beq", 0 0, v000001dbe2473340_0;  alias, 1 drivers
v000001dbe24749c0_0 .net "EX1_is_bne", 0 0, v000001dbe24730c0_0;  alias, 1 drivers
v000001dbe2474380_0 .net "EX1_is_jal", 0 0, v000001dbe2473200_0;  alias, 1 drivers
v000001dbe2474ba0_0 .net "EX1_is_jr", 0 0, v000001dbe2471ea0_0;  alias, 1 drivers
v000001dbe24747e0_0 .net "EX1_is_oper2_immed", 0 0, v000001dbe2471a40_0;  alias, 1 drivers
v000001dbe2474b00_0 .net "EX1_memread", 0 0, v000001dbe2472bc0_0;  alias, 1 drivers
v000001dbe2474560_0 .net "EX1_memwrite", 0 0, v000001dbe2473d40_0;  alias, 1 drivers
v000001dbe24756e0_0 .net "EX1_opcode", 11 0, v000001dbe2471b80_0;  alias, 1 drivers
v000001dbe24746a0_0 .net "EX1_predicted", 0 0, v000001dbe24732a0_0;  alias, 1 drivers
v000001dbe2474c40_0 .net "EX1_rd_ind", 4 0, v000001dbe2473980_0;  alias, 1 drivers
v000001dbe2474ce0_0 .net "EX1_rd_indzero", 0 0, v000001dbe2473f20_0;  alias, 1 drivers
v000001dbe2475140_0 .net "EX1_regwrite", 0 0, v000001dbe24726c0_0;  alias, 1 drivers
v000001dbe2474a60_0 .net "EX1_rs1", 31 0, v000001dbe24733e0_0;  alias, 1 drivers
v000001dbe2474f60_0 .net "EX1_rs1_ind", 4 0, v000001dbe2473ac0_0;  alias, 1 drivers
v000001dbe2475640_0 .net "EX1_rs2_ind", 4 0, v000001dbe2473480_0;  alias, 1 drivers
v000001dbe2474d80_0 .net "EX1_rs2_out", 31 0, L_000001dbe250b2a0;  alias, 1 drivers
v000001dbe2474600_0 .var "EX2_ALU_OPER1", 31 0;
v000001dbe2475280_0 .var "EX2_ALU_OPER2", 31 0;
v000001dbe2474880_0 .var "EX2_PC", 31 0;
v000001dbe2474e20_0 .var "EX2_PFC_to_IF", 31 0;
v000001dbe2474ec0_0 .var "EX2_forward_to_B", 31 0;
v000001dbe2475000_0 .var "EX2_is_beq", 0 0;
v000001dbe24750a0_0 .var "EX2_is_bne", 0 0;
v000001dbe2474740_0 .var "EX2_is_jal", 0 0;
v000001dbe24755a0_0 .var "EX2_is_jr", 0 0;
v000001dbe2474240_0 .var "EX2_is_oper2_immed", 0 0;
v000001dbe24742e0_0 .var "EX2_memread", 0 0;
v000001dbe2474420_0 .var "EX2_memwrite", 0 0;
v000001dbe24751e0_0 .var "EX2_opcode", 11 0;
v000001dbe2475500_0 .var "EX2_predicted", 0 0;
v000001dbe2475320_0 .var "EX2_rd_ind", 4 0;
v000001dbe2475780_0 .var "EX2_rd_indzero", 0 0;
v000001dbe2475460_0 .var "EX2_regwrite", 0 0;
v000001dbe24753c0_0 .var "EX2_rs1", 31 0;
v000001dbe2474100_0 .var "EX2_rs1_ind", 4 0;
v000001dbe24741a0_0 .var "EX2_rs2_ind", 4 0;
v000001dbe24744c0_0 .var "EX2_rs2_out", 31 0;
v000001dbe2476910_0 .net "FLUSH", 0 0, v000001dbe2476730_0;  alias, 1 drivers
v000001dbe2476f50_0 .net "clk", 0 0, L_000001dbe250baf0;  1 drivers
v000001dbe2477770_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
E_000001dbe23ea1f0 .event posedge, v000001dbe2464dc0_0, v000001dbe2476f50_0;
S_000001dbe2471370 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001dbe247e3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe247e3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe247e430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe247e468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe247e4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe247e4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe247e510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe247e548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe247e580 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe247e5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe247e5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe247e628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe247e660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe247e698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe247e6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe247e708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe247e740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe247e778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe247e7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe247e7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe247e820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe247e858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe247e890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe247e8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe247e900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dbe24a63b0 .functor OR 1, L_000001dbe249edd0, L_000001dbe249ee70, C4<0>, C4<0>;
L_000001dbe24a53f0 .functor AND 1, L_000001dbe24a63b0, L_000001dbe24a52a0, C4<1>, C4<1>;
L_000001dbe24a6260 .functor OR 1, L_000001dbe249edd0, L_000001dbe249ee70, C4<0>, C4<0>;
L_000001dbe24a5460 .functor AND 1, L_000001dbe24a6260, L_000001dbe24a52a0, C4<1>, C4<1>;
L_000001dbe24a6340 .functor OR 1, L_000001dbe249edd0, L_000001dbe249ee70, C4<0>, C4<0>;
L_000001dbe24a59a0 .functor AND 1, L_000001dbe24a6340, v000001dbe2477090_0, C4<1>, C4<1>;
v000001dbe247ca90_0 .net "EX1_memread", 0 0, v000001dbe2472bc0_0;  alias, 1 drivers
v000001dbe247d710_0 .net "EX1_opcode", 11 0, v000001dbe2471b80_0;  alias, 1 drivers
v000001dbe247cb30_0 .net "EX1_rd_ind", 4 0, v000001dbe2473980_0;  alias, 1 drivers
v000001dbe247d5d0_0 .net "EX1_rd_indzero", 0 0, v000001dbe2473f20_0;  alias, 1 drivers
v000001dbe247d0d0_0 .net "EX2_memread", 0 0, v000001dbe24742e0_0;  alias, 1 drivers
v000001dbe247d210_0 .net "EX2_opcode", 11 0, v000001dbe24751e0_0;  alias, 1 drivers
v000001dbe247bcd0_0 .net "EX2_rd_ind", 4 0, v000001dbe2475320_0;  alias, 1 drivers
v000001dbe247cef0_0 .net "EX2_rd_indzero", 0 0, v000001dbe2475780_0;  alias, 1 drivers
v000001dbe247d490_0 .net "ID_EX1_flush", 0 0, v000001dbe2476690_0;  alias, 1 drivers
v000001dbe247d850_0 .net "ID_EX2_flush", 0 0, v000001dbe2476730_0;  alias, 1 drivers
v000001dbe247b730_0 .net "ID_is_beq", 0 0, L_000001dbe249edd0;  alias, 1 drivers
v000001dbe247c6d0_0 .net "ID_is_bne", 0 0, L_000001dbe249ee70;  alias, 1 drivers
v000001dbe247d670_0 .net "ID_is_j", 0 0, L_000001dbe249dc50;  alias, 1 drivers
v000001dbe247beb0_0 .net "ID_is_jal", 0 0, L_000001dbe249db10;  alias, 1 drivers
v000001dbe247cf90_0 .net "ID_is_jr", 0 0, L_000001dbe249e330;  alias, 1 drivers
v000001dbe247be10_0 .net "ID_opcode", 11 0, v000001dbe248ce60_0;  alias, 1 drivers
v000001dbe247c130_0 .net "ID_rs1_ind", 4 0, v000001dbe248bc40_0;  alias, 1 drivers
v000001dbe247d030_0 .net "ID_rs2_ind", 4 0, v000001dbe248b100_0;  alias, 1 drivers
v000001dbe247cbd0_0 .net "IF_ID_flush", 0 0, v000001dbe247b230_0;  alias, 1 drivers
v000001dbe247bf50_0 .net "IF_ID_write", 0 0, v000001dbe2479e30_0;  alias, 1 drivers
v000001dbe247ce50_0 .net "PC_src", 2 0, L_000001dbe249d930;  alias, 1 drivers
v000001dbe247d8f0_0 .net "PFC_to_EX", 31 0, L_000001dbe249f370;  alias, 1 drivers
v000001dbe247b910_0 .net "PFC_to_IF", 31 0, L_000001dbe249f230;  alias, 1 drivers
v000001dbe247b7d0_0 .net "WB_rd_ind", 4 0, v000001dbe248f2a0_0;  alias, 1 drivers
v000001dbe247b9b0_0 .net "Wrong_prediction", 0 0, L_000001dbe250be70;  alias, 1 drivers
v000001dbe247bb90_0 .net *"_ivl_11", 0 0, L_000001dbe24a5460;  1 drivers
v000001dbe247c4f0_0 .net *"_ivl_13", 9 0, L_000001dbe249d570;  1 drivers
v000001dbe247ba50_0 .net *"_ivl_15", 9 0, L_000001dbe249efb0;  1 drivers
v000001dbe247c3b0_0 .net *"_ivl_16", 9 0, L_000001dbe249f050;  1 drivers
v000001dbe247d530_0 .net *"_ivl_19", 9 0, L_000001dbe249f4b0;  1 drivers
v000001dbe247d350_0 .net *"_ivl_20", 9 0, L_000001dbe249dbb0;  1 drivers
v000001dbe247d7b0_0 .net *"_ivl_25", 0 0, L_000001dbe24a6340;  1 drivers
v000001dbe247da30_0 .net *"_ivl_27", 0 0, L_000001dbe24a59a0;  1 drivers
v000001dbe247c590_0 .net *"_ivl_29", 9 0, L_000001dbe249ea10;  1 drivers
v000001dbe247b550_0 .net *"_ivl_3", 0 0, L_000001dbe24a63b0;  1 drivers
L_000001dbe24c01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001dbe247bff0_0 .net/2u *"_ivl_30", 9 0, L_000001dbe24c01f0;  1 drivers
v000001dbe247c770_0 .net *"_ivl_32", 9 0, L_000001dbe249eab0;  1 drivers
v000001dbe247c450_0 .net *"_ivl_35", 9 0, L_000001dbe249d6b0;  1 drivers
v000001dbe247baf0_0 .net *"_ivl_37", 9 0, L_000001dbe249d390;  1 drivers
v000001dbe247dad0_0 .net *"_ivl_38", 9 0, L_000001dbe249d750;  1 drivers
v000001dbe247c630_0 .net *"_ivl_40", 9 0, L_000001dbe249dd90;  1 drivers
L_000001dbe24c0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe247cd10_0 .net/2s *"_ivl_45", 21 0, L_000001dbe24c0238;  1 drivers
L_000001dbe24c0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe247c810_0 .net/2s *"_ivl_50", 21 0, L_000001dbe24c0280;  1 drivers
v000001dbe247db70_0 .net *"_ivl_9", 0 0, L_000001dbe24a6260;  1 drivers
v000001dbe247c8b0_0 .net "clk", 0 0, L_000001dbe23e1300;  alias, 1 drivers
v000001dbe247d170_0 .net "forward_to_B", 31 0, L_000001dbe249f2d0;  alias, 1 drivers
v000001dbe247d3f0_0 .net "imm", 31 0, v000001dbe2479390_0;  1 drivers
v000001dbe247b410_0 .net "inst", 31 0, v000001dbe247dc10_0;  alias, 1 drivers
v000001dbe247b4b0_0 .net "is_branch_and_taken", 0 0, L_000001dbe24a53f0;  alias, 1 drivers
v000001dbe247b5f0_0 .net "is_oper2_immed", 0 0, L_000001dbe24a5e70;  alias, 1 drivers
v000001dbe247b690_0 .net "mem_read", 0 0, L_000001dbe249d070;  alias, 1 drivers
v000001dbe247b870_0 .net "mem_write", 0 0, L_000001dbe249e790;  alias, 1 drivers
v000001dbe247dfd0_0 .net "pc", 31 0, v000001dbe247ddf0_0;  alias, 1 drivers
v000001dbe247e070_0 .net "pc_write", 0 0, v000001dbe247ac90_0;  alias, 1 drivers
v000001dbe247de90_0 .net "predicted", 0 0, L_000001dbe24a52a0;  1 drivers
v000001dbe247e110_0 .net "predicted_to_EX", 0 0, v000001dbe2477090_0;  alias, 1 drivers
v000001dbe247df30_0 .net "reg_write", 0 0, L_000001dbe249ef10;  alias, 1 drivers
v000001dbe247e2f0_0 .net "reg_write_from_wb", 0 0, v000001dbe248fa20_0;  alias, 1 drivers
v000001dbe247dcb0_0 .net "rs1", 31 0, v000001dbe247bd70_0;  alias, 1 drivers
v000001dbe247dd50_0 .net "rs2", 31 0, v000001dbe247cdb0_0;  alias, 1 drivers
v000001dbe247e1b0_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
v000001dbe247e250_0 .net "wr_reg_data", 31 0, L_000001dbe2527180;  alias, 1 drivers
L_000001dbe249f2d0 .functor MUXZ 32, v000001dbe247cdb0_0, v000001dbe2479390_0, L_000001dbe24a5e70, C4<>;
L_000001dbe249d570 .part v000001dbe247ddf0_0, 0, 10;
L_000001dbe249efb0 .part v000001dbe247dc10_0, 0, 10;
L_000001dbe249f050 .arith/sum 10, L_000001dbe249d570, L_000001dbe249efb0;
L_000001dbe249f4b0 .part v000001dbe247dc10_0, 0, 10;
L_000001dbe249dbb0 .functor MUXZ 10, L_000001dbe249f4b0, L_000001dbe249f050, L_000001dbe24a5460, C4<>;
L_000001dbe249ea10 .part v000001dbe247ddf0_0, 0, 10;
L_000001dbe249eab0 .arith/sum 10, L_000001dbe249ea10, L_000001dbe24c01f0;
L_000001dbe249d6b0 .part v000001dbe247ddf0_0, 0, 10;
L_000001dbe249d390 .part v000001dbe247dc10_0, 0, 10;
L_000001dbe249d750 .arith/sum 10, L_000001dbe249d6b0, L_000001dbe249d390;
L_000001dbe249dd90 .functor MUXZ 10, L_000001dbe249d750, L_000001dbe249eab0, L_000001dbe24a59a0, C4<>;
L_000001dbe249f230 .concat8 [ 10 22 0 0], L_000001dbe249dbb0, L_000001dbe24c0238;
L_000001dbe249f370 .concat8 [ 10 22 0 0], L_000001dbe249dd90, L_000001dbe24c0280;
S_000001dbe24703d0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001dbe2471370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001dbe247e940 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe247e978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe247e9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe247e9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe247ea20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe247ea58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe247ea90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe247eac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe247eb00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe247eb38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe247eb70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe247eba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe247ebe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe247ec18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe247ec50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe247ec88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe247ecc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe247ecf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe247ed30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe247ed68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe247eda0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe247edd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe247ee10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe247ee48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe247ee80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dbe24a5690 .functor OR 1, L_000001dbe24a52a0, L_000001dbe249da70, C4<0>, C4<0>;
L_000001dbe24a67a0 .functor OR 1, L_000001dbe24a5690, L_000001dbe249d890, C4<0>, C4<0>;
v000001dbe2478b70_0 .net "EX1_opcode", 11 0, v000001dbe2471b80_0;  alias, 1 drivers
v000001dbe2478530_0 .net "EX2_opcode", 11 0, v000001dbe24751e0_0;  alias, 1 drivers
v000001dbe2476e10_0 .net "ID_opcode", 11 0, v000001dbe248ce60_0;  alias, 1 drivers
v000001dbe24774f0_0 .net "PC_src", 2 0, L_000001dbe249d930;  alias, 1 drivers
v000001dbe24785d0_0 .net "Wrong_prediction", 0 0, L_000001dbe250be70;  alias, 1 drivers
L_000001dbe24c03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001dbe2478710_0 .net/2u *"_ivl_0", 2 0, L_000001dbe24c03e8;  1 drivers
v000001dbe2477590_0 .net *"_ivl_10", 0 0, L_000001dbe249d7f0;  1 drivers
L_000001dbe24c0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001dbe24788f0_0 .net/2u *"_ivl_12", 2 0, L_000001dbe24c0508;  1 drivers
L_000001dbe24c0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2476eb0_0 .net/2u *"_ivl_14", 11 0, L_000001dbe24c0550;  1 drivers
v000001dbe2476b90_0 .net *"_ivl_16", 0 0, L_000001dbe249da70;  1 drivers
v000001dbe2476ff0_0 .net *"_ivl_19", 0 0, L_000001dbe24a5690;  1 drivers
L_000001dbe24c0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001dbe24773b0_0 .net/2u *"_ivl_2", 11 0, L_000001dbe24c0430;  1 drivers
L_000001dbe24c0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2477a90_0 .net/2u *"_ivl_20", 11 0, L_000001dbe24c0598;  1 drivers
v000001dbe24776d0_0 .net *"_ivl_22", 0 0, L_000001dbe249d890;  1 drivers
v000001dbe2477270_0 .net *"_ivl_25", 0 0, L_000001dbe24a67a0;  1 drivers
L_000001dbe24c05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001dbe2477810_0 .net/2u *"_ivl_26", 2 0, L_000001dbe24c05e0;  1 drivers
L_000001dbe24c0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001dbe24778b0_0 .net/2u *"_ivl_28", 2 0, L_000001dbe24c0628;  1 drivers
v000001dbe2477130_0 .net *"_ivl_30", 2 0, L_000001dbe249dcf0;  1 drivers
v000001dbe2478a30_0 .net *"_ivl_32", 2 0, L_000001dbe249f5f0;  1 drivers
v000001dbe2478ad0_0 .net *"_ivl_34", 2 0, L_000001dbe249e1f0;  1 drivers
v000001dbe2477310_0 .net *"_ivl_4", 0 0, L_000001dbe249ebf0;  1 drivers
L_000001dbe24c0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001dbe24779f0_0 .net/2u *"_ivl_6", 2 0, L_000001dbe24c0478;  1 drivers
L_000001dbe24c04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dbe2477b30_0 .net/2u *"_ivl_8", 11 0, L_000001dbe24c04c0;  1 drivers
v000001dbe2477bd0_0 .net "clk", 0 0, L_000001dbe23e1300;  alias, 1 drivers
v000001dbe2477d10_0 .net "predicted", 0 0, L_000001dbe24a52a0;  alias, 1 drivers
v000001dbe2477e50_0 .net "predicted_to_EX", 0 0, v000001dbe2477090_0;  alias, 1 drivers
v000001dbe24780d0_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
v000001dbe2476410_0 .net "state", 1 0, v000001dbe2476af0_0;  1 drivers
L_000001dbe249ebf0 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0430;
L_000001dbe249d7f0 .cmp/eq 12, v000001dbe2471b80_0, L_000001dbe24c04c0;
L_000001dbe249da70 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0550;
L_000001dbe249d890 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0598;
L_000001dbe249dcf0 .functor MUXZ 3, L_000001dbe24c0628, L_000001dbe24c05e0, L_000001dbe24a67a0, C4<>;
L_000001dbe249f5f0 .functor MUXZ 3, L_000001dbe249dcf0, L_000001dbe24c0508, L_000001dbe249d7f0, C4<>;
L_000001dbe249e1f0 .functor MUXZ 3, L_000001dbe249f5f0, L_000001dbe24c0478, L_000001dbe249ebf0, C4<>;
L_000001dbe249d930 .functor MUXZ 3, L_000001dbe249e1f0, L_000001dbe24c03e8, L_000001dbe250be70, C4<>;
S_000001dbe24711e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001dbe24703d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001dbe247eec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe247eef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe247ef30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe247ef68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe247efa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe247efd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe247f010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe247f048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe247f080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe247f0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe247f0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe247f128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe247f160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe247f198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe247f1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe247f208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe247f240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe247f278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe247f2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe247f2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe247f320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe247f358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe247f390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe247f3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe247f400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dbe24a6180 .functor OR 1, L_000001dbe249d2f0, L_000001dbe249f550, C4<0>, C4<0>;
L_000001dbe24a5850 .functor OR 1, L_000001dbe249e650, L_000001dbe249d4d0, C4<0>, C4<0>;
L_000001dbe24a6730 .functor AND 1, L_000001dbe24a6180, L_000001dbe24a5850, C4<1>, C4<1>;
L_000001dbe24a6b20 .functor NOT 1, L_000001dbe24a6730, C4<0>, C4<0>, C4<0>;
L_000001dbe24a5d20 .functor OR 1, v000001dbe24a3c90_0, L_000001dbe24a6b20, C4<0>, C4<0>;
L_000001dbe24a52a0 .functor NOT 1, L_000001dbe24a5d20, C4<0>, C4<0>, C4<0>;
v000001dbe2477c70_0 .net "EX_opcode", 11 0, v000001dbe24751e0_0;  alias, 1 drivers
v000001dbe24787b0_0 .net "ID_opcode", 11 0, v000001dbe248ce60_0;  alias, 1 drivers
v000001dbe2478030_0 .net "Wrong_prediction", 0 0, L_000001dbe250be70;  alias, 1 drivers
L_000001dbe24c02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2477450_0 .net/2u *"_ivl_0", 11 0, L_000001dbe24c02c8;  1 drivers
L_000001dbe24c0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001dbe2477f90_0 .net/2u *"_ivl_10", 1 0, L_000001dbe24c0358;  1 drivers
v000001dbe2477950_0 .net *"_ivl_12", 0 0, L_000001dbe249e650;  1 drivers
L_000001dbe24c03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001dbe24767d0_0 .net/2u *"_ivl_14", 1 0, L_000001dbe24c03a0;  1 drivers
v000001dbe2476cd0_0 .net *"_ivl_16", 0 0, L_000001dbe249d4d0;  1 drivers
v000001dbe2478670_0 .net *"_ivl_19", 0 0, L_000001dbe24a5850;  1 drivers
v000001dbe2478170_0 .net *"_ivl_2", 0 0, L_000001dbe249d2f0;  1 drivers
v000001dbe2477db0_0 .net *"_ivl_21", 0 0, L_000001dbe24a6730;  1 drivers
v000001dbe2476d70_0 .net *"_ivl_22", 0 0, L_000001dbe24a6b20;  1 drivers
v000001dbe24771d0_0 .net *"_ivl_25", 0 0, L_000001dbe24a5d20;  1 drivers
L_000001dbe24c0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dbe24783f0_0 .net/2u *"_ivl_4", 11 0, L_000001dbe24c0310;  1 drivers
v000001dbe2478490_0 .net *"_ivl_6", 0 0, L_000001dbe249f550;  1 drivers
v000001dbe2478990_0 .net *"_ivl_9", 0 0, L_000001dbe24a6180;  1 drivers
v000001dbe2477630_0 .net "clk", 0 0, L_000001dbe23e1300;  alias, 1 drivers
v000001dbe2477ef0_0 .net "predicted", 0 0, L_000001dbe24a52a0;  alias, 1 drivers
v000001dbe2477090_0 .var "predicted_to_EX", 0 0;
v000001dbe2478850_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
v000001dbe2476af0_0 .var "state", 1 0;
E_000001dbe23e9b70 .event posedge, v000001dbe2477630_0, v000001dbe2464dc0_0;
L_000001dbe249d2f0 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c02c8;
L_000001dbe249f550 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0310;
L_000001dbe249e650 .cmp/eq 2, v000001dbe2476af0_0, L_000001dbe24c0358;
L_000001dbe249d4d0 .cmp/eq 2, v000001dbe2476af0_0, L_000001dbe24c03a0;
S_000001dbe2470ec0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001dbe2471370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001dbe2481450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe2481488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe24814c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe24814f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe2481530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe2481568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe24815a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe24815d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe2481610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe2481648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe2481680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe24816b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe24816f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe2481728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe2481760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe2481798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe24817d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe2481808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe2481840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe2481878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe24818b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe24818e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe2481920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe2481958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe2481990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dbe2478210_0 .net "EX1_memread", 0 0, v000001dbe2472bc0_0;  alias, 1 drivers
v000001dbe24765f0_0 .net "EX1_rd_ind", 4 0, v000001dbe2473980_0;  alias, 1 drivers
v000001dbe24782b0_0 .net "EX1_rd_indzero", 0 0, v000001dbe2473f20_0;  alias, 1 drivers
v000001dbe24764b0_0 .net "EX2_memread", 0 0, v000001dbe24742e0_0;  alias, 1 drivers
v000001dbe2478350_0 .net "EX2_rd_ind", 4 0, v000001dbe2475320_0;  alias, 1 drivers
v000001dbe2476550_0 .net "EX2_rd_indzero", 0 0, v000001dbe2475780_0;  alias, 1 drivers
v000001dbe2476690_0 .var "ID_EX1_flush", 0 0;
v000001dbe2476730_0 .var "ID_EX2_flush", 0 0;
v000001dbe2476870_0 .net "ID_opcode", 11 0, v000001dbe248ce60_0;  alias, 1 drivers
v000001dbe24769b0_0 .net "ID_rs1_ind", 4 0, v000001dbe248bc40_0;  alias, 1 drivers
v000001dbe2476a50_0 .net "ID_rs2_ind", 4 0, v000001dbe248b100_0;  alias, 1 drivers
v000001dbe2479e30_0 .var "IF_ID_Write", 0 0;
v000001dbe247b230_0 .var "IF_ID_flush", 0 0;
v000001dbe247ac90_0 .var "PC_Write", 0 0;
v000001dbe2478df0_0 .net "Wrong_prediction", 0 0, L_000001dbe250be70;  alias, 1 drivers
E_000001dbe23e9c30/0 .event anyedge, v000001dbe2469370_0, v000001dbe2472bc0_0, v000001dbe2473f20_0, v000001dbe24719a0_0;
E_000001dbe23e9c30/1 .event anyedge, v000001dbe2473980_0, v000001dbe2471ae0_0, v000001dbe2386a10_0, v000001dbe2475780_0;
E_000001dbe23e9c30/2 .event anyedge, v000001dbe2464aa0_0, v000001dbe2473b60_0;
E_000001dbe23e9c30 .event/or E_000001dbe23e9c30/0, E_000001dbe23e9c30/1, E_000001dbe23e9c30/2;
S_000001dbe2470a10 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001dbe2471370;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001dbe24899e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe2489a18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe2489a50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe2489a88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe2489ac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe2489af8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe2489b30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe2489b68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe2489ba0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe2489bd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe2489c10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe2489c48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe2489c80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe2489cb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe2489cf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe2489d28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe2489d60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe2489d98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe2489dd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe2489e08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe2489e40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe2489e78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe2489eb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe2489ee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe2489f20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dbe24a5d90 .functor OR 1, L_000001dbe249e150, L_000001dbe249f690, C4<0>, C4<0>;
L_000001dbe24a5af0 .functor OR 1, L_000001dbe24a5d90, L_000001dbe249f730, C4<0>, C4<0>;
L_000001dbe24a65e0 .functor OR 1, L_000001dbe24a5af0, L_000001dbe249de30, C4<0>, C4<0>;
L_000001dbe24a54d0 .functor OR 1, L_000001dbe24a65e0, L_000001dbe249e470, C4<0>, C4<0>;
L_000001dbe24a55b0 .functor OR 1, L_000001dbe24a54d0, L_000001dbe249f7d0, C4<0>, C4<0>;
L_000001dbe24a6570 .functor OR 1, L_000001dbe24a55b0, L_000001dbe249ec90, C4<0>, C4<0>;
L_000001dbe24a5310 .functor OR 1, L_000001dbe24a6570, L_000001dbe249e290, C4<0>, C4<0>;
L_000001dbe24a5e70 .functor OR 1, L_000001dbe24a5310, L_000001dbe249ed30, C4<0>, C4<0>;
L_000001dbe24a6880 .functor OR 1, L_000001dbe249e0b0, L_000001dbe249d1b0, C4<0>, C4<0>;
L_000001dbe24a6960 .functor OR 1, L_000001dbe24a6880, L_000001dbe249e3d0, C4<0>, C4<0>;
L_000001dbe24a66c0 .functor OR 1, L_000001dbe24a6960, L_000001dbe249e510, C4<0>, C4<0>;
L_000001dbe24a68f0 .functor OR 1, L_000001dbe24a66c0, L_000001dbe249e6f0, C4<0>, C4<0>;
v000001dbe247aab0_0 .net "ID_opcode", 11 0, v000001dbe248ce60_0;  alias, 1 drivers
L_000001dbe24c0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe24799d0_0 .net/2u *"_ivl_0", 11 0, L_000001dbe24c0670;  1 drivers
L_000001dbe24c0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001dbe247a010_0 .net/2u *"_ivl_10", 11 0, L_000001dbe24c0700;  1 drivers
L_000001dbe24c0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2479110_0 .net/2u *"_ivl_102", 11 0, L_000001dbe24c0bc8;  1 drivers
L_000001dbe24c0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dbe247a470_0 .net/2u *"_ivl_106", 11 0, L_000001dbe24c0c10;  1 drivers
v000001dbe247afb0_0 .net *"_ivl_12", 0 0, L_000001dbe249f730;  1 drivers
v000001dbe2478e90_0 .net *"_ivl_15", 0 0, L_000001dbe24a5af0;  1 drivers
L_000001dbe24c0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2478fd0_0 .net/2u *"_ivl_16", 11 0, L_000001dbe24c0748;  1 drivers
v000001dbe247ad30_0 .net *"_ivl_18", 0 0, L_000001dbe249de30;  1 drivers
v000001dbe247b050_0 .net *"_ivl_2", 0 0, L_000001dbe249e150;  1 drivers
v000001dbe2479a70_0 .net *"_ivl_21", 0 0, L_000001dbe24a65e0;  1 drivers
L_000001dbe24c0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dbe247a330_0 .net/2u *"_ivl_22", 11 0, L_000001dbe24c0790;  1 drivers
v000001dbe247add0_0 .net *"_ivl_24", 0 0, L_000001dbe249e470;  1 drivers
v000001dbe247ab50_0 .net *"_ivl_27", 0 0, L_000001dbe24a54d0;  1 drivers
L_000001dbe24c07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2479c50_0 .net/2u *"_ivl_28", 11 0, L_000001dbe24c07d8;  1 drivers
v000001dbe247a6f0_0 .net *"_ivl_30", 0 0, L_000001dbe249f7d0;  1 drivers
v000001dbe247ae70_0 .net *"_ivl_33", 0 0, L_000001dbe24a55b0;  1 drivers
L_000001dbe24c0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe247b0f0_0 .net/2u *"_ivl_34", 11 0, L_000001dbe24c0820;  1 drivers
v000001dbe2479750_0 .net *"_ivl_36", 0 0, L_000001dbe249ec90;  1 drivers
v000001dbe247a510_0 .net *"_ivl_39", 0 0, L_000001dbe24a6570;  1 drivers
L_000001dbe24c06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2479430_0 .net/2u *"_ivl_4", 11 0, L_000001dbe24c06b8;  1 drivers
L_000001dbe24c0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001dbe247a790_0 .net/2u *"_ivl_40", 11 0, L_000001dbe24c0868;  1 drivers
v000001dbe2479b10_0 .net *"_ivl_42", 0 0, L_000001dbe249e290;  1 drivers
v000001dbe2479bb0_0 .net *"_ivl_45", 0 0, L_000001dbe24a5310;  1 drivers
L_000001dbe24c08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001dbe247a830_0 .net/2u *"_ivl_46", 11 0, L_000001dbe24c08b0;  1 drivers
v000001dbe24797f0_0 .net *"_ivl_48", 0 0, L_000001dbe249ed30;  1 drivers
L_000001dbe24c08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2479890_0 .net/2u *"_ivl_52", 11 0, L_000001dbe24c08f8;  1 drivers
L_000001dbe24c0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2479cf0_0 .net/2u *"_ivl_56", 11 0, L_000001dbe24c0940;  1 drivers
v000001dbe247b2d0_0 .net *"_ivl_6", 0 0, L_000001dbe249f690;  1 drivers
L_000001dbe24c0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dbe247af10_0 .net/2u *"_ivl_60", 11 0, L_000001dbe24c0988;  1 drivers
L_000001dbe24c09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dbe24791b0_0 .net/2u *"_ivl_64", 11 0, L_000001dbe24c09d0;  1 drivers
L_000001dbe24c0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dbe247a8d0_0 .net/2u *"_ivl_68", 11 0, L_000001dbe24c0a18;  1 drivers
L_000001dbe24c0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dbe2479d90_0 .net/2u *"_ivl_72", 11 0, L_000001dbe24c0a60;  1 drivers
v000001dbe2479250_0 .net *"_ivl_74", 0 0, L_000001dbe249e0b0;  1 drivers
L_000001dbe24c0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dbe247b190_0 .net/2u *"_ivl_76", 11 0, L_000001dbe24c0aa8;  1 drivers
v000001dbe247a150_0 .net *"_ivl_78", 0 0, L_000001dbe249d1b0;  1 drivers
v000001dbe247b370_0 .net *"_ivl_81", 0 0, L_000001dbe24a6880;  1 drivers
L_000001dbe24c0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dbe247aa10_0 .net/2u *"_ivl_82", 11 0, L_000001dbe24c0af0;  1 drivers
v000001dbe2478c10_0 .net *"_ivl_84", 0 0, L_000001dbe249e3d0;  1 drivers
v000001dbe2478cb0_0 .net *"_ivl_87", 0 0, L_000001dbe24a6960;  1 drivers
L_000001dbe24c0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2479ed0_0 .net/2u *"_ivl_88", 11 0, L_000001dbe24c0b38;  1 drivers
v000001dbe2478d50_0 .net *"_ivl_9", 0 0, L_000001dbe24a5d90;  1 drivers
v000001dbe24796b0_0 .net *"_ivl_90", 0 0, L_000001dbe249e510;  1 drivers
v000001dbe2479f70_0 .net *"_ivl_93", 0 0, L_000001dbe24a66c0;  1 drivers
L_000001dbe24c0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dbe2479930_0 .net/2u *"_ivl_94", 11 0, L_000001dbe24c0b80;  1 drivers
v000001dbe247a3d0_0 .net *"_ivl_96", 0 0, L_000001dbe249e6f0;  1 drivers
v000001dbe24792f0_0 .net *"_ivl_99", 0 0, L_000001dbe24a68f0;  1 drivers
v000001dbe247a970_0 .net "is_beq", 0 0, L_000001dbe249edd0;  alias, 1 drivers
v000001dbe247a0b0_0 .net "is_bne", 0 0, L_000001dbe249ee70;  alias, 1 drivers
v000001dbe247a1f0_0 .net "is_j", 0 0, L_000001dbe249dc50;  alias, 1 drivers
v000001dbe2479070_0 .net "is_jal", 0 0, L_000001dbe249db10;  alias, 1 drivers
v000001dbe24794d0_0 .net "is_jr", 0 0, L_000001dbe249e330;  alias, 1 drivers
v000001dbe2478f30_0 .net "is_oper2_immed", 0 0, L_000001dbe24a5e70;  alias, 1 drivers
v000001dbe247a290_0 .net "memread", 0 0, L_000001dbe249d070;  alias, 1 drivers
v000001dbe247abf0_0 .net "memwrite", 0 0, L_000001dbe249e790;  alias, 1 drivers
v000001dbe247a5b0_0 .net "regwrite", 0 0, L_000001dbe249ef10;  alias, 1 drivers
L_000001dbe249e150 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0670;
L_000001dbe249f690 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c06b8;
L_000001dbe249f730 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0700;
L_000001dbe249de30 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0748;
L_000001dbe249e470 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0790;
L_000001dbe249f7d0 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c07d8;
L_000001dbe249ec90 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0820;
L_000001dbe249e290 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0868;
L_000001dbe249ed30 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c08b0;
L_000001dbe249edd0 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c08f8;
L_000001dbe249ee70 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0940;
L_000001dbe249e330 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0988;
L_000001dbe249db10 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c09d0;
L_000001dbe249dc50 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0a18;
L_000001dbe249e0b0 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0a60;
L_000001dbe249d1b0 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0aa8;
L_000001dbe249e3d0 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0af0;
L_000001dbe249e510 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0b38;
L_000001dbe249e6f0 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0b80;
L_000001dbe249ef10 .reduce/nor L_000001dbe24a68f0;
L_000001dbe249d070 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0bc8;
L_000001dbe249e790 .cmp/eq 12, v000001dbe248ce60_0, L_000001dbe24c0c10;
S_000001dbe2470880 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001dbe2471370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001dbe2489f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe2489f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe2489fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe248a008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe248a040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe248a078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe248a0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe248a0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe248a120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe248a158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe248a190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe248a1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe248a200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe248a238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe248a270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe248a2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe248a2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe248a318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe248a350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe248a388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe248a3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe248a3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe248a430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe248a468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe248a4a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dbe2479390_0 .var "Immed", 31 0;
v000001dbe247a650_0 .net "Inst", 31 0, v000001dbe247dc10_0;  alias, 1 drivers
v000001dbe2479570_0 .net "opcode", 11 0, v000001dbe248ce60_0;  alias, 1 drivers
E_000001dbe23e9bf0 .event anyedge, v000001dbe2473b60_0, v000001dbe247a650_0;
S_000001dbe2470560 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001dbe2471370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001dbe247bd70_0 .var "Read_data1", 31 0;
v000001dbe247cdb0_0 .var "Read_data2", 31 0;
v000001dbe247d990_0 .net "Read_reg1", 4 0, v000001dbe248bc40_0;  alias, 1 drivers
v000001dbe247c090_0 .net "Read_reg2", 4 0, v000001dbe248b100_0;  alias, 1 drivers
v000001dbe247d2b0_0 .net "Write_data", 31 0, L_000001dbe2527180;  alias, 1 drivers
v000001dbe247c270_0 .net "Write_en", 0 0, v000001dbe248fa20_0;  alias, 1 drivers
v000001dbe247c310_0 .net "Write_reg", 4 0, v000001dbe248f2a0_0;  alias, 1 drivers
v000001dbe247c950_0 .net "clk", 0 0, L_000001dbe23e1300;  alias, 1 drivers
v000001dbe247c9f0_0 .var/i "i", 31 0;
v000001dbe247cc70 .array "reg_file", 0 31, 31 0;
v000001dbe247bc30_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
E_000001dbe23ea6f0 .event posedge, v000001dbe2477630_0;
S_000001dbe246ff20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001dbe2470560;
 .timescale 0 0;
v000001dbe247c1d0_0 .var/i "i", 31 0;
S_000001dbe2470240 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001dbe248a4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe248a518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe248a550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe248a588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe248a5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe248a5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe248a630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe248a668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe248a6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe248a6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe248a710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe248a748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe248a780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe248a7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe248a7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe248a828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe248a860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe248a898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe248a8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe248a908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe248a940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe248a978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe248a9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe248a9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe248aa20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dbe247dc10_0 .var "ID_INST", 31 0;
v000001dbe247ddf0_0 .var "ID_PC", 31 0;
v000001dbe248ce60_0 .var "ID_opcode", 11 0;
v000001dbe248af20_0 .var "ID_rd_ind", 4 0;
v000001dbe248bc40_0 .var "ID_rs1_ind", 4 0;
v000001dbe248b100_0 .var "ID_rs2_ind", 4 0;
v000001dbe248c140_0 .net "IF_FLUSH", 0 0, v000001dbe247b230_0;  alias, 1 drivers
v000001dbe248b060_0 .net "IF_INST", 31 0, L_000001dbe24a57e0;  alias, 1 drivers
v000001dbe248cb40_0 .net "IF_PC", 31 0, v000001dbe248bb00_0;  alias, 1 drivers
v000001dbe248cf00_0 .net "clk", 0 0, L_000001dbe24a6ab0;  1 drivers
v000001dbe248cfa0_0 .net "if_id_Write", 0 0, v000001dbe2479e30_0;  alias, 1 drivers
v000001dbe248c1e0_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
E_000001dbe23e9970 .event posedge, v000001dbe2464dc0_0, v000001dbe248cf00_0;
S_000001dbe2471050 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001dbe248d5e0_0 .net "EX1_PFC", 31 0, L_000001dbe24a0450;  alias, 1 drivers
v000001dbe248d860_0 .net "EX2_PFC", 31 0, v000001dbe2474e20_0;  alias, 1 drivers
v000001dbe248e3a0_0 .net "ID_PFC", 31 0, L_000001dbe249f230;  alias, 1 drivers
v000001dbe248d4a0_0 .net "PC_src", 2 0, L_000001dbe249d930;  alias, 1 drivers
v000001dbe248e260_0 .net "PC_write", 0 0, v000001dbe247ac90_0;  alias, 1 drivers
L_000001dbe24c0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dbe248e8a0_0 .net/2u *"_ivl_0", 31 0, L_000001dbe24c0088;  1 drivers
v000001dbe248f340_0 .net "clk", 0 0, L_000001dbe23e1300;  alias, 1 drivers
v000001dbe248e620_0 .net "inst", 31 0, L_000001dbe24a57e0;  alias, 1 drivers
v000001dbe248dea0_0 .net "inst_mem_in", 31 0, v000001dbe248bb00_0;  alias, 1 drivers
v000001dbe248eb20_0 .net "pc_reg_in", 31 0, L_000001dbe24a6810;  1 drivers
v000001dbe248dd60_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
L_000001dbe249eb50 .arith/sum 32, v000001dbe248bb00_0, L_000001dbe24c0088;
S_000001dbe24700b0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001dbe2471050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001dbe24a57e0 .functor BUFZ 32, L_000001dbe249e970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dbe248c280_0 .net "Data_Out", 31 0, L_000001dbe24a57e0;  alias, 1 drivers
v000001dbe248b240 .array "InstMem", 0 1023, 31 0;
v000001dbe248ba60_0 .net *"_ivl_0", 31 0, L_000001dbe249e970;  1 drivers
v000001dbe248bd80_0 .net *"_ivl_3", 9 0, L_000001dbe249e830;  1 drivers
v000001dbe248b740_0 .net *"_ivl_4", 11 0, L_000001dbe249df70;  1 drivers
L_000001dbe24c01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dbe248b2e0_0 .net *"_ivl_7", 1 0, L_000001dbe24c01a8;  1 drivers
v000001dbe248cbe0_0 .net "addr", 31 0, v000001dbe248bb00_0;  alias, 1 drivers
v000001dbe248b1a0_0 .net "clk", 0 0, L_000001dbe23e1300;  alias, 1 drivers
v000001dbe248cc80_0 .var/i "i", 31 0;
L_000001dbe249e970 .array/port v000001dbe248b240, L_000001dbe249df70;
L_000001dbe249e830 .part v000001dbe248bb00_0, 0, 10;
L_000001dbe249df70 .concat [ 10 2 0 0], L_000001dbe249e830, L_000001dbe24c01a8;
S_000001dbe24706f0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001dbe2471050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001dbe23e99f0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001dbe248b560_0 .net "DataIn", 31 0, L_000001dbe24a6810;  alias, 1 drivers
v000001dbe248bb00_0 .var "DataOut", 31 0;
v000001dbe248d0e0_0 .net "PC_Write", 0 0, v000001dbe247ac90_0;  alias, 1 drivers
v000001dbe248c000_0 .net "clk", 0 0, L_000001dbe23e1300;  alias, 1 drivers
v000001dbe248bf60_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
S_000001dbe2471500 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001dbe2471050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001dbe23ea770 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001dbe23e25d0 .functor NOT 1, L_000001dbe24a4b90, C4<0>, C4<0>, C4<0>;
L_000001dbe23e26b0 .functor NOT 1, L_000001dbe24a4cd0, C4<0>, C4<0>, C4<0>;
L_000001dbe23e2640 .functor AND 1, L_000001dbe23e25d0, L_000001dbe23e26b0, C4<1>, C4<1>;
L_000001dbe237cc50 .functor NOT 1, L_000001dbe24a49b0, C4<0>, C4<0>, C4<0>;
L_000001dbe237d040 .functor AND 1, L_000001dbe23e2640, L_000001dbe237cc50, C4<1>, C4<1>;
L_000001dbe237c6a0 .functor AND 32, L_000001dbe24a4c30, L_000001dbe249eb50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe237c7f0 .functor NOT 1, L_000001dbe24a4e10, C4<0>, C4<0>, C4<0>;
L_000001dbe24a51c0 .functor NOT 1, L_000001dbe24a4a50, C4<0>, C4<0>, C4<0>;
L_000001dbe24a5f50 .functor AND 1, L_000001dbe237c7f0, L_000001dbe24a51c0, C4<1>, C4<1>;
L_000001dbe24a6110 .functor AND 1, L_000001dbe24a5f50, L_000001dbe24a4910, C4<1>, C4<1>;
L_000001dbe24a69d0 .functor AND 32, L_000001dbe24a4870, L_000001dbe249f230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe24a50e0 .functor OR 32, L_000001dbe237c6a0, L_000001dbe24a69d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dbe24a5380 .functor NOT 1, L_000001dbe24a4af0, C4<0>, C4<0>, C4<0>;
L_000001dbe24a5150 .functor AND 1, L_000001dbe24a5380, L_000001dbe24a4d70, C4<1>, C4<1>;
L_000001dbe24a6030 .functor NOT 1, L_000001dbe249d9d0, C4<0>, C4<0>, C4<0>;
L_000001dbe24a5bd0 .functor AND 1, L_000001dbe24a5150, L_000001dbe24a6030, C4<1>, C4<1>;
L_000001dbe24a5a10 .functor AND 32, L_000001dbe249f0f0, v000001dbe248bb00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe24a5540 .functor OR 32, L_000001dbe24a50e0, L_000001dbe24a5a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dbe24a5620 .functor NOT 1, L_000001dbe249e8d0, C4<0>, C4<0>, C4<0>;
L_000001dbe24a5e00 .functor AND 1, L_000001dbe24a5620, L_000001dbe249e010, C4<1>, C4<1>;
L_000001dbe24a6b90 .functor AND 1, L_000001dbe24a5e00, L_000001dbe249f190, C4<1>, C4<1>;
L_000001dbe24a5c40 .functor AND 32, L_000001dbe249f410, L_000001dbe24a0450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe24a5b60 .functor OR 32, L_000001dbe24a5540, L_000001dbe24a5c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dbe24a5cb0 .functor NOT 1, L_000001dbe249ded0, C4<0>, C4<0>, C4<0>;
L_000001dbe24a5a80 .functor AND 1, L_000001dbe249d610, L_000001dbe24a5cb0, C4<1>, C4<1>;
L_000001dbe24a5230 .functor NOT 1, L_000001dbe249e5b0, C4<0>, C4<0>, C4<0>;
L_000001dbe24a6a40 .functor AND 1, L_000001dbe24a5a80, L_000001dbe24a5230, C4<1>, C4<1>;
L_000001dbe24a5fc0 .functor AND 32, L_000001dbe249d430, v000001dbe2474e20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe24a6810 .functor OR 32, L_000001dbe24a5b60, L_000001dbe24a5fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dbe248bce0_0 .net *"_ivl_1", 0 0, L_000001dbe24a4b90;  1 drivers
v000001dbe248caa0_0 .net *"_ivl_11", 0 0, L_000001dbe24a49b0;  1 drivers
v000001dbe248be20_0 .net *"_ivl_12", 0 0, L_000001dbe237cc50;  1 drivers
v000001dbe248c780_0 .net *"_ivl_14", 0 0, L_000001dbe237d040;  1 drivers
v000001dbe248d040_0 .net *"_ivl_16", 31 0, L_000001dbe24a4c30;  1 drivers
v000001dbe248c5a0_0 .net *"_ivl_18", 31 0, L_000001dbe237c6a0;  1 drivers
v000001dbe248c820_0 .net *"_ivl_2", 0 0, L_000001dbe23e25d0;  1 drivers
v000001dbe248b380_0 .net *"_ivl_21", 0 0, L_000001dbe24a4e10;  1 drivers
v000001dbe248c320_0 .net *"_ivl_22", 0 0, L_000001dbe237c7f0;  1 drivers
v000001dbe248b420_0 .net *"_ivl_25", 0 0, L_000001dbe24a4a50;  1 drivers
v000001dbe248c460_0 .net *"_ivl_26", 0 0, L_000001dbe24a51c0;  1 drivers
v000001dbe248bba0_0 .net *"_ivl_28", 0 0, L_000001dbe24a5f50;  1 drivers
v000001dbe248c500_0 .net *"_ivl_31", 0 0, L_000001dbe24a4910;  1 drivers
v000001dbe248c640_0 .net *"_ivl_32", 0 0, L_000001dbe24a6110;  1 drivers
v000001dbe248bec0_0 .net *"_ivl_34", 31 0, L_000001dbe24a4870;  1 drivers
v000001dbe248afc0_0 .net *"_ivl_36", 31 0, L_000001dbe24a69d0;  1 drivers
v000001dbe248c8c0_0 .net *"_ivl_38", 31 0, L_000001dbe24a50e0;  1 drivers
v000001dbe248b4c0_0 .net *"_ivl_41", 0 0, L_000001dbe24a4af0;  1 drivers
v000001dbe248cd20_0 .net *"_ivl_42", 0 0, L_000001dbe24a5380;  1 drivers
v000001dbe248c6e0_0 .net *"_ivl_45", 0 0, L_000001dbe24a4d70;  1 drivers
v000001dbe248b600_0 .net *"_ivl_46", 0 0, L_000001dbe24a5150;  1 drivers
v000001dbe248b880_0 .net *"_ivl_49", 0 0, L_000001dbe249d9d0;  1 drivers
v000001dbe248c0a0_0 .net *"_ivl_5", 0 0, L_000001dbe24a4cd0;  1 drivers
v000001dbe248c960_0 .net *"_ivl_50", 0 0, L_000001dbe24a6030;  1 drivers
v000001dbe248b7e0_0 .net *"_ivl_52", 0 0, L_000001dbe24a5bd0;  1 drivers
v000001dbe248cdc0_0 .net *"_ivl_54", 31 0, L_000001dbe249f0f0;  1 drivers
v000001dbe248d180_0 .net *"_ivl_56", 31 0, L_000001dbe24a5a10;  1 drivers
v000001dbe248b6a0_0 .net *"_ivl_58", 31 0, L_000001dbe24a5540;  1 drivers
v000001dbe248d220_0 .net *"_ivl_6", 0 0, L_000001dbe23e26b0;  1 drivers
v000001dbe248ca00_0 .net *"_ivl_61", 0 0, L_000001dbe249e8d0;  1 drivers
v000001dbe248aac0_0 .net *"_ivl_62", 0 0, L_000001dbe24a5620;  1 drivers
v000001dbe248ab60_0 .net *"_ivl_65", 0 0, L_000001dbe249e010;  1 drivers
v000001dbe248ac00_0 .net *"_ivl_66", 0 0, L_000001dbe24a5e00;  1 drivers
v000001dbe248aca0_0 .net *"_ivl_69", 0 0, L_000001dbe249f190;  1 drivers
v000001dbe248b920_0 .net *"_ivl_70", 0 0, L_000001dbe24a6b90;  1 drivers
v000001dbe248ad40_0 .net *"_ivl_72", 31 0, L_000001dbe249f410;  1 drivers
v000001dbe248b9c0_0 .net *"_ivl_74", 31 0, L_000001dbe24a5c40;  1 drivers
v000001dbe248ade0_0 .net *"_ivl_76", 31 0, L_000001dbe24a5b60;  1 drivers
v000001dbe248ae80_0 .net *"_ivl_79", 0 0, L_000001dbe249d610;  1 drivers
v000001dbe248e080_0 .net *"_ivl_8", 0 0, L_000001dbe23e2640;  1 drivers
v000001dbe248e580_0 .net *"_ivl_81", 0 0, L_000001dbe249ded0;  1 drivers
v000001dbe248f660_0 .net *"_ivl_82", 0 0, L_000001dbe24a5cb0;  1 drivers
v000001dbe248d540_0 .net *"_ivl_84", 0 0, L_000001dbe24a5a80;  1 drivers
v000001dbe248d720_0 .net *"_ivl_87", 0 0, L_000001dbe249e5b0;  1 drivers
v000001dbe248e800_0 .net *"_ivl_88", 0 0, L_000001dbe24a5230;  1 drivers
v000001dbe248e120_0 .net *"_ivl_90", 0 0, L_000001dbe24a6a40;  1 drivers
v000001dbe248f980_0 .net *"_ivl_92", 31 0, L_000001dbe249d430;  1 drivers
v000001dbe248ef80_0 .net *"_ivl_94", 31 0, L_000001dbe24a5fc0;  1 drivers
v000001dbe248e300_0 .net "ina", 31 0, L_000001dbe249eb50;  1 drivers
v000001dbe248eda0_0 .net "inb", 31 0, L_000001dbe249f230;  alias, 1 drivers
v000001dbe248e440_0 .net "inc", 31 0, v000001dbe248bb00_0;  alias, 1 drivers
v000001dbe248f700_0 .net "ind", 31 0, L_000001dbe24a0450;  alias, 1 drivers
v000001dbe248de00_0 .net "ine", 31 0, v000001dbe2474e20_0;  alias, 1 drivers
L_000001dbe24c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe248f480_0 .net "inf", 31 0, L_000001dbe24c00d0;  1 drivers
L_000001dbe24c0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe248ea80_0 .net "ing", 31 0, L_000001dbe24c0118;  1 drivers
L_000001dbe24c0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbe248dae0_0 .net "inh", 31 0, L_000001dbe24c0160;  1 drivers
v000001dbe248e1c0_0 .net "out", 31 0, L_000001dbe24a6810;  alias, 1 drivers
v000001dbe248e4e0_0 .net "sel", 2 0, L_000001dbe249d930;  alias, 1 drivers
L_000001dbe24a4b90 .part L_000001dbe249d930, 2, 1;
L_000001dbe24a4cd0 .part L_000001dbe249d930, 1, 1;
L_000001dbe24a49b0 .part L_000001dbe249d930, 0, 1;
LS_000001dbe24a4c30_0_0 .concat [ 1 1 1 1], L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040;
LS_000001dbe24a4c30_0_4 .concat [ 1 1 1 1], L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040;
LS_000001dbe24a4c30_0_8 .concat [ 1 1 1 1], L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040;
LS_000001dbe24a4c30_0_12 .concat [ 1 1 1 1], L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040;
LS_000001dbe24a4c30_0_16 .concat [ 1 1 1 1], L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040;
LS_000001dbe24a4c30_0_20 .concat [ 1 1 1 1], L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040;
LS_000001dbe24a4c30_0_24 .concat [ 1 1 1 1], L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040;
LS_000001dbe24a4c30_0_28 .concat [ 1 1 1 1], L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040, L_000001dbe237d040;
LS_000001dbe24a4c30_1_0 .concat [ 4 4 4 4], LS_000001dbe24a4c30_0_0, LS_000001dbe24a4c30_0_4, LS_000001dbe24a4c30_0_8, LS_000001dbe24a4c30_0_12;
LS_000001dbe24a4c30_1_4 .concat [ 4 4 4 4], LS_000001dbe24a4c30_0_16, LS_000001dbe24a4c30_0_20, LS_000001dbe24a4c30_0_24, LS_000001dbe24a4c30_0_28;
L_000001dbe24a4c30 .concat [ 16 16 0 0], LS_000001dbe24a4c30_1_0, LS_000001dbe24a4c30_1_4;
L_000001dbe24a4e10 .part L_000001dbe249d930, 2, 1;
L_000001dbe24a4a50 .part L_000001dbe249d930, 1, 1;
L_000001dbe24a4910 .part L_000001dbe249d930, 0, 1;
LS_000001dbe24a4870_0_0 .concat [ 1 1 1 1], L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110;
LS_000001dbe24a4870_0_4 .concat [ 1 1 1 1], L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110;
LS_000001dbe24a4870_0_8 .concat [ 1 1 1 1], L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110;
LS_000001dbe24a4870_0_12 .concat [ 1 1 1 1], L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110;
LS_000001dbe24a4870_0_16 .concat [ 1 1 1 1], L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110;
LS_000001dbe24a4870_0_20 .concat [ 1 1 1 1], L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110;
LS_000001dbe24a4870_0_24 .concat [ 1 1 1 1], L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110;
LS_000001dbe24a4870_0_28 .concat [ 1 1 1 1], L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110, L_000001dbe24a6110;
LS_000001dbe24a4870_1_0 .concat [ 4 4 4 4], LS_000001dbe24a4870_0_0, LS_000001dbe24a4870_0_4, LS_000001dbe24a4870_0_8, LS_000001dbe24a4870_0_12;
LS_000001dbe24a4870_1_4 .concat [ 4 4 4 4], LS_000001dbe24a4870_0_16, LS_000001dbe24a4870_0_20, LS_000001dbe24a4870_0_24, LS_000001dbe24a4870_0_28;
L_000001dbe24a4870 .concat [ 16 16 0 0], LS_000001dbe24a4870_1_0, LS_000001dbe24a4870_1_4;
L_000001dbe24a4af0 .part L_000001dbe249d930, 2, 1;
L_000001dbe24a4d70 .part L_000001dbe249d930, 1, 1;
L_000001dbe249d9d0 .part L_000001dbe249d930, 0, 1;
LS_000001dbe249f0f0_0_0 .concat [ 1 1 1 1], L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0;
LS_000001dbe249f0f0_0_4 .concat [ 1 1 1 1], L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0;
LS_000001dbe249f0f0_0_8 .concat [ 1 1 1 1], L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0;
LS_000001dbe249f0f0_0_12 .concat [ 1 1 1 1], L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0;
LS_000001dbe249f0f0_0_16 .concat [ 1 1 1 1], L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0;
LS_000001dbe249f0f0_0_20 .concat [ 1 1 1 1], L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0;
LS_000001dbe249f0f0_0_24 .concat [ 1 1 1 1], L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0;
LS_000001dbe249f0f0_0_28 .concat [ 1 1 1 1], L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0, L_000001dbe24a5bd0;
LS_000001dbe249f0f0_1_0 .concat [ 4 4 4 4], LS_000001dbe249f0f0_0_0, LS_000001dbe249f0f0_0_4, LS_000001dbe249f0f0_0_8, LS_000001dbe249f0f0_0_12;
LS_000001dbe249f0f0_1_4 .concat [ 4 4 4 4], LS_000001dbe249f0f0_0_16, LS_000001dbe249f0f0_0_20, LS_000001dbe249f0f0_0_24, LS_000001dbe249f0f0_0_28;
L_000001dbe249f0f0 .concat [ 16 16 0 0], LS_000001dbe249f0f0_1_0, LS_000001dbe249f0f0_1_4;
L_000001dbe249e8d0 .part L_000001dbe249d930, 2, 1;
L_000001dbe249e010 .part L_000001dbe249d930, 1, 1;
L_000001dbe249f190 .part L_000001dbe249d930, 0, 1;
LS_000001dbe249f410_0_0 .concat [ 1 1 1 1], L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90;
LS_000001dbe249f410_0_4 .concat [ 1 1 1 1], L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90;
LS_000001dbe249f410_0_8 .concat [ 1 1 1 1], L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90;
LS_000001dbe249f410_0_12 .concat [ 1 1 1 1], L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90;
LS_000001dbe249f410_0_16 .concat [ 1 1 1 1], L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90;
LS_000001dbe249f410_0_20 .concat [ 1 1 1 1], L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90;
LS_000001dbe249f410_0_24 .concat [ 1 1 1 1], L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90;
LS_000001dbe249f410_0_28 .concat [ 1 1 1 1], L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90, L_000001dbe24a6b90;
LS_000001dbe249f410_1_0 .concat [ 4 4 4 4], LS_000001dbe249f410_0_0, LS_000001dbe249f410_0_4, LS_000001dbe249f410_0_8, LS_000001dbe249f410_0_12;
LS_000001dbe249f410_1_4 .concat [ 4 4 4 4], LS_000001dbe249f410_0_16, LS_000001dbe249f410_0_20, LS_000001dbe249f410_0_24, LS_000001dbe249f410_0_28;
L_000001dbe249f410 .concat [ 16 16 0 0], LS_000001dbe249f410_1_0, LS_000001dbe249f410_1_4;
L_000001dbe249d610 .part L_000001dbe249d930, 2, 1;
L_000001dbe249ded0 .part L_000001dbe249d930, 1, 1;
L_000001dbe249e5b0 .part L_000001dbe249d930, 0, 1;
LS_000001dbe249d430_0_0 .concat [ 1 1 1 1], L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40;
LS_000001dbe249d430_0_4 .concat [ 1 1 1 1], L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40;
LS_000001dbe249d430_0_8 .concat [ 1 1 1 1], L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40;
LS_000001dbe249d430_0_12 .concat [ 1 1 1 1], L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40;
LS_000001dbe249d430_0_16 .concat [ 1 1 1 1], L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40;
LS_000001dbe249d430_0_20 .concat [ 1 1 1 1], L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40;
LS_000001dbe249d430_0_24 .concat [ 1 1 1 1], L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40;
LS_000001dbe249d430_0_28 .concat [ 1 1 1 1], L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40, L_000001dbe24a6a40;
LS_000001dbe249d430_1_0 .concat [ 4 4 4 4], LS_000001dbe249d430_0_0, LS_000001dbe249d430_0_4, LS_000001dbe249d430_0_8, LS_000001dbe249d430_0_12;
LS_000001dbe249d430_1_4 .concat [ 4 4 4 4], LS_000001dbe249d430_0_16, LS_000001dbe249d430_0_20, LS_000001dbe249d430_0_24, LS_000001dbe249d430_0_28;
L_000001dbe249d430 .concat [ 16 16 0 0], LS_000001dbe249d430_1_0, LS_000001dbe249d430_1_4;
S_000001dbe2470ba0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001dbe248f520_0 .net "Write_Data", 31 0, v000001dbe2465040_0;  alias, 1 drivers
v000001dbe248e940_0 .net "addr", 31 0, v000001dbe2464f00_0;  alias, 1 drivers
v000001dbe248d400_0 .net "clk", 0 0, L_000001dbe23e1300;  alias, 1 drivers
v000001dbe248df40_0 .net "mem_out", 31 0, v000001dbe248d900_0;  alias, 1 drivers
v000001dbe248f020_0 .net "mem_read", 0 0, v000001dbe2465900_0;  alias, 1 drivers
v000001dbe248e9e0_0 .net "mem_write", 0 0, v000001dbe2464d20_0;  alias, 1 drivers
S_000001dbe2471690 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001dbe2470ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001dbe248f8e0 .array "DataMem", 1023 0, 31 0;
v000001dbe248eee0_0 .net "Data_In", 31 0, v000001dbe2465040_0;  alias, 1 drivers
v000001dbe248d900_0 .var "Data_Out", 31 0;
v000001dbe248e6c0_0 .net "Write_en", 0 0, v000001dbe2464d20_0;  alias, 1 drivers
v000001dbe248dfe0_0 .net "addr", 31 0, v000001dbe2464f00_0;  alias, 1 drivers
v000001dbe248f7a0_0 .net "clk", 0 0, L_000001dbe23e1300;  alias, 1 drivers
v000001dbe248e760_0 .var/i "i", 31 0;
S_000001dbe246fc00 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001dbe249ca90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dbe249cac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dbe249cb00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dbe249cb38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dbe249cb70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dbe249cba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dbe249cbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dbe249cc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dbe249cc50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dbe249cc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dbe249ccc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dbe249ccf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dbe249cd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dbe249cd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dbe249cda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dbe249cdd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dbe249ce10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dbe249ce48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dbe249ce80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dbe249ceb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dbe249cef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dbe249cf28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dbe249cf60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dbe249cf98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dbe249cfd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dbe248ebc0_0 .net "MEM_ALU_OUT", 31 0, v000001dbe2464f00_0;  alias, 1 drivers
v000001dbe248ec60_0 .net "MEM_Data_mem_out", 31 0, v000001dbe248d900_0;  alias, 1 drivers
v000001dbe248ed00_0 .net "MEM_memread", 0 0, v000001dbe2465900_0;  alias, 1 drivers
v000001dbe248ee40_0 .net "MEM_opcode", 11 0, v000001dbe2464c80_0;  alias, 1 drivers
v000001dbe248f0c0_0 .net "MEM_rd_ind", 4 0, v000001dbe2464960_0;  alias, 1 drivers
v000001dbe248f3e0_0 .net "MEM_rd_indzero", 0 0, v000001dbe2464e60_0;  alias, 1 drivers
v000001dbe248f160_0 .net "MEM_regwrite", 0 0, v000001dbe2465360_0;  alias, 1 drivers
v000001dbe248f5c0_0 .var "WB_ALU_OUT", 31 0;
v000001dbe248d9a0_0 .var "WB_Data_mem_out", 31 0;
v000001dbe248f200_0 .var "WB_memread", 0 0;
v000001dbe248f2a0_0 .var "WB_rd_ind", 4 0;
v000001dbe248f840_0 .var "WB_rd_indzero", 0 0;
v000001dbe248fa20_0 .var "WB_regwrite", 0 0;
v000001dbe248d2c0_0 .net "clk", 0 0, L_000001dbe250be00;  1 drivers
v000001dbe248d360_0 .var "hlt", 0 0;
v000001dbe248d680_0 .net "rst", 0 0, v000001dbe24a3c90_0;  alias, 1 drivers
E_000001dbe23e9ab0 .event posedge, v000001dbe2464dc0_0, v000001dbe248d2c0_0;
S_000001dbe246f8e0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001dbe241cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001dbe250bc40 .functor AND 32, v000001dbe248d9a0_0, L_000001dbe2512090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe250bd90 .functor NOT 1, v000001dbe248f200_0, C4<0>, C4<0>, C4<0>;
L_000001dbe250bb60 .functor AND 32, v000001dbe248f5c0_0, L_000001dbe25129f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dbe2527180 .functor OR 32, L_000001dbe250bc40, L_000001dbe250bb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dbe248db80_0 .net "Write_Data_RegFile", 31 0, L_000001dbe2527180;  alias, 1 drivers
v000001dbe248d7c0_0 .net *"_ivl_0", 31 0, L_000001dbe2512090;  1 drivers
v000001dbe248da40_0 .net *"_ivl_2", 31 0, L_000001dbe250bc40;  1 drivers
v000001dbe248dc20_0 .net *"_ivl_4", 0 0, L_000001dbe250bd90;  1 drivers
v000001dbe248dcc0_0 .net *"_ivl_6", 31 0, L_000001dbe25129f0;  1 drivers
v000001dbe2491640_0 .net *"_ivl_8", 31 0, L_000001dbe250bb60;  1 drivers
v000001dbe2491a00_0 .net "alu_out", 31 0, v000001dbe248f5c0_0;  alias, 1 drivers
v000001dbe24902e0_0 .net "mem_out", 31 0, v000001dbe248d9a0_0;  alias, 1 drivers
v000001dbe2490c40_0 .net "mem_read", 0 0, v000001dbe248f200_0;  alias, 1 drivers
LS_000001dbe2512090_0_0 .concat [ 1 1 1 1], v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0;
LS_000001dbe2512090_0_4 .concat [ 1 1 1 1], v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0;
LS_000001dbe2512090_0_8 .concat [ 1 1 1 1], v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0;
LS_000001dbe2512090_0_12 .concat [ 1 1 1 1], v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0;
LS_000001dbe2512090_0_16 .concat [ 1 1 1 1], v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0;
LS_000001dbe2512090_0_20 .concat [ 1 1 1 1], v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0;
LS_000001dbe2512090_0_24 .concat [ 1 1 1 1], v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0;
LS_000001dbe2512090_0_28 .concat [ 1 1 1 1], v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0, v000001dbe248f200_0;
LS_000001dbe2512090_1_0 .concat [ 4 4 4 4], LS_000001dbe2512090_0_0, LS_000001dbe2512090_0_4, LS_000001dbe2512090_0_8, LS_000001dbe2512090_0_12;
LS_000001dbe2512090_1_4 .concat [ 4 4 4 4], LS_000001dbe2512090_0_16, LS_000001dbe2512090_0_20, LS_000001dbe2512090_0_24, LS_000001dbe2512090_0_28;
L_000001dbe2512090 .concat [ 16 16 0 0], LS_000001dbe2512090_1_0, LS_000001dbe2512090_1_4;
LS_000001dbe25129f0_0_0 .concat [ 1 1 1 1], L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90;
LS_000001dbe25129f0_0_4 .concat [ 1 1 1 1], L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90;
LS_000001dbe25129f0_0_8 .concat [ 1 1 1 1], L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90;
LS_000001dbe25129f0_0_12 .concat [ 1 1 1 1], L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90;
LS_000001dbe25129f0_0_16 .concat [ 1 1 1 1], L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90;
LS_000001dbe25129f0_0_20 .concat [ 1 1 1 1], L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90;
LS_000001dbe25129f0_0_24 .concat [ 1 1 1 1], L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90;
LS_000001dbe25129f0_0_28 .concat [ 1 1 1 1], L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90, L_000001dbe250bd90;
LS_000001dbe25129f0_1_0 .concat [ 4 4 4 4], LS_000001dbe25129f0_0_0, LS_000001dbe25129f0_0_4, LS_000001dbe25129f0_0_8, LS_000001dbe25129f0_0_12;
LS_000001dbe25129f0_1_4 .concat [ 4 4 4 4], LS_000001dbe25129f0_0_16, LS_000001dbe25129f0_0_20, LS_000001dbe25129f0_0_24, LS_000001dbe25129f0_0_28;
L_000001dbe25129f0 .concat [ 16 16 0 0], LS_000001dbe25129f0_1_0, LS_000001dbe25129f0_1_4;
    .scope S_000001dbe24706f0;
T_0 ;
    %wait E_000001dbe23e9b70;
    %load/vec4 v000001dbe248bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dbe248bb00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dbe248d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001dbe248b560_0;
    %assign/vec4 v000001dbe248bb00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dbe24700b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dbe248cc80_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001dbe248cc80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dbe248cc80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %load/vec4 v000001dbe248cc80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dbe248cc80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248b240, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001dbe2470240;
T_2 ;
    %wait E_000001dbe23e9970;
    %load/vec4 v000001dbe248c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dbe247ddf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe247dc10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe248af20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe248b100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe248bc40_0, 0;
    %assign/vec4 v000001dbe248ce60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dbe248cfa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001dbe248c140_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dbe247ddf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe247dc10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe248af20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe248b100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe248bc40_0, 0;
    %assign/vec4 v000001dbe248ce60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001dbe248cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001dbe248b060_0;
    %assign/vec4 v000001dbe247dc10_0, 0;
    %load/vec4 v000001dbe248cb40_0;
    %assign/vec4 v000001dbe247ddf0_0, 0;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dbe248b100_0, 0;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dbe248ce60_0, 4, 5;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dbe248ce60_0, 4, 5;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001dbe248b060_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001dbe248bc40_0, 0;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001dbe248af20_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001dbe248af20_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001dbe248b060_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dbe248af20_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dbe2470560;
T_3 ;
    %wait E_000001dbe23e9b70;
    %load/vec4 v000001dbe247bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dbe247c9f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001dbe247c9f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dbe247c9f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe247cc70, 0, 4;
    %load/vec4 v000001dbe247c9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dbe247c9f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001dbe247c310_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001dbe247c270_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001dbe247d2b0_0;
    %load/vec4 v000001dbe247c310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe247cc70, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe247cc70, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dbe2470560;
T_4 ;
    %wait E_000001dbe23ea6f0;
    %load/vec4 v000001dbe247c310_0;
    %load/vec4 v000001dbe247d990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001dbe247c310_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001dbe247c270_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001dbe247d2b0_0;
    %assign/vec4 v000001dbe247bd70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dbe247d990_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dbe247cc70, 4;
    %assign/vec4 v000001dbe247bd70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dbe2470560;
T_5 ;
    %wait E_000001dbe23ea6f0;
    %load/vec4 v000001dbe247c310_0;
    %load/vec4 v000001dbe247c090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001dbe247c310_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001dbe247c270_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001dbe247d2b0_0;
    %assign/vec4 v000001dbe247cdb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001dbe247c090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dbe247cc70, 4;
    %assign/vec4 v000001dbe247cdb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dbe2470560;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001dbe246ff20;
    %jmp t_0;
    .scope S_000001dbe246ff20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dbe247c1d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001dbe247c1d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001dbe247c1d0_0;
    %ix/getv/s 4, v000001dbe247c1d0_0;
    %load/vec4a v000001dbe247cc70, 4;
    %ix/getv/s 4, v000001dbe247c1d0_0;
    %load/vec4a v000001dbe247cc70, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001dbe247c1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dbe247c1d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001dbe2470560;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001dbe2470880;
T_7 ;
    %wait E_000001dbe23e9bf0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dbe2479390_0, 0, 32;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dbe247a650_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dbe2479390_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dbe247a650_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dbe2479390_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dbe2479570_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001dbe247a650_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001dbe247a650_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dbe2479390_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001dbe24711e0;
T_8 ;
    %wait E_000001dbe23e9b70;
    %load/vec4 v000001dbe2478850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dbe2476af0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001dbe2477c70_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dbe2477c70_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001dbe2476af0_0;
    %load/vec4 v000001dbe2478030_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dbe2476af0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dbe2476af0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dbe2476af0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001dbe2476af0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dbe2476af0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dbe2476af0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001dbe24711e0;
T_9 ;
    %wait E_000001dbe23e9b70;
    %load/vec4 v000001dbe2478850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe2477090_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001dbe2477ef0_0;
    %assign/vec4 v000001dbe2477090_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001dbe2470ec0;
T_10 ;
    %wait E_000001dbe23e9c30;
    %load/vec4 v000001dbe2478df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbe247ac90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbe2479e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe247b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbe2476690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbe2476730_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001dbe2478210_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001dbe24782b0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001dbe24769b0_0;
    %load/vec4 v000001dbe24765f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001dbe2476a50_0;
    %load/vec4 v000001dbe24765f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001dbe24764b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001dbe2476550_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001dbe24769b0_0;
    %load/vec4 v000001dbe2478350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001dbe2476a50_0;
    %load/vec4 v000001dbe2478350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe247ac90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe2479e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe247b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbe2476690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe2476730_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001dbe2476870_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe247ac90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbe2479e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbe247b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe2476690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe2476730_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbe247ac90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbe2479e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe247b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe2476690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe2476730_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001dbe246fa70;
T_11 ;
    %wait E_000001dbe23ea1b0;
    %load/vec4 v000001dbe2472120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dbe2473f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2473840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2473200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2471ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24730c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2473340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2471a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24732a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2472580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2473d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2472bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24726c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2472940_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe24733e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2473e80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2473980_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2473480_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2473ac0_0, 0;
    %assign/vec4 v000001dbe2471b80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001dbe2472a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001dbe2473b60_0;
    %assign/vec4 v000001dbe2471b80_0, 0;
    %load/vec4 v000001dbe24719a0_0;
    %assign/vec4 v000001dbe2473ac0_0, 0;
    %load/vec4 v000001dbe2471ae0_0;
    %assign/vec4 v000001dbe2473480_0, 0;
    %load/vec4 v000001dbe2471900_0;
    %assign/vec4 v000001dbe2473980_0, 0;
    %load/vec4 v000001dbe2473fc0_0;
    %assign/vec4 v000001dbe2473e80_0, 0;
    %load/vec4 v000001dbe2471fe0_0;
    %assign/vec4 v000001dbe24733e0_0, 0;
    %load/vec4 v000001dbe2472620_0;
    %assign/vec4 v000001dbe2472940_0, 0;
    %load/vec4 v000001dbe2471f40_0;
    %assign/vec4 v000001dbe24726c0_0, 0;
    %load/vec4 v000001dbe2473660_0;
    %assign/vec4 v000001dbe2472bc0_0, 0;
    %load/vec4 v000001dbe24723a0_0;
    %assign/vec4 v000001dbe2473d40_0, 0;
    %load/vec4 v000001dbe2473a20_0;
    %assign/vec4 v000001dbe2472580_0, 0;
    %load/vec4 v000001dbe2474060_0;
    %assign/vec4 v000001dbe24732a0_0, 0;
    %load/vec4 v000001dbe2473520_0;
    %assign/vec4 v000001dbe2471a40_0, 0;
    %load/vec4 v000001dbe2471c20_0;
    %assign/vec4 v000001dbe2473340_0, 0;
    %load/vec4 v000001dbe2472c60_0;
    %assign/vec4 v000001dbe24730c0_0, 0;
    %load/vec4 v000001dbe2472800_0;
    %assign/vec4 v000001dbe2471ea0_0, 0;
    %load/vec4 v000001dbe2472760_0;
    %assign/vec4 v000001dbe2473200_0, 0;
    %load/vec4 v000001dbe2472300_0;
    %assign/vec4 v000001dbe2473840_0, 0;
    %load/vec4 v000001dbe2473c00_0;
    %assign/vec4 v000001dbe2473f20_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dbe2473f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2473840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2473200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2471ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24730c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2473340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2471a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24732a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2472580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2473d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2472bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24726c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2472940_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe24733e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2473e80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2473980_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2473480_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2473ac0_0, 0;
    %assign/vec4 v000001dbe2471b80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dbe246fd90;
T_12 ;
    %wait E_000001dbe23ea1f0;
    %load/vec4 v000001dbe2477770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dbe2475780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2474e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2474ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2474740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24755a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24750a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2475000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2474240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2475500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2474420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24742e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2475460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe24744c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe24753c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2474880_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2475320_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe24741a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2474100_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dbe24751e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2475280_0, 0;
    %assign/vec4 v000001dbe2474600_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001dbe2476910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001dbe2472440_0;
    %assign/vec4 v000001dbe2474600_0, 0;
    %load/vec4 v000001dbe24724e0_0;
    %assign/vec4 v000001dbe2475280_0, 0;
    %load/vec4 v000001dbe24756e0_0;
    %assign/vec4 v000001dbe24751e0_0, 0;
    %load/vec4 v000001dbe2474f60_0;
    %assign/vec4 v000001dbe2474100_0, 0;
    %load/vec4 v000001dbe2475640_0;
    %assign/vec4 v000001dbe24741a0_0, 0;
    %load/vec4 v000001dbe2474c40_0;
    %assign/vec4 v000001dbe2475320_0, 0;
    %load/vec4 v000001dbe24729e0_0;
    %assign/vec4 v000001dbe2474880_0, 0;
    %load/vec4 v000001dbe2474a60_0;
    %assign/vec4 v000001dbe24753c0_0, 0;
    %load/vec4 v000001dbe2474d80_0;
    %assign/vec4 v000001dbe24744c0_0, 0;
    %load/vec4 v000001dbe2475140_0;
    %assign/vec4 v000001dbe2475460_0, 0;
    %load/vec4 v000001dbe2474b00_0;
    %assign/vec4 v000001dbe24742e0_0, 0;
    %load/vec4 v000001dbe2474560_0;
    %assign/vec4 v000001dbe2474420_0, 0;
    %load/vec4 v000001dbe24746a0_0;
    %assign/vec4 v000001dbe2475500_0, 0;
    %load/vec4 v000001dbe24747e0_0;
    %assign/vec4 v000001dbe2474240_0, 0;
    %load/vec4 v000001dbe2474920_0;
    %assign/vec4 v000001dbe2475000_0, 0;
    %load/vec4 v000001dbe24749c0_0;
    %assign/vec4 v000001dbe24750a0_0, 0;
    %load/vec4 v000001dbe2474ba0_0;
    %assign/vec4 v000001dbe24755a0_0, 0;
    %load/vec4 v000001dbe2474380_0;
    %assign/vec4 v000001dbe2474740_0, 0;
    %load/vec4 v000001dbe2472f80_0;
    %assign/vec4 v000001dbe2474ec0_0, 0;
    %load/vec4 v000001dbe2472d00_0;
    %assign/vec4 v000001dbe2474e20_0, 0;
    %load/vec4 v000001dbe2474ce0_0;
    %assign/vec4 v000001dbe2475780_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dbe2475780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2474e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2474ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2474740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24755a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24750a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2475000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2474240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2475500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2474420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe24742e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2475460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe24744c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe24753c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2474880_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2475320_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe24741a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2474100_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dbe24751e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2475280_0, 0;
    %assign/vec4 v000001dbe2474600_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dbe226da30;
T_13 ;
    %wait E_000001dbe23ea370;
    %load/vec4 v000001dbe2465d10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dbe2465c70_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001dbe226d8a0;
T_14 ;
    %wait E_000001dbe23ea8b0;
    %load/vec4 v000001dbe2467c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001dbe2467e30_0;
    %pad/u 33;
    %load/vec4 v000001dbe2467ed0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001dbe2465bd0_0, 0;
    %assign/vec4 v000001dbe24681f0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001dbe2467e30_0;
    %pad/u 33;
    %load/vec4 v000001dbe2467ed0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001dbe2465bd0_0, 0;
    %assign/vec4 v000001dbe24681f0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001dbe2467e30_0;
    %pad/u 33;
    %load/vec4 v000001dbe2467ed0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001dbe2465bd0_0, 0;
    %assign/vec4 v000001dbe24681f0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001dbe2467e30_0;
    %pad/u 33;
    %load/vec4 v000001dbe2467ed0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001dbe2465bd0_0, 0;
    %assign/vec4 v000001dbe24681f0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001dbe2467e30_0;
    %pad/u 33;
    %load/vec4 v000001dbe2467ed0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001dbe2465bd0_0, 0;
    %assign/vec4 v000001dbe24681f0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001dbe2467e30_0;
    %pad/u 33;
    %load/vec4 v000001dbe2467ed0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001dbe2465bd0_0, 0;
    %assign/vec4 v000001dbe24681f0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001dbe2467ed0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001dbe24681f0_0;
    %load/vec4 v000001dbe2467ed0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dbe2467e30_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001dbe2467ed0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001dbe2467ed0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001dbe24681f0_0, 0;
    %load/vec4 v000001dbe2467e30_0;
    %ix/getv 4, v000001dbe2467ed0_0;
    %shiftl 4;
    %assign/vec4 v000001dbe2465bd0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001dbe2467ed0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001dbe24681f0_0;
    %load/vec4 v000001dbe2467ed0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dbe2467e30_0;
    %load/vec4 v000001dbe2467ed0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001dbe2467ed0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001dbe24681f0_0, 0;
    %load/vec4 v000001dbe2467e30_0;
    %ix/getv 4, v000001dbe2467ed0_0;
    %shiftr 4;
    %assign/vec4 v000001dbe2465bd0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe24681f0_0, 0;
    %load/vec4 v000001dbe2467e30_0;
    %load/vec4 v000001dbe2467ed0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001dbe2465bd0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbe24681f0_0, 0;
    %load/vec4 v000001dbe2467ed0_0;
    %load/vec4 v000001dbe2467e30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001dbe2465bd0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001dbe21b69c0;
T_15 ;
    %wait E_000001dbe23e9bb0;
    %load/vec4 v000001dbe2464dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001dbe2464e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2465360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2464d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe2465900_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dbe2464c80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe2464960_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe2465040_0, 0;
    %assign/vec4 v000001dbe2464f00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001dbe2386970_0;
    %assign/vec4 v000001dbe2464f00_0, 0;
    %load/vec4 v000001dbe24657c0_0;
    %assign/vec4 v000001dbe2465040_0, 0;
    %load/vec4 v000001dbe2464aa0_0;
    %assign/vec4 v000001dbe2464960_0, 0;
    %load/vec4 v000001dbe236e2a0_0;
    %assign/vec4 v000001dbe2464c80_0, 0;
    %load/vec4 v000001dbe2386a10_0;
    %assign/vec4 v000001dbe2465900_0, 0;
    %load/vec4 v000001dbe236f420_0;
    %assign/vec4 v000001dbe2464d20_0, 0;
    %load/vec4 v000001dbe2464fa0_0;
    %assign/vec4 v000001dbe2465360_0, 0;
    %load/vec4 v000001dbe2464be0_0;
    %assign/vec4 v000001dbe2464e60_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001dbe2471690;
T_16 ;
    %wait E_000001dbe23ea6f0;
    %load/vec4 v000001dbe248e6c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001dbe248eee0_0;
    %load/vec4 v000001dbe248dfe0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248f8e0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001dbe2471690;
T_17 ;
    %wait E_000001dbe23ea6f0;
    %load/vec4 v000001dbe248dfe0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dbe248f8e0, 4;
    %assign/vec4 v000001dbe248d900_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001dbe2471690;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dbe248e760_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001dbe248e760_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dbe248e760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbe248f8e0, 0, 4;
    %load/vec4 v000001dbe248e760_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dbe248e760_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001dbe2471690;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dbe248e760_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001dbe248e760_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001dbe248e760_0;
    %load/vec4a v000001dbe248f8e0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001dbe248e760_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dbe248e760_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dbe248e760_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001dbe246fc00;
T_20 ;
    %wait E_000001dbe23e9ab0;
    %load/vec4 v000001dbe248d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001dbe248f840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe248d360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe248fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbe248f200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dbe248f2a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dbe248d9a0_0, 0;
    %assign/vec4 v000001dbe248f5c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001dbe248ebc0_0;
    %assign/vec4 v000001dbe248f5c0_0, 0;
    %load/vec4 v000001dbe248ec60_0;
    %assign/vec4 v000001dbe248d9a0_0, 0;
    %load/vec4 v000001dbe248ed00_0;
    %assign/vec4 v000001dbe248f200_0, 0;
    %load/vec4 v000001dbe248f0c0_0;
    %assign/vec4 v000001dbe248f2a0_0, 0;
    %load/vec4 v000001dbe248f160_0;
    %assign/vec4 v000001dbe248fa20_0, 0;
    %load/vec4 v000001dbe248f3e0_0;
    %assign/vec4 v000001dbe248f840_0, 0;
    %load/vec4 v000001dbe248ee40_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001dbe248d360_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001dbe241cea0;
T_21 ;
    %wait E_000001dbe23e9e70;
    %load/vec4 v000001dbe24a3650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dbe24a2d90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001dbe24a2d90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dbe24a2d90_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001dbe2239f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbe24a3f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbe24a3c90_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001dbe2239f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001dbe24a3f10_0;
    %inv;
    %assign/vec4 v000001dbe24a3f10_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001dbe2239f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbe24a3c90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbe24a3c90_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001dbe24a26b0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
