// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
// Date        : Fri Apr 20 14:19:24 2018
// Host        : naveed-lap running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Users/meera/single_precision/single_precision.sim/sim_1/impl/timing/xsim/decoder_time_impl.v
// Design      : decoder
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

(* ECO_CHECKSUM = "3a836075" *) 
(* NotValidForBitStream *)
module decoder
   (primopcode,
    secopcode,
    a,
    b,
    clk,
    out,
    valid);
  input [6:0]primopcode;
  input [6:0]secopcode;
  input [31:0]a;
  input [31:0]b;
  input clk;
  output [31:0]out;
  output valid;

  wire [31:0]a;
  wire [31:0]a_IBUF;
  wire addsub;
  wire addsub_reg_n_0;
  wire [31:0]b;
  wire [31:0]b_IBUF;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire \count[5]_i_10_n_0 ;
  wire \count[5]_i_1_n_0 ;
  wire \count[5]_i_3_n_0 ;
  wire \count[5]_i_4_n_0 ;
  wire \count[5]_i_5_n_0 ;
  wire \count[5]_i_6_n_0 ;
  wire \count[5]_i_7_n_0 ;
  wire \count[5]_i_8_n_0 ;
  wire \count[5]_i_9_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire [4:0]endcount;
  wire \endcount[4]_i_2_n_0 ;
  wire \endcount[4]_i_3_n_0 ;
  wire \endcount[4]_i_4_n_0 ;
  wire \endcount[4]_i_5_n_0 ;
  wire \endcount[4]_i_6_n_0 ;
  wire \endcount[4]_i_7_n_0 ;
  wire \endcount[4]_i_8_n_0 ;
  wire \endcount_reg_n_0_[0] ;
  wire \endcount_reg_n_0_[1] ;
  wire \endcount_reg_n_0_[2] ;
  wire \endcount_reg_n_0_[3] ;
  wire \endcount_reg_n_0_[4] ;
  wire [31:0]out;
  wire [31:0]out1;
  wire [31:0]out2;
  wire [31:0]out3;
  wire [31:0]out_OBUF;
  wire [5:0]p_0_in;
  wire [6:0]primopcode;
  wire [6:0]primopcode_IBUF;
  wire [6:0]secopcode;
  wire [6:0]secopcode_IBUF;
  wire sel;
  wire \sel[0]_i_1_n_0 ;
  wire \sel[1]_i_1_n_0 ;
  wire \sel_reg_n_0_[0] ;
  wire \sel_reg_n_0_[1] ;
  wire valid;
  wire valid_OBUF;
  wire valid_i_2_n_0;
  wire valid_i_3_n_0;
  wire NLW_z1_invalid_UNCONNECTED;
  wire NLW_z2_invalid2_UNCONNECTED;
  wire NLW_z2_overflow1_UNCONNECTED;
  wire NLW_z2_zero2_UNCONNECTED;
  wire [31:0]NLW_z5_i3_UNCONNECTED;

initial begin
 $sdf_annotate("decoder_time_impl.sdf",,,,"tool_control");
end
  IBUF \a_IBUF[0]_inst 
       (.I(a[0]),
        .O(a_IBUF[0]));
  IBUF \a_IBUF[10]_inst 
       (.I(a[10]),
        .O(a_IBUF[10]));
  IBUF \a_IBUF[11]_inst 
       (.I(a[11]),
        .O(a_IBUF[11]));
  IBUF \a_IBUF[12]_inst 
       (.I(a[12]),
        .O(a_IBUF[12]));
  IBUF \a_IBUF[13]_inst 
       (.I(a[13]),
        .O(a_IBUF[13]));
  IBUF \a_IBUF[14]_inst 
       (.I(a[14]),
        .O(a_IBUF[14]));
  IBUF \a_IBUF[15]_inst 
       (.I(a[15]),
        .O(a_IBUF[15]));
  IBUF \a_IBUF[16]_inst 
       (.I(a[16]),
        .O(a_IBUF[16]));
  IBUF \a_IBUF[17]_inst 
       (.I(a[17]),
        .O(a_IBUF[17]));
  IBUF \a_IBUF[18]_inst 
       (.I(a[18]),
        .O(a_IBUF[18]));
  IBUF \a_IBUF[19]_inst 
       (.I(a[19]),
        .O(a_IBUF[19]));
  IBUF \a_IBUF[1]_inst 
       (.I(a[1]),
        .O(a_IBUF[1]));
  IBUF \a_IBUF[20]_inst 
       (.I(a[20]),
        .O(a_IBUF[20]));
  IBUF \a_IBUF[21]_inst 
       (.I(a[21]),
        .O(a_IBUF[21]));
  IBUF \a_IBUF[22]_inst 
       (.I(a[22]),
        .O(a_IBUF[22]));
  IBUF \a_IBUF[23]_inst 
       (.I(a[23]),
        .O(a_IBUF[23]));
  IBUF \a_IBUF[24]_inst 
       (.I(a[24]),
        .O(a_IBUF[24]));
  IBUF \a_IBUF[25]_inst 
       (.I(a[25]),
        .O(a_IBUF[25]));
  IBUF \a_IBUF[26]_inst 
       (.I(a[26]),
        .O(a_IBUF[26]));
  IBUF \a_IBUF[27]_inst 
       (.I(a[27]),
        .O(a_IBUF[27]));
  IBUF \a_IBUF[28]_inst 
       (.I(a[28]),
        .O(a_IBUF[28]));
  IBUF \a_IBUF[29]_inst 
       (.I(a[29]),
        .O(a_IBUF[29]));
  IBUF \a_IBUF[2]_inst 
       (.I(a[2]),
        .O(a_IBUF[2]));
  IBUF \a_IBUF[30]_inst 
       (.I(a[30]),
        .O(a_IBUF[30]));
  IBUF \a_IBUF[31]_inst 
       (.I(a[31]),
        .O(a_IBUF[31]));
  IBUF \a_IBUF[3]_inst 
       (.I(a[3]),
        .O(a_IBUF[3]));
  IBUF \a_IBUF[4]_inst 
       (.I(a[4]),
        .O(a_IBUF[4]));
  IBUF \a_IBUF[5]_inst 
       (.I(a[5]),
        .O(a_IBUF[5]));
  IBUF \a_IBUF[6]_inst 
       (.I(a[6]),
        .O(a_IBUF[6]));
  IBUF \a_IBUF[7]_inst 
       (.I(a[7]),
        .O(a_IBUF[7]));
  IBUF \a_IBUF[8]_inst 
       (.I(a[8]),
        .O(a_IBUF[8]));
  IBUF \a_IBUF[9]_inst 
       (.I(a[9]),
        .O(a_IBUF[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    addsub_i_1
       (.I0(\endcount[4]_i_4_n_0 ),
        .I1(primopcode_IBUF[6]),
        .I2(secopcode_IBUF[3]),
        .I3(\endcount[4]_i_3_n_0 ),
        .O(addsub));
  FDRE #(
    .INIT(1'b0)) 
    addsub_reg
       (.C(clk_IBUF_BUFG),
        .CE(addsub),
        .D(secopcode_IBUF[2]),
        .Q(addsub_reg_n_0),
        .R(1'b0));
  IBUF \b_IBUF[0]_inst 
       (.I(b[0]),
        .O(b_IBUF[0]));
  IBUF \b_IBUF[10]_inst 
       (.I(b[10]),
        .O(b_IBUF[10]));
  IBUF \b_IBUF[11]_inst 
       (.I(b[11]),
        .O(b_IBUF[11]));
  IBUF \b_IBUF[12]_inst 
       (.I(b[12]),
        .O(b_IBUF[12]));
  IBUF \b_IBUF[13]_inst 
       (.I(b[13]),
        .O(b_IBUF[13]));
  IBUF \b_IBUF[14]_inst 
       (.I(b[14]),
        .O(b_IBUF[14]));
  IBUF \b_IBUF[15]_inst 
       (.I(b[15]),
        .O(b_IBUF[15]));
  IBUF \b_IBUF[16]_inst 
       (.I(b[16]),
        .O(b_IBUF[16]));
  IBUF \b_IBUF[17]_inst 
       (.I(b[17]),
        .O(b_IBUF[17]));
  IBUF \b_IBUF[18]_inst 
       (.I(b[18]),
        .O(b_IBUF[18]));
  IBUF \b_IBUF[19]_inst 
       (.I(b[19]),
        .O(b_IBUF[19]));
  IBUF \b_IBUF[1]_inst 
       (.I(b[1]),
        .O(b_IBUF[1]));
  IBUF \b_IBUF[20]_inst 
       (.I(b[20]),
        .O(b_IBUF[20]));
  IBUF \b_IBUF[21]_inst 
       (.I(b[21]),
        .O(b_IBUF[21]));
  IBUF \b_IBUF[22]_inst 
       (.I(b[22]),
        .O(b_IBUF[22]));
  IBUF \b_IBUF[23]_inst 
       (.I(b[23]),
        .O(b_IBUF[23]));
  IBUF \b_IBUF[24]_inst 
       (.I(b[24]),
        .O(b_IBUF[24]));
  IBUF \b_IBUF[25]_inst 
       (.I(b[25]),
        .O(b_IBUF[25]));
  IBUF \b_IBUF[26]_inst 
       (.I(b[26]),
        .O(b_IBUF[26]));
  IBUF \b_IBUF[27]_inst 
       (.I(b[27]),
        .O(b_IBUF[27]));
  IBUF \b_IBUF[28]_inst 
       (.I(b[28]),
        .O(b_IBUF[28]));
  IBUF \b_IBUF[29]_inst 
       (.I(b[29]),
        .O(b_IBUF[29]));
  IBUF \b_IBUF[2]_inst 
       (.I(b[2]),
        .O(b_IBUF[2]));
  IBUF \b_IBUF[30]_inst 
       (.I(b[30]),
        .O(b_IBUF[30]));
  IBUF \b_IBUF[31]_inst 
       (.I(b[31]),
        .O(b_IBUF[31]));
  IBUF \b_IBUF[3]_inst 
       (.I(b[3]),
        .O(b_IBUF[3]));
  IBUF \b_IBUF[4]_inst 
       (.I(b[4]),
        .O(b_IBUF[4]));
  IBUF \b_IBUF[5]_inst 
       (.I(b[5]),
        .O(b_IBUF[5]));
  IBUF \b_IBUF[6]_inst 
       (.I(b[6]),
        .O(b_IBUF[6]));
  IBUF \b_IBUF[7]_inst 
       (.I(b[7]),
        .O(b_IBUF[7]));
  IBUF \b_IBUF[8]_inst 
       (.I(b[8]),
        .O(b_IBUF[8]));
  IBUF \b_IBUF[9]_inst 
       (.I(b[9]),
        .O(b_IBUF[9]));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  LUT2 #(
    .INIT(4'h7)) 
    \count[0]_i_1 
       (.I0(\count[5]_i_6_n_0 ),
        .I1(\count_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \count[1]_i_1 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count[5]_i_6_n_0 ),
        .I2(\count_reg_n_0_[0] ),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'h60A0)) 
    \count[2]_i_1 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count[5]_i_6_n_0 ),
        .I3(\count_reg_n_0_[0] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h60A0A0A0)) 
    \count[3]_i_1 
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count[5]_i_6_n_0 ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[1] ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h60A0A0A0A0A0A0A0)) 
    \count[4]_i_1 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count[5]_i_6_n_0 ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[0] ),
        .I5(\count_reg_n_0_[2] ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000000080080000)) 
    \count[5]_i_1 
       (.I0(\count[5]_i_3_n_0 ),
        .I1(\count[5]_i_4_n_0 ),
        .I2(p_0_in[4]),
        .I3(endcount[4]),
        .I4(\count[5]_i_5_n_0 ),
        .I5(p_0_in[5]),
        .O(\count[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count[5]_i_10 
       (.I0(secopcode_IBUF[0]),
        .I1(secopcode_IBUF[1]),
        .I2(secopcode_IBUF[5]),
        .I3(primopcode_IBUF[5]),
        .O(\count[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h60A0A0A0A0A0A0A0)) 
    \count[5]_i_2 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[4] ),
        .I2(\count[5]_i_6_n_0 ),
        .I3(\count_reg_n_0_[2] ),
        .I4(\count[5]_i_7_n_0 ),
        .I5(\count_reg_n_0_[3] ),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h09336000)) 
    \count[5]_i_3 
       (.I0(\count_reg_n_0_[1] ),
        .I1(endcount[1]),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count[5]_i_6_n_0 ),
        .I4(endcount[0]),
        .O(\count[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4C80B37F)) 
    \count[5]_i_4 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[5]_i_6_n_0 ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(endcount[2]),
        .O(\count[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A55AA5595555555)) 
    \count[5]_i_5 
       (.I0(endcount[3]),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count[5]_i_6_n_0 ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count_reg_n_0_[3] ),
        .O(\count[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \count[5]_i_6 
       (.I0(\count[5]_i_8_n_0 ),
        .I1(\count[5]_i_9_n_0 ),
        .I2(primopcode_IBUF[3]),
        .I3(secopcode_IBUF[2]),
        .I4(\count[5]_i_10_n_0 ),
        .O(\count[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \count[5]_i_7 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[5]_i_8_n_0 ),
        .I2(\count[5]_i_9_n_0 ),
        .I3(primopcode_IBUF[3]),
        .I4(\endcount[4]_i_8_n_0 ),
        .I5(\count_reg_n_0_[1] ),
        .O(\count[5]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \count[5]_i_8 
       (.I0(primopcode_IBUF[6]),
        .I1(\endcount[4]_i_4_n_0 ),
        .I2(\endcount[4]_i_3_n_0 ),
        .O(\count[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \count[5]_i_9 
       (.I0(primopcode_IBUF[1]),
        .I1(primopcode_IBUF[0]),
        .I2(primopcode_IBUF[6]),
        .I3(secopcode_IBUF[4]),
        .I4(\endcount[4]_i_6_n_0 ),
        .O(\count[5]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\count_reg_n_0_[0] ),
        .R(\count[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\count_reg_n_0_[1] ),
        .R(\count[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\count_reg_n_0_[2] ),
        .R(\count[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\count_reg_n_0_[3] ),
        .R(\count[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\count_reg_n_0_[4] ),
        .R(\count[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\count_reg_n_0_[5] ),
        .R(\count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAE0000)) 
    \endcount[0]_i_1 
       (.I0(\endcount_reg_n_0_[0] ),
        .I1(primopcode_IBUF[6]),
        .I2(\endcount[4]_i_4_n_0 ),
        .I3(\endcount[4]_i_3_n_0 ),
        .I4(\endcount[4]_i_2_n_0 ),
        .O(endcount[0]));
  LUT6 #(
    .INIT(64'hFFFFFFF3555555D1)) 
    \endcount[1]_i_1 
       (.I0(\endcount[4]_i_2_n_0 ),
        .I1(primopcode_IBUF[6]),
        .I2(secopcode_IBUF[3]),
        .I3(\endcount[4]_i_4_n_0 ),
        .I4(\endcount[4]_i_3_n_0 ),
        .I5(\endcount_reg_n_0_[1] ),
        .O(endcount[1]));
  LUT6 #(
    .INIT(64'hCCCCCCFC000000A0)) 
    \endcount[2]_i_1 
       (.I0(secopcode_IBUF[3]),
        .I1(\endcount_reg_n_0_[2] ),
        .I2(primopcode_IBUF[6]),
        .I3(\endcount[4]_i_4_n_0 ),
        .I4(\endcount[4]_i_3_n_0 ),
        .I5(\endcount[4]_i_2_n_0 ),
        .O(endcount[2]));
  LUT6 #(
    .INIT(64'h888888F888888808)) 
    \endcount[3]_i_1 
       (.I0(\endcount[4]_i_2_n_0 ),
        .I1(\endcount_reg_n_0_[3] ),
        .I2(primopcode_IBUF[6]),
        .I3(\endcount[4]_i_4_n_0 ),
        .I4(\endcount[4]_i_3_n_0 ),
        .I5(secopcode_IBUF[3]),
        .O(endcount[3]));
  LUT6 #(
    .INIT(64'h888888C088888888)) 
    \endcount[4]_i_1 
       (.I0(\endcount_reg_n_0_[4] ),
        .I1(\endcount[4]_i_2_n_0 ),
        .I2(secopcode_IBUF[3]),
        .I3(\endcount[4]_i_3_n_0 ),
        .I4(\endcount[4]_i_4_n_0 ),
        .I5(primopcode_IBUF[6]),
        .O(endcount[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    \endcount[4]_i_2 
       (.I0(\endcount[4]_i_5_n_0 ),
        .I1(\endcount[4]_i_4_n_0 ),
        .I2(primopcode_IBUF[3]),
        .I3(\endcount[4]_i_6_n_0 ),
        .I4(\endcount[4]_i_7_n_0 ),
        .I5(\endcount[4]_i_8_n_0 ),
        .O(\endcount[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \endcount[4]_i_3 
       (.I0(primopcode_IBUF[5]),
        .I1(secopcode_IBUF[5]),
        .I2(secopcode_IBUF[1]),
        .I3(secopcode_IBUF[0]),
        .I4(primopcode_IBUF[3]),
        .O(\endcount[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \endcount[4]_i_4 
       (.I0(primopcode_IBUF[2]),
        .I1(primopcode_IBUF[4]),
        .I2(secopcode_IBUF[4]),
        .I3(secopcode_IBUF[6]),
        .I4(primopcode_IBUF[0]),
        .I5(primopcode_IBUF[1]),
        .O(\endcount[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \endcount[4]_i_5 
       (.I0(primopcode_IBUF[6]),
        .I1(secopcode_IBUF[3]),
        .O(\endcount[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \endcount[4]_i_6 
       (.I0(primopcode_IBUF[2]),
        .I1(primopcode_IBUF[4]),
        .I2(secopcode_IBUF[6]),
        .I3(secopcode_IBUF[3]),
        .O(\endcount[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \endcount[4]_i_7 
       (.I0(secopcode_IBUF[4]),
        .I1(primopcode_IBUF[6]),
        .I2(primopcode_IBUF[0]),
        .I3(primopcode_IBUF[1]),
        .O(\endcount[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \endcount[4]_i_8 
       (.I0(secopcode_IBUF[2]),
        .I1(primopcode_IBUF[5]),
        .I2(secopcode_IBUF[5]),
        .I3(secopcode_IBUF[1]),
        .I4(secopcode_IBUF[0]),
        .O(\endcount[4]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \endcount_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(endcount[0]),
        .Q(\endcount_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \endcount_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(endcount[1]),
        .Q(\endcount_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \endcount_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(endcount[2]),
        .Q(\endcount_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \endcount_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(endcount[3]),
        .Q(\endcount_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \endcount_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(endcount[4]),
        .Q(\endcount_reg_n_0_[4] ),
        .R(1'b0));
  OBUF \out_OBUF[0]_inst 
       (.I(out_OBUF[0]),
        .O(out[0]));
  OBUF \out_OBUF[10]_inst 
       (.I(out_OBUF[10]),
        .O(out[10]));
  OBUF \out_OBUF[11]_inst 
       (.I(out_OBUF[11]),
        .O(out[11]));
  OBUF \out_OBUF[12]_inst 
       (.I(out_OBUF[12]),
        .O(out[12]));
  OBUF \out_OBUF[13]_inst 
       (.I(out_OBUF[13]),
        .O(out[13]));
  OBUF \out_OBUF[14]_inst 
       (.I(out_OBUF[14]),
        .O(out[14]));
  OBUF \out_OBUF[15]_inst 
       (.I(out_OBUF[15]),
        .O(out[15]));
  OBUF \out_OBUF[16]_inst 
       (.I(out_OBUF[16]),
        .O(out[16]));
  OBUF \out_OBUF[17]_inst 
       (.I(out_OBUF[17]),
        .O(out[17]));
  OBUF \out_OBUF[18]_inst 
       (.I(out_OBUF[18]),
        .O(out[18]));
  OBUF \out_OBUF[19]_inst 
       (.I(out_OBUF[19]),
        .O(out[19]));
  OBUF \out_OBUF[1]_inst 
       (.I(out_OBUF[1]),
        .O(out[1]));
  OBUF \out_OBUF[20]_inst 
       (.I(out_OBUF[20]),
        .O(out[20]));
  OBUF \out_OBUF[21]_inst 
       (.I(out_OBUF[21]),
        .O(out[21]));
  OBUF \out_OBUF[22]_inst 
       (.I(out_OBUF[22]),
        .O(out[22]));
  OBUF \out_OBUF[23]_inst 
       (.I(out_OBUF[23]),
        .O(out[23]));
  OBUF \out_OBUF[24]_inst 
       (.I(out_OBUF[24]),
        .O(out[24]));
  OBUF \out_OBUF[25]_inst 
       (.I(out_OBUF[25]),
        .O(out[25]));
  OBUF \out_OBUF[26]_inst 
       (.I(out_OBUF[26]),
        .O(out[26]));
  OBUF \out_OBUF[27]_inst 
       (.I(out_OBUF[27]),
        .O(out[27]));
  OBUF \out_OBUF[28]_inst 
       (.I(out_OBUF[28]),
        .O(out[28]));
  OBUF \out_OBUF[29]_inst 
       (.I(out_OBUF[29]),
        .O(out[29]));
  OBUF \out_OBUF[2]_inst 
       (.I(out_OBUF[2]),
        .O(out[2]));
  OBUF \out_OBUF[30]_inst 
       (.I(out_OBUF[30]),
        .O(out[30]));
  OBUF \out_OBUF[31]_inst 
       (.I(out_OBUF[31]),
        .O(out[31]));
  OBUF \out_OBUF[3]_inst 
       (.I(out_OBUF[3]),
        .O(out[3]));
  OBUF \out_OBUF[4]_inst 
       (.I(out_OBUF[4]),
        .O(out[4]));
  OBUF \out_OBUF[5]_inst 
       (.I(out_OBUF[5]),
        .O(out[5]));
  OBUF \out_OBUF[6]_inst 
       (.I(out_OBUF[6]),
        .O(out[6]));
  OBUF \out_OBUF[7]_inst 
       (.I(out_OBUF[7]),
        .O(out[7]));
  OBUF \out_OBUF[8]_inst 
       (.I(out_OBUF[8]),
        .O(out[8]));
  OBUF \out_OBUF[9]_inst 
       (.I(out_OBUF[9]),
        .O(out[9]));
  IBUF \primopcode_IBUF[0]_inst 
       (.I(primopcode[0]),
        .O(primopcode_IBUF[0]));
  IBUF \primopcode_IBUF[1]_inst 
       (.I(primopcode[1]),
        .O(primopcode_IBUF[1]));
  IBUF \primopcode_IBUF[2]_inst 
       (.I(primopcode[2]),
        .O(primopcode_IBUF[2]));
  IBUF \primopcode_IBUF[3]_inst 
       (.I(primopcode[3]),
        .O(primopcode_IBUF[3]));
  IBUF \primopcode_IBUF[4]_inst 
       (.I(primopcode[4]),
        .O(primopcode_IBUF[4]));
  IBUF \primopcode_IBUF[5]_inst 
       (.I(primopcode[5]),
        .O(primopcode_IBUF[5]));
  IBUF \primopcode_IBUF[6]_inst 
       (.I(primopcode[6]),
        .O(primopcode_IBUF[6]));
  IBUF \secopcode_IBUF[0]_inst 
       (.I(secopcode[0]),
        .O(secopcode_IBUF[0]));
  IBUF \secopcode_IBUF[1]_inst 
       (.I(secopcode[1]),
        .O(secopcode_IBUF[1]));
  IBUF \secopcode_IBUF[2]_inst 
       (.I(secopcode[2]),
        .O(secopcode_IBUF[2]));
  IBUF \secopcode_IBUF[3]_inst 
       (.I(secopcode[3]),
        .O(secopcode_IBUF[3]));
  IBUF \secopcode_IBUF[4]_inst 
       (.I(secopcode[4]),
        .O(secopcode_IBUF[4]));
  IBUF \secopcode_IBUF[5]_inst 
       (.I(secopcode[5]),
        .O(secopcode_IBUF[5]));
  IBUF \secopcode_IBUF[6]_inst 
       (.I(secopcode[6]),
        .O(secopcode_IBUF[6]));
  LUT5 #(
    .INIT(32'h75FF7500)) 
    \sel[0]_i_1 
       (.I0(primopcode_IBUF[6]),
        .I1(secopcode_IBUF[2]),
        .I2(secopcode_IBUF[3]),
        .I3(sel),
        .I4(\sel_reg_n_0_[0] ),
        .O(\sel[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \sel[1]_i_1 
       (.I0(secopcode_IBUF[3]),
        .I1(secopcode_IBUF[2]),
        .I2(primopcode_IBUF[6]),
        .I3(sel),
        .I4(\sel_reg_n_0_[1] ),
        .O(\sel[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sel_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\sel[0]_i_1_n_0 ),
        .Q(\sel_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sel_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\sel[1]_i_1_n_0 ),
        .Q(\sel_reg_n_0_[1] ),
        .R(1'b0));
  OBUF valid_OBUF_inst
       (.I(valid_OBUF),
        .O(valid));
  LUT5 #(
    .INIT(32'h00004300)) 
    valid_i_1
       (.I0(secopcode_IBUF[2]),
        .I1(secopcode_IBUF[6]),
        .I2(secopcode_IBUF[4]),
        .I3(valid_i_2_n_0),
        .I4(valid_i_3_n_0),
        .O(sel));
  LUT5 #(
    .INIT(32'h00042000)) 
    valid_i_2
       (.I0(primopcode_IBUF[4]),
        .I1(primopcode_IBUF[3]),
        .I2(primopcode_IBUF[1]),
        .I3(primopcode_IBUF[0]),
        .I4(primopcode_IBUF[2]),
        .O(valid_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFADFFFFFFFFFFAD)) 
    valid_i_3
       (.I0(secopcode_IBUF[6]),
        .I1(secopcode_IBUF[3]),
        .I2(primopcode_IBUF[0]),
        .I3(\count[5]_i_10_n_0 ),
        .I4(primopcode_IBUF[4]),
        .I5(primopcode_IBUF[6]),
        .O(valid_i_3_n_0));
  FDSE #(
    .INIT(1'b1)) 
    valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(1'b0),
        .Q(valid_OBUF),
        .S(\count[5]_i_1_n_0 ));
  singleaddsub z1
       (.a(a_IBUF),
        .b(b_IBUF),
        .clk(clk_IBUF_BUFG),
        .invalid(NLW_z1_invalid_UNCONNECTED),
        .opbit(addsub_reg_n_0),
        .out(out1));
  singlemul z2
       (.a(a_IBUF),
        .b(b_IBUF),
        .clk(clk_IBUF_BUFG),
        .invalid2(NLW_z2_invalid2_UNCONNECTED),
        .out(out2),
        .overflow1(NLW_z2_overflow1_UNCONNECTED),
        .zero2(NLW_z2_zero2_UNCONNECTED));
  singlediv z3
       (.a(a_IBUF),
        .b(b_IBUF),
        .clk(clk_IBUF_BUFG),
        .out(out3));
  mux32 z5
       (.i0(out1),
        .i1(out2),
        .i2(out3),
        .i3(NLW_z5_i3_UNCONNECTED[31:0]),
        .out(out_OBUF),
        .s({\sel_reg_n_0_[1] ,\sel_reg_n_0_[0] }));
endmodule

module mux32
   (i0,
    i1,
    i2,
    i3,
    s,
    out);
  input [31:0]i0;
  input [31:0]i1;
  input [31:0]i2;
  input [31:0]i3;
  input [1:0]s;
  output [31:0]out;

  wire [31:0]i0;
  wire [31:0]i1;
  wire [31:0]i2;
  wire [31:0]out;
  wire [1:0]s;

  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[0]_INST_0 
       (.I0(i1[0]),
        .I1(i0[0]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[0]),
        .O(out[0]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[10]_INST_0 
       (.I0(i1[10]),
        .I1(i0[10]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[10]),
        .O(out[10]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[11]_INST_0 
       (.I0(i1[11]),
        .I1(i0[11]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[11]),
        .O(out[11]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[12]_INST_0 
       (.I0(i1[12]),
        .I1(i0[12]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[12]),
        .O(out[12]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[13]_INST_0 
       (.I0(i1[13]),
        .I1(i0[13]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[13]),
        .O(out[13]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[14]_INST_0 
       (.I0(i1[14]),
        .I1(i0[14]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[14]),
        .O(out[14]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[15]_INST_0 
       (.I0(i1[15]),
        .I1(i0[15]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[15]),
        .O(out[15]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[16]_INST_0 
       (.I0(i1[16]),
        .I1(i0[16]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[16]),
        .O(out[16]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[17]_INST_0 
       (.I0(i1[17]),
        .I1(i0[17]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[17]),
        .O(out[17]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[18]_INST_0 
       (.I0(i1[18]),
        .I1(i0[18]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[18]),
        .O(out[18]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[19]_INST_0 
       (.I0(i1[19]),
        .I1(i0[19]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[19]),
        .O(out[19]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[1]_INST_0 
       (.I0(i1[1]),
        .I1(i0[1]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[1]),
        .O(out[1]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[20]_INST_0 
       (.I0(i1[20]),
        .I1(i0[20]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[20]),
        .O(out[20]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[21]_INST_0 
       (.I0(i1[21]),
        .I1(i0[21]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[21]),
        .O(out[21]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[22]_INST_0 
       (.I0(i1[22]),
        .I1(i0[22]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[22]),
        .O(out[22]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[23]_INST_0 
       (.I0(i1[23]),
        .I1(i0[23]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[23]),
        .O(out[23]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[24]_INST_0 
       (.I0(i1[24]),
        .I1(i0[24]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[24]),
        .O(out[24]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[25]_INST_0 
       (.I0(i1[25]),
        .I1(i0[25]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[25]),
        .O(out[25]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[26]_INST_0 
       (.I0(i1[26]),
        .I1(i0[26]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[26]),
        .O(out[26]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[27]_INST_0 
       (.I0(i1[27]),
        .I1(i0[27]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[27]),
        .O(out[27]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[28]_INST_0 
       (.I0(i1[28]),
        .I1(i0[28]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[28]),
        .O(out[28]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[29]_INST_0 
       (.I0(i1[29]),
        .I1(i0[29]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[29]),
        .O(out[29]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[2]_INST_0 
       (.I0(i1[2]),
        .I1(i0[2]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[2]),
        .O(out[2]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[30]_INST_0 
       (.I0(i1[30]),
        .I1(i0[30]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[30]),
        .O(out[30]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[31]_INST_0 
       (.I0(i1[31]),
        .I1(i0[31]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[31]),
        .O(out[31]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[3]_INST_0 
       (.I0(i1[3]),
        .I1(i0[3]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[3]),
        .O(out[3]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[4]_INST_0 
       (.I0(i1[4]),
        .I1(i0[4]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[4]),
        .O(out[4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[5]_INST_0 
       (.I0(i1[5]),
        .I1(i0[5]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[5]),
        .O(out[5]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[6]_INST_0 
       (.I0(i1[6]),
        .I1(i0[6]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[7]_INST_0 
       (.I0(i1[7]),
        .I1(i0[7]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[7]),
        .O(out[7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[8]_INST_0 
       (.I0(i1[8]),
        .I1(i0[8]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[8]),
        .O(out[8]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \out[9]_INST_0 
       (.I0(i1[9]),
        .I1(i0[9]),
        .I2(s[1]),
        .I3(s[0]),
        .I4(i2[9]),
        .O(out[9]));
endmodule

module singleaddsub
   (a,
    b,
    opbit,
    clk,
    out,
    invalid);
  input [31:0]a;
  input [31:0]b;
  input opbit;
  input clk;
  output [31:0]out;
  output invalid;

  wire [31:0]a;
  wire [31:0]b;
  wire carrya;
  wire clk;
  wire [4:0]co46_out;
  wire [4:0]count;
  wire \count[0]_i_2_n_0 ;
  wire \count[0]_i_3_n_0 ;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[1]_i_2_n_0 ;
  wire \count[1]_i_3_n_0 ;
  wire \count[1]_i_4_n_0 ;
  wire \count[1]_i_5_n_0 ;
  wire \count[1]_i_6_n_0 ;
  wire \count[2]_i_2_n_0 ;
  wire \count[2]_i_3_n_0 ;
  wire \count[2]_i_4_n_0 ;
  wire \count[2]_i_5_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire [7:0]d;
  wire [7:0]d0_in;
  wire [7:0]d1;
  wire \d[3]_i_2_n_0 ;
  wire \d[3]_i_3_n_0 ;
  wire \d[3]_i_4_n_0 ;
  wire \d[3]_i_5_n_0 ;
  wire \d[3]_i_6_n_0 ;
  wire \d[3]_i_7_n_0 ;
  wire \d[3]_i_8_n_0 ;
  wire \d[3]_i_9_n_0 ;
  wire \d[7]_i_1_n_0 ;
  wire \d[7]_i_3_n_0 ;
  wire \d[7]_i_4_n_0 ;
  wire \d[7]_i_5_n_0 ;
  wire \d[7]_i_6_n_0 ;
  wire \d[7]_i_7_n_0 ;
  wire \d[7]_i_8_n_0 ;
  wire \d[7]_i_9_n_0 ;
  wire \d_reg[3]_i_1_n_0 ;
  wire eop;
  wire eop1;
  wire eopa;
  wire equal1_reg_srl2_n_0;
  wire equal2;
  wire [22:0]mant;
  wire \mantissaa1_reg[0]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[0]_srl2_n_0 ;
  wire \mantissaa1_reg[10]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[10]_srl2_n_0 ;
  wire \mantissaa1_reg[11]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[11]_srl2_n_0 ;
  wire \mantissaa1_reg[12]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[12]_srl2_n_0 ;
  wire \mantissaa1_reg[13]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[13]_srl2_n_0 ;
  wire \mantissaa1_reg[14]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[14]_srl2_n_0 ;
  wire \mantissaa1_reg[15]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[15]_srl2_n_0 ;
  wire \mantissaa1_reg[16]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[16]_srl2_n_0 ;
  wire \mantissaa1_reg[17]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[17]_srl2_n_0 ;
  wire \mantissaa1_reg[18]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[18]_srl2_n_0 ;
  wire \mantissaa1_reg[19]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[19]_srl2_n_0 ;
  wire \mantissaa1_reg[1]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[1]_srl2_n_0 ;
  wire \mantissaa1_reg[20]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[20]_srl2_n_0 ;
  wire \mantissaa1_reg[21]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[21]_srl2_n_0 ;
  wire \mantissaa1_reg[22]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[22]_srl2_n_0 ;
  wire \mantissaa1_reg[2]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[2]_srl2_n_0 ;
  wire \mantissaa1_reg[3]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[3]_srl2_n_0 ;
  wire \mantissaa1_reg[4]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[4]_srl2_n_0 ;
  wire \mantissaa1_reg[5]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[5]_srl2_n_0 ;
  wire \mantissaa1_reg[6]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[6]_srl2_n_0 ;
  wire \mantissaa1_reg[7]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[7]_srl2_n_0 ;
  wire \mantissaa1_reg[8]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[8]_srl2_n_0 ;
  wire \mantissaa1_reg[9]_srl2_i_1_n_0 ;
  wire \mantissaa1_reg[9]_srl2_n_0 ;
  wire [22:0]mantissaanew;
  wire [22:0]mantissab1;
  wire \mantissab[0]_i_1_n_0 ;
  wire \mantissab[10]_i_1_n_0 ;
  wire \mantissab[11]_i_1_n_0 ;
  wire \mantissab[12]_i_1_n_0 ;
  wire \mantissab[13]_i_1_n_0 ;
  wire \mantissab[14]_i_1_n_0 ;
  wire \mantissab[15]_i_1_n_0 ;
  wire \mantissab[16]_i_1_n_0 ;
  wire \mantissab[17]_i_1_n_0 ;
  wire \mantissab[18]_i_1_n_0 ;
  wire \mantissab[19]_i_1_n_0 ;
  wire \mantissab[1]_i_1_n_0 ;
  wire \mantissab[20]_i_1_n_0 ;
  wire \mantissab[21]_i_1_n_0 ;
  wire \mantissab[22]_i_10_n_0 ;
  wire \mantissab[22]_i_11_n_0 ;
  wire \mantissab[22]_i_12_n_0 ;
  wire \mantissab[22]_i_13_n_0 ;
  wire \mantissab[22]_i_14_n_0 ;
  wire \mantissab[22]_i_15_n_0 ;
  wire \mantissab[22]_i_16_n_0 ;
  wire \mantissab[22]_i_17_n_0 ;
  wire \mantissab[22]_i_18_n_0 ;
  wire \mantissab[22]_i_19_n_0 ;
  wire \mantissab[22]_i_1_n_0 ;
  wire \mantissab[22]_i_20_n_0 ;
  wire \mantissab[22]_i_22_n_0 ;
  wire \mantissab[22]_i_23_n_0 ;
  wire \mantissab[22]_i_24_n_0 ;
  wire \mantissab[22]_i_25_n_0 ;
  wire \mantissab[22]_i_26_n_0 ;
  wire \mantissab[22]_i_27_n_0 ;
  wire \mantissab[22]_i_28_n_0 ;
  wire \mantissab[22]_i_29_n_0 ;
  wire \mantissab[22]_i_31_n_0 ;
  wire \mantissab[22]_i_32_n_0 ;
  wire \mantissab[22]_i_33_n_0 ;
  wire \mantissab[22]_i_34_n_0 ;
  wire \mantissab[22]_i_35_n_0 ;
  wire \mantissab[22]_i_36_n_0 ;
  wire \mantissab[22]_i_37_n_0 ;
  wire \mantissab[22]_i_38_n_0 ;
  wire \mantissab[22]_i_39_n_0 ;
  wire \mantissab[22]_i_40_n_0 ;
  wire \mantissab[22]_i_41_n_0 ;
  wire \mantissab[22]_i_42_n_0 ;
  wire \mantissab[22]_i_43_n_0 ;
  wire \mantissab[22]_i_44_n_0 ;
  wire \mantissab[22]_i_45_n_0 ;
  wire \mantissab[22]_i_46_n_0 ;
  wire \mantissab[22]_i_5_n_0 ;
  wire \mantissab[22]_i_6_n_0 ;
  wire \mantissab[22]_i_7_n_0 ;
  wire \mantissab[22]_i_8_n_0 ;
  wire \mantissab[22]_i_9_n_0 ;
  wire \mantissab[2]_i_1_n_0 ;
  wire \mantissab[3]_i_1_n_0 ;
  wire \mantissab[4]_i_1_n_0 ;
  wire \mantissab[5]_i_1_n_0 ;
  wire \mantissab[6]_i_1_n_0 ;
  wire \mantissab[7]_i_1_n_0 ;
  wire \mantissab[8]_i_1_n_0 ;
  wire \mantissab[9]_i_1_n_0 ;
  wire \mantissab_reg[22]_i_21_n_0 ;
  wire \mantissab_reg[22]_i_2_n_0 ;
  wire \mantissab_reg[22]_i_30_n_0 ;
  wire \mantissab_reg[22]_i_3_n_0 ;
  wire \mantissab_reg[22]_i_4_n_0 ;
  wire [0:0]mantissabnew;
  wire [22:0]mantissabnew1;
  wire [22:0]mantissabshift;
  wire \mantissabshift[0]_i_1_n_0 ;
  wire \mantissabshift[0]_i_2_n_0 ;
  wire \mantissabshift[0]_i_3_n_0 ;
  wire \mantissabshift[0]_i_4_n_0 ;
  wire \mantissabshift[10]_i_1_n_0 ;
  wire \mantissabshift[10]_i_2_n_0 ;
  wire \mantissabshift[10]_i_3_n_0 ;
  wire \mantissabshift[10]_i_4_n_0 ;
  wire \mantissabshift[11]_i_1_n_0 ;
  wire \mantissabshift[11]_i_2_n_0 ;
  wire \mantissabshift[11]_i_3_n_0 ;
  wire \mantissabshift[12]_i_1_n_0 ;
  wire \mantissabshift[12]_i_2_n_0 ;
  wire \mantissabshift[12]_i_3_n_0 ;
  wire \mantissabshift[13]_i_1_n_0 ;
  wire \mantissabshift[13]_i_2_n_0 ;
  wire \mantissabshift[13]_i_3_n_0 ;
  wire \mantissabshift[14]_i_1_n_0 ;
  wire \mantissabshift[14]_i_2_n_0 ;
  wire \mantissabshift[14]_i_3_n_0 ;
  wire \mantissabshift[15]_i_1_n_0 ;
  wire \mantissabshift[15]_i_2_n_0 ;
  wire \mantissabshift[15]_i_3_n_0 ;
  wire \mantissabshift[16]_i_1_n_0 ;
  wire \mantissabshift[16]_i_2_n_0 ;
  wire \mantissabshift[16]_i_3_n_0 ;
  wire \mantissabshift[17]_i_1_n_0 ;
  wire \mantissabshift[17]_i_2_n_0 ;
  wire \mantissabshift[17]_i_3_n_0 ;
  wire \mantissabshift[18]_i_1_n_0 ;
  wire \mantissabshift[18]_i_2_n_0 ;
  wire \mantissabshift[18]_i_3_n_0 ;
  wire \mantissabshift[19]_i_1_n_0 ;
  wire \mantissabshift[19]_i_2_n_0 ;
  wire \mantissabshift[1]_i_1_n_0 ;
  wire \mantissabshift[1]_i_2_n_0 ;
  wire \mantissabshift[1]_i_3_n_0 ;
  wire \mantissabshift[1]_i_4_n_0 ;
  wire \mantissabshift[20]_i_1_n_0 ;
  wire \mantissabshift[20]_i_2_n_0 ;
  wire \mantissabshift[21]_i_1_n_0 ;
  wire \mantissabshift[21]_i_2_n_0 ;
  wire \mantissabshift[21]_i_3_n_0 ;
  wire \mantissabshift[22]_i_1_n_0 ;
  wire \mantissabshift[22]_i_2_n_0 ;
  wire \mantissabshift[2]_i_1_n_0 ;
  wire \mantissabshift[2]_i_2_n_0 ;
  wire \mantissabshift[2]_i_3_n_0 ;
  wire \mantissabshift[2]_i_4_n_0 ;
  wire \mantissabshift[3]_i_1_n_0 ;
  wire \mantissabshift[3]_i_2_n_0 ;
  wire \mantissabshift[3]_i_3_n_0 ;
  wire \mantissabshift[3]_i_4_n_0 ;
  wire \mantissabshift[4]_i_1_n_0 ;
  wire \mantissabshift[4]_i_2_n_0 ;
  wire \mantissabshift[4]_i_3_n_0 ;
  wire \mantissabshift[5]_i_1_n_0 ;
  wire \mantissabshift[5]_i_2_n_0 ;
  wire \mantissabshift[5]_i_3_n_0 ;
  wire \mantissabshift[6]_i_1_n_0 ;
  wire \mantissabshift[6]_i_2_n_0 ;
  wire \mantissabshift[6]_i_3_n_0 ;
  wire \mantissabshift[7]_i_1_n_0 ;
  wire \mantissabshift[7]_i_2_n_0 ;
  wire \mantissabshift[7]_i_3_n_0 ;
  wire \mantissabshift[7]_i_4_n_0 ;
  wire \mantissabshift[8]_i_1_n_0 ;
  wire \mantissabshift[8]_i_2_n_0 ;
  wire \mantissabshift[8]_i_3_n_0 ;
  wire \mantissabshift[8]_i_4_n_0 ;
  wire \mantissabshift[9]_i_1_n_0 ;
  wire \mantissabshift[9]_i_2_n_0 ;
  wire \mantissabshift[9]_i_3_n_0 ;
  wire \mantissabshift[9]_i_4_n_0 ;
  wire opbit;
  wire opbit1;
  wire [31:0]out;
  wire [7:0]out0;
  wire \out[30]_i_2_n_0 ;
  wire \outexponent3_reg[0]_srl3_i_1_n_0 ;
  wire \outexponent3_reg[0]_srl3_n_0 ;
  wire \outexponent3_reg[1]_srl3_i_1_n_0 ;
  wire \outexponent3_reg[1]_srl3_n_0 ;
  wire \outexponent3_reg[2]_srl3_i_1_n_0 ;
  wire \outexponent3_reg[2]_srl3_n_0 ;
  wire \outexponent3_reg[3]_srl3_i_1_n_0 ;
  wire \outexponent3_reg[3]_srl3_n_0 ;
  wire \outexponent3_reg[4]_srl3_i_1_n_0 ;
  wire \outexponent3_reg[4]_srl3_n_0 ;
  wire \outexponent3_reg[5]_srl3_i_1_n_0 ;
  wire \outexponent3_reg[5]_srl3_n_0 ;
  wire \outexponent3_reg[6]_srl3_i_1_n_0 ;
  wire \outexponent3_reg[6]_srl3_n_0 ;
  wire \outexponent3_reg[7]_srl3_i_1_n_0 ;
  wire \outexponent3_reg[7]_srl3_n_0 ;
  wire [7:0]outexponent4;
  wire [22:0]outmantissa;
  wire \outmantissa[0]_i_1_n_0 ;
  wire \outmantissa[10]_i_1_n_0 ;
  wire \outmantissa[10]_i_2_n_0 ;
  wire \outmantissa[11]_i_1_n_0 ;
  wire \outmantissa[11]_i_2_n_0 ;
  wire \outmantissa[12]_i_1_n_0 ;
  wire \outmantissa[12]_i_2_n_0 ;
  wire \outmantissa[13]_i_1_n_0 ;
  wire \outmantissa[13]_i_2_n_0 ;
  wire \outmantissa[13]_i_4_n_0 ;
  wire \outmantissa[13]_i_5_n_0 ;
  wire \outmantissa[13]_i_6_n_0 ;
  wire \outmantissa[13]_i_7_n_0 ;
  wire \outmantissa[14]_i_1_n_0 ;
  wire \outmantissa[14]_i_2_n_0 ;
  wire \outmantissa[15]_i_1_n_0 ;
  wire \outmantissa[15]_i_2_n_0 ;
  wire \outmantissa[16]_i_1_n_0 ;
  wire \outmantissa[16]_i_2_n_0 ;
  wire \outmantissa[17]_i_1_n_0 ;
  wire \outmantissa[17]_i_2_n_0 ;
  wire \outmantissa[17]_i_4_n_0 ;
  wire \outmantissa[17]_i_5_n_0 ;
  wire \outmantissa[17]_i_6_n_0 ;
  wire \outmantissa[17]_i_7_n_0 ;
  wire \outmantissa[18]_i_1_n_0 ;
  wire \outmantissa[18]_i_2_n_0 ;
  wire \outmantissa[19]_i_1_n_0 ;
  wire \outmantissa[19]_i_2_n_0 ;
  wire \outmantissa[1]_i_1_n_0 ;
  wire \outmantissa[1]_i_2_n_0 ;
  wire \outmantissa[20]_i_1_n_0 ;
  wire \outmantissa[20]_i_2_n_0 ;
  wire \outmantissa[21]_i_1_n_0 ;
  wire \outmantissa[21]_i_2_n_0 ;
  wire \outmantissa[21]_i_4_n_0 ;
  wire \outmantissa[21]_i_5_n_0 ;
  wire \outmantissa[21]_i_6_n_0 ;
  wire \outmantissa[21]_i_7_n_0 ;
  wire \outmantissa[22]_i_10_n_0 ;
  wire \outmantissa[22]_i_11_n_0 ;
  wire \outmantissa[22]_i_12_n_0 ;
  wire \outmantissa[22]_i_14_n_0 ;
  wire \outmantissa[22]_i_15_n_0 ;
  wire \outmantissa[22]_i_16_n_0 ;
  wire \outmantissa[22]_i_17_n_0 ;
  wire \outmantissa[22]_i_18_n_0 ;
  wire \outmantissa[22]_i_19_n_0 ;
  wire \outmantissa[22]_i_1_n_0 ;
  wire \outmantissa[22]_i_20_n_0 ;
  wire \outmantissa[22]_i_21_n_0 ;
  wire \outmantissa[22]_i_22_n_0 ;
  wire \outmantissa[22]_i_3_n_0 ;
  wire \outmantissa[22]_i_4_n_0 ;
  wire \outmantissa[22]_i_5_n_0 ;
  wire \outmantissa[22]_i_6_n_0 ;
  wire \outmantissa[22]_i_7_n_0 ;
  wire \outmantissa[22]_i_8_n_0 ;
  wire \outmantissa[22]_i_9_n_0 ;
  wire \outmantissa[2]_i_1_n_0 ;
  wire \outmantissa[2]_i_2_n_0 ;
  wire \outmantissa[3]_i_1_n_0 ;
  wire \outmantissa[3]_i_2_n_0 ;
  wire \outmantissa[4]_i_1_n_0 ;
  wire \outmantissa[4]_i_2_n_0 ;
  wire \outmantissa[5]_i_10_n_0 ;
  wire \outmantissa[5]_i_1_n_0 ;
  wire \outmantissa[5]_i_2_n_0 ;
  wire \outmantissa[5]_i_5_n_0 ;
  wire \outmantissa[5]_i_6_n_0 ;
  wire \outmantissa[5]_i_7_n_0 ;
  wire \outmantissa[5]_i_8_n_0 ;
  wire \outmantissa[6]_i_1_n_0 ;
  wire \outmantissa[6]_i_2_n_0 ;
  wire \outmantissa[7]_i_1_n_0 ;
  wire \outmantissa[7]_i_2_n_0 ;
  wire \outmantissa[8]_i_1_n_0 ;
  wire \outmantissa[8]_i_2_n_0 ;
  wire \outmantissa[9]_i_1_n_0 ;
  wire \outmantissa[9]_i_2_n_0 ;
  wire \outmantissa[9]_i_4_n_0 ;
  wire \outmantissa[9]_i_5_n_0 ;
  wire \outmantissa[9]_i_6_n_0 ;
  wire \outmantissa[9]_i_7_n_0 ;
  wire \outmantissa_reg[13]_i_3_n_0 ;
  wire \outmantissa_reg[13]_i_8_n_0 ;
  wire \outmantissa_reg[17]_i_3_n_0 ;
  wire \outmantissa_reg[17]_i_8_n_0 ;
  wire \outmantissa_reg[21]_i_3_n_0 ;
  wire \outmantissa_reg[21]_i_8_n_0 ;
  wire \outmantissa_reg[5]_i_3_n_0 ;
  wire \outmantissa_reg[5]_i_9_n_0 ;
  wire \outmantissa_reg[9]_i_3_n_0 ;
  wire \outmantissa_reg[9]_i_8_n_0 ;
  wire [22:0]outmantissaa;
  wire outsign4_reg_srl4_i_1_n_0;
  wire outsign4_reg_srl4_n_0;
  wire shift;
  wire shift_i_1_n_0;
  wire signa;
  wire signb;
  wire stickybit;
  wire stickybit_i_2_n_0;
  wire stickybit_i_3_n_0;
  wire stickybit_i_4_n_0;
  wire stickybit_i_5_n_0;
  wire stickybit_i_6_n_0;
  wire stickybit_i_7_n_0;
  wire stickybit_i_8_n_0;
  wire stickybit_i_9_n_0;
  wire stickybit_reg_i_1_n_0;
  wire [2:0]\NLW_d_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[7]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_mantissab_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissab_reg[22]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_mantissab_reg[22]_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissab_reg[22]_i_21_O_UNCONNECTED ;
  wire [2:0]\NLW_mantissab_reg[22]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissab_reg[22]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_mantissab_reg[22]_i_30_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissab_reg[22]_i_30_O_UNCONNECTED ;
  wire [2:0]\NLW_mantissab_reg[22]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissab_reg[22]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[13]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[13]_i_8_CO_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[17]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[17]_i_8_CO_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[21]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[21]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_outmantissa_reg[22]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_outmantissa_reg[22]_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_outmantissa_reg[22]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[5]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[5]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[9]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_outmantissa_reg[9]_i_8_CO_UNCONNECTED ;
  wire [2:0]NLW_stickybit_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_stickybit_reg_i_1_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF0FFF0F8)) 
    \count[0]_i_1 
       (.I0(\count[0]_i_2_n_0 ),
        .I1(\count[0]_i_3_n_0 ),
        .I2(\count[0]_i_4_n_0 ),
        .I3(mant[0]),
        .I4(mant[1]),
        .O(co46_out[0]));
  LUT3 #(
    .INIT(8'h01)) 
    \count[0]_i_2 
       (.I0(mant[6]),
        .I1(mant[4]),
        .I2(mant[2]),
        .O(\count[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFF54)) 
    \count[0]_i_3 
       (.I0(mant[10]),
        .I1(\count[0]_i_5_n_0 ),
        .I2(mant[11]),
        .I3(mant[7]),
        .I4(mant[9]),
        .I5(mant[8]),
        .O(\count[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10101110)) 
    \count[0]_i_4 
       (.I0(mant[2]),
        .I1(mant[0]),
        .I2(mant[3]),
        .I3(mant[5]),
        .I4(mant[4]),
        .O(\count[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \count[0]_i_5 
       (.I0(mant[13]),
        .I1(mant[15]),
        .I2(\count[0]_i_6_n_0 ),
        .I3(mant[16]),
        .I4(mant[14]),
        .I5(mant[12]),
        .O(\count[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551011)) 
    \count[0]_i_6 
       (.I0(mant[18]),
        .I1(mant[20]),
        .I2(mant[21]),
        .I3(mant[22]),
        .I4(mant[19]),
        .I5(mant[17]),
        .O(\count[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE0000EEFE0000)) 
    \count[1]_i_1 
       (.I0(mant[2]),
        .I1(mant[3]),
        .I2(\count[1]_i_2_n_0 ),
        .I3(mant[5]),
        .I4(\count[1]_i_3_n_0 ),
        .I5(mant[4]),
        .O(co46_out[1]));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \count[1]_i_2 
       (.I0(\count[1]_i_4_n_0 ),
        .I1(mant[8]),
        .I2(mant[9]),
        .I3(mant[7]),
        .I4(mant[6]),
        .O(\count[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count[1]_i_3 
       (.I0(mant[0]),
        .I1(mant[1]),
        .O(\count[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \count[1]_i_4 
       (.I0(\count[1]_i_5_n_0 ),
        .I1(\count[1]_i_6_n_0 ),
        .I2(mant[15]),
        .I3(mant[14]),
        .I4(mant[11]),
        .I5(mant[10]),
        .O(\count[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[1]_i_5 
       (.I0(mant[12]),
        .I1(mant[13]),
        .O(\count[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    \count[1]_i_6 
       (.I0(mant[17]),
        .I1(mant[16]),
        .I2(mant[18]),
        .I3(mant[19]),
        .I4(mant[20]),
        .I5(mant[21]),
        .O(\count[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00EF00EE00)) 
    \count[2]_i_1 
       (.I0(mant[5]),
        .I1(\count[2]_i_2_n_0 ),
        .I2(\count[2]_i_3_n_0 ),
        .I3(\count[2]_i_4_n_0 ),
        .I4(\count[2]_i_5_n_0 ),
        .I5(mant[7]),
        .O(co46_out[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \count[2]_i_2 
       (.I0(mant[4]),
        .I1(mant[6]),
        .O(\count[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count[2]_i_3 
       (.I0(mant[11]),
        .I1(mant[9]),
        .I2(mant[10]),
        .I3(mant[8]),
        .O(\count[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count[2]_i_4 
       (.I0(mant[1]),
        .I1(mant[0]),
        .I2(mant[3]),
        .I3(mant[2]),
        .O(\count[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \count[2]_i_5 
       (.I0(mant[18]),
        .I1(mant[19]),
        .I2(mant[16]),
        .I3(mant[17]),
        .I4(\count[4]_i_3_n_0 ),
        .O(\count[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \count[3]_i_1 
       (.I0(\count[4]_i_2_n_0 ),
        .I1(\count[4]_i_3_n_0 ),
        .I2(mant[11]),
        .I3(mant[9]),
        .I4(mant[10]),
        .I5(mant[8]),
        .O(co46_out[3]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \count[4]_i_1 
       (.I0(\count[4]_i_2_n_0 ),
        .I1(\count[4]_i_3_n_0 ),
        .I2(mant[11]),
        .I3(mant[9]),
        .I4(mant[10]),
        .I5(mant[8]),
        .O(co46_out[4]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \count[4]_i_2 
       (.I0(mant[6]),
        .I1(mant[4]),
        .I2(mant[2]),
        .I3(mant[3]),
        .I4(mant[7]),
        .I5(\count[4]_i_4_n_0 ),
        .O(\count[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count[4]_i_3 
       (.I0(mant[13]),
        .I1(mant[12]),
        .I2(mant[15]),
        .I3(mant[14]),
        .O(\count[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \count[4]_i_4 
       (.I0(mant[1]),
        .I1(mant[0]),
        .I2(mant[5]),
        .O(\count[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(co46_out[0]),
        .Q(count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(co46_out[1]),
        .Q(count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(co46_out[2]),
        .Q(count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(co46_out[3]),
        .Q(count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(co46_out[4]),
        .Q(count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(d1[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h53)) 
    \d[3]_i_2 
       (.I0(a[26]),
        .I1(b[26]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\d[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \d[3]_i_3 
       (.I0(a[25]),
        .I1(b[25]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\d[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \d[3]_i_4 
       (.I0(a[24]),
        .I1(b[24]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\d[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \d[3]_i_5 
       (.I0(a[23]),
        .I1(b[23]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\d[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d[3]_i_6 
       (.I0(a[26]),
        .I1(b[26]),
        .O(\d[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d[3]_i_7 
       (.I0(a[25]),
        .I1(b[25]),
        .O(\d[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d[3]_i_8 
       (.I0(a[24]),
        .I1(b[24]),
        .O(\d[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d[3]_i_9 
       (.I0(a[23]),
        .I1(b[23]),
        .O(\d[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \d[7]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .O(\d[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \d[7]_i_3 
       (.I0(a[29]),
        .I1(b[29]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\d[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \d[7]_i_4 
       (.I0(a[28]),
        .I1(b[28]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\d[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \d[7]_i_5 
       (.I0(a[27]),
        .I1(b[27]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\d[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d[7]_i_6 
       (.I0(a[30]),
        .I1(b[30]),
        .O(\d[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d[7]_i_7 
       (.I0(a[29]),
        .I1(b[29]),
        .O(\d[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d[7]_i_8 
       (.I0(a[28]),
        .I1(b[28]),
        .O(\d[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d[7]_i_9 
       (.I0(a[27]),
        .I1(b[27]),
        .O(\d[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(d0_in[0]),
        .Q(d[0]),
        .R(\d[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(d0_in[1]),
        .Q(d[1]),
        .R(\d[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(d0_in[2]),
        .Q(d[2]),
        .R(\d[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(d0_in[3]),
        .Q(d[3]),
        .R(\d[7]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \d_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\d_reg[3]_i_1_n_0 ,\NLW_d_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\d[3]_i_2_n_0 ,\d[3]_i_3_n_0 ,\d[3]_i_4_n_0 ,\d[3]_i_5_n_0 }),
        .O(d0_in[3:0]),
        .S({\d[3]_i_6_n_0 ,\d[3]_i_7_n_0 ,\d[3]_i_8_n_0 ,\d[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(d0_in[4]),
        .Q(d[4]),
        .R(\d[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(d0_in[5]),
        .Q(d[5]),
        .R(\d[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(d0_in[6]),
        .Q(d[6]),
        .R(\d[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(d0_in[7]),
        .Q(d[7]),
        .R(\d[7]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \d_reg[7]_i_2 
       (.CI(\d_reg[3]_i_1_n_0 ),
        .CO(\NLW_d_reg[7]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\d[7]_i_3_n_0 ,\d[7]_i_4_n_0 ,\d[7]_i_5_n_0 }),
        .O(d0_in[7:4]),
        .S({\d[7]_i_6_n_0 ,\d[7]_i_7_n_0 ,\d[7]_i_8_n_0 ,\d[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    eop1_reg
       (.C(clk),
        .CE(1'b1),
        .D(eop),
        .Q(eop1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    eop_i_1
       (.I0(signa),
        .I1(signb),
        .I2(opbit1),
        .O(eopa));
  FDRE #(
    .INIT(1'b0)) 
    eop_reg
       (.C(clk),
        .CE(1'b1),
        .D(eopa),
        .Q(eop),
        .R(1'b0));
  (* srl_name = "z1/equal1_reg_srl2" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    equal1_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\d[7]_i_1_n_0 ),
        .Q(equal1_reg_srl2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    equal2_reg
       (.C(clk),
        .CE(1'b1),
        .D(equal1_reg_srl2_n_0),
        .Q(equal2),
        .R(1'b0));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[0]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[0]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[0]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[0]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[0]),
        .O(\mantissaa1_reg[0]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[10]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[10]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[10]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[10]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[10]),
        .O(\mantissaa1_reg[10]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[11]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[11]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[11]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[11]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[11]),
        .O(\mantissaa1_reg[11]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[12]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[12]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[12]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[12]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[12]),
        .O(\mantissaa1_reg[12]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[13]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[13]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[13]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[13]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[13]),
        .O(\mantissaa1_reg[13]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[14]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[14]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[14]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[14]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[14]),
        .O(\mantissaa1_reg[14]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[15]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[15]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[15]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[15]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[15]),
        .O(\mantissaa1_reg[15]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[16]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[16]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[16]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[16]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[16]),
        .O(\mantissaa1_reg[16]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[17]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[17]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[17]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[17]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[17]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[17]),
        .O(\mantissaa1_reg[17]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[18]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[18]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[18]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[18]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[18]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[18]),
        .O(\mantissaa1_reg[18]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[19]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[19]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[19]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[19]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[19]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[19]),
        .O(\mantissaa1_reg[19]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[1]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[1]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[1]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[1]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[1]),
        .O(\mantissaa1_reg[1]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[20]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[20]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[20]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[20]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[20]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[20]),
        .O(\mantissaa1_reg[20]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[21]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[21]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[21]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[21]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[21]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[21]),
        .O(\mantissaa1_reg[21]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[22]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[22]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[22]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[22]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[22]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[22]),
        .O(\mantissaa1_reg[22]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[2]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[2]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[2]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[2]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[2]),
        .O(\mantissaa1_reg[2]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[3]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[3]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[3]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[3]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[3]),
        .O(\mantissaa1_reg[3]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[4]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[4]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[4]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[4]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[4]),
        .O(\mantissaa1_reg[4]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[5]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[5]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[5]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[5]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[5]),
        .O(\mantissaa1_reg[5]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[6]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[6]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[6]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[6]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[6]),
        .O(\mantissaa1_reg[6]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[7]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[7]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[7]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[7]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[7]),
        .O(\mantissaa1_reg[7]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[8]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[8]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[8]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[8]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[8]),
        .O(\mantissaa1_reg[8]_srl2_i_1_n_0 ));
  (* srl_bus_name = "z1/\mantissaa1_reg " *) 
  (* srl_name = "z1/\mantissaa1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mantissaa1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\mantissaa1_reg[9]_srl2_i_1_n_0 ),
        .Q(\mantissaa1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissaa1_reg[9]_srl2_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[9]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[9]),
        .O(\mantissaa1_reg[9]_srl2_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[0]_srl2_n_0 ),
        .Q(mantissaanew[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[10]_srl2_n_0 ),
        .Q(mantissaanew[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[11]_srl2_n_0 ),
        .Q(mantissaanew[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[12]_srl2_n_0 ),
        .Q(mantissaanew[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[13]_srl2_n_0 ),
        .Q(mantissaanew[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[14]_srl2_n_0 ),
        .Q(mantissaanew[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[15]_srl2_n_0 ),
        .Q(mantissaanew[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[16]_srl2_n_0 ),
        .Q(mantissaanew[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[17]_srl2_n_0 ),
        .Q(mantissaanew[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[18]_srl2_n_0 ),
        .Q(mantissaanew[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[19]_srl2_n_0 ),
        .Q(mantissaanew[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[1]_srl2_n_0 ),
        .Q(mantissaanew[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[20]_srl2_n_0 ),
        .Q(mantissaanew[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[21]_srl2_n_0 ),
        .Q(mantissaanew[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[22]_srl2_n_0 ),
        .Q(mantissaanew[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[2]_srl2_n_0 ),
        .Q(mantissaanew[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[3]_srl2_n_0 ),
        .Q(mantissaanew[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[4]_srl2_n_0 ),
        .Q(mantissaanew[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[5]_srl2_n_0 ),
        .Q(mantissaanew[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[6]_srl2_n_0 ),
        .Q(mantissaanew[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[7]_srl2_n_0 ),
        .Q(mantissaanew[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[8]_srl2_n_0 ),
        .Q(mantissaanew[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaanew_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissaa1_reg[9]_srl2_n_0 ),
        .Q(mantissaanew[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[0]),
        .Q(mantissab1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[10]),
        .Q(mantissab1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[11]),
        .Q(mantissab1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[12]),
        .Q(mantissab1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[13]),
        .Q(mantissab1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[14]),
        .Q(mantissab1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[15]),
        .Q(mantissab1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[16]),
        .Q(mantissab1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[17]),
        .Q(mantissab1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[18]),
        .Q(mantissab1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[19]),
        .Q(mantissab1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[1]),
        .Q(mantissab1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[20]),
        .Q(mantissab1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[21]),
        .Q(mantissab1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[22]),
        .Q(mantissab1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[2]),
        .Q(mantissab1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[3]),
        .Q(mantissab1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[4]),
        .Q(mantissab1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[5]),
        .Q(mantissab1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[6]),
        .Q(mantissab1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[7]),
        .Q(mantissab1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[8]),
        .Q(mantissab1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[9]),
        .Q(mantissab1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[0]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[0]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[0]),
        .O(\mantissab[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[10]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[10]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[10]),
        .O(\mantissab[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[11]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[11]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[11]),
        .O(\mantissab[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[12]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[12]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[12]),
        .O(\mantissab[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[13]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[13]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[13]),
        .O(\mantissab[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[14]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[14]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[14]),
        .O(\mantissab[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[15]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[15]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[15]),
        .O(\mantissab[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[16]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[16]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[16]),
        .O(\mantissab[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[17]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[17]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[17]),
        .O(\mantissab[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[18]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[18]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[18]),
        .O(\mantissab[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[19]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[19]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[19]),
        .O(\mantissab[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[1]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[1]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[1]),
        .O(\mantissab[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[20]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[20]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[20]),
        .O(\mantissab[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[21]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[21]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[21]),
        .O(\mantissab[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[22]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[22]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[22]),
        .O(\mantissab[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_10 
       (.I0(b[27]),
        .I1(a[27]),
        .I2(b[28]),
        .I3(a[28]),
        .O(\mantissab[22]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_11 
       (.I0(b[25]),
        .I1(a[25]),
        .I2(b[26]),
        .I3(a[26]),
        .O(\mantissab[22]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_12 
       (.I0(b[23]),
        .I1(a[23]),
        .I2(b[24]),
        .I3(a[24]),
        .O(\mantissab[22]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_13 
       (.I0(a[29]),
        .I1(b[29]),
        .I2(b[30]),
        .I3(a[30]),
        .O(\mantissab[22]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_14 
       (.I0(a[27]),
        .I1(b[27]),
        .I2(b[28]),
        .I3(a[28]),
        .O(\mantissab[22]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_15 
       (.I0(a[25]),
        .I1(b[25]),
        .I2(b[26]),
        .I3(a[26]),
        .O(\mantissab[22]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_16 
       (.I0(a[23]),
        .I1(b[23]),
        .I2(b[24]),
        .I3(a[24]),
        .O(\mantissab[22]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_17 
       (.I0(a[29]),
        .I1(b[29]),
        .I2(a[30]),
        .I3(b[30]),
        .O(\mantissab[22]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_18 
       (.I0(a[27]),
        .I1(b[27]),
        .I2(a[28]),
        .I3(b[28]),
        .O(\mantissab[22]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_19 
       (.I0(a[25]),
        .I1(b[25]),
        .I2(a[26]),
        .I3(b[26]),
        .O(\mantissab[22]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_20 
       (.I0(a[23]),
        .I1(b[23]),
        .I2(a[24]),
        .I3(b[24]),
        .O(\mantissab[22]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mantissab[22]_i_22 
       (.I0(a[22]),
        .I1(b[22]),
        .O(\mantissab[22]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_23 
       (.I0(a[20]),
        .I1(b[20]),
        .I2(b[21]),
        .I3(a[21]),
        .O(\mantissab[22]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_24 
       (.I0(a[18]),
        .I1(b[18]),
        .I2(b[19]),
        .I3(a[19]),
        .O(\mantissab[22]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_25 
       (.I0(a[16]),
        .I1(b[16]),
        .I2(b[17]),
        .I3(a[17]),
        .O(\mantissab[22]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mantissab[22]_i_26 
       (.I0(b[22]),
        .I1(a[22]),
        .O(\mantissab[22]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_27 
       (.I0(a[20]),
        .I1(b[20]),
        .I2(a[21]),
        .I3(b[21]),
        .O(\mantissab[22]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_28 
       (.I0(a[18]),
        .I1(b[18]),
        .I2(a[19]),
        .I3(b[19]),
        .O(\mantissab[22]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_29 
       (.I0(a[16]),
        .I1(b[16]),
        .I2(a[17]),
        .I3(b[17]),
        .O(\mantissab[22]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_31 
       (.I0(a[14]),
        .I1(b[14]),
        .I2(b[15]),
        .I3(a[15]),
        .O(\mantissab[22]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_32 
       (.I0(a[12]),
        .I1(b[12]),
        .I2(b[13]),
        .I3(a[13]),
        .O(\mantissab[22]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_33 
       (.I0(a[10]),
        .I1(b[10]),
        .I2(b[11]),
        .I3(a[11]),
        .O(\mantissab[22]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_34 
       (.I0(a[8]),
        .I1(b[8]),
        .I2(b[9]),
        .I3(a[9]),
        .O(\mantissab[22]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_35 
       (.I0(a[14]),
        .I1(b[14]),
        .I2(a[15]),
        .I3(b[15]),
        .O(\mantissab[22]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_36 
       (.I0(a[12]),
        .I1(b[12]),
        .I2(a[13]),
        .I3(b[13]),
        .O(\mantissab[22]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_37 
       (.I0(a[10]),
        .I1(b[10]),
        .I2(a[11]),
        .I3(b[11]),
        .O(\mantissab[22]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_38 
       (.I0(a[8]),
        .I1(b[8]),
        .I2(a[9]),
        .I3(b[9]),
        .O(\mantissab[22]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_39 
       (.I0(a[6]),
        .I1(b[6]),
        .I2(b[7]),
        .I3(a[7]),
        .O(\mantissab[22]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_40 
       (.I0(a[4]),
        .I1(b[4]),
        .I2(b[5]),
        .I3(a[5]),
        .O(\mantissab[22]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_41 
       (.I0(a[2]),
        .I1(b[2]),
        .I2(b[3]),
        .I3(a[3]),
        .O(\mantissab[22]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_42 
       (.I0(a[0]),
        .I1(b[0]),
        .I2(b[1]),
        .I3(a[1]),
        .O(\mantissab[22]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_43 
       (.I0(a[6]),
        .I1(b[6]),
        .I2(a[7]),
        .I3(b[7]),
        .O(\mantissab[22]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_44 
       (.I0(a[4]),
        .I1(b[4]),
        .I2(a[5]),
        .I3(b[5]),
        .O(\mantissab[22]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_45 
       (.I0(a[2]),
        .I1(b[2]),
        .I2(a[3]),
        .I3(b[3]),
        .O(\mantissab[22]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_46 
       (.I0(a[0]),
        .I1(b[0]),
        .I2(a[1]),
        .I3(b[1]),
        .O(\mantissab[22]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_5 
       (.I0(b[29]),
        .I1(a[29]),
        .I2(a[30]),
        .I3(b[30]),
        .O(\mantissab[22]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_6 
       (.I0(b[27]),
        .I1(a[27]),
        .I2(a[28]),
        .I3(b[28]),
        .O(\mantissab[22]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_7 
       (.I0(b[25]),
        .I1(a[25]),
        .I2(a[26]),
        .I3(b[26]),
        .O(\mantissab[22]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mantissab[22]_i_8 
       (.I0(b[23]),
        .I1(a[23]),
        .I2(a[24]),
        .I3(b[24]),
        .O(\mantissab[22]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mantissab[22]_i_9 
       (.I0(b[29]),
        .I1(a[29]),
        .I2(b[30]),
        .I3(a[30]),
        .O(\mantissab[22]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[2]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[2]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[2]),
        .O(\mantissab[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[3]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[3]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[3]),
        .O(\mantissab[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[4]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[4]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[4]),
        .O(\mantissab[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[5]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[5]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[5]),
        .O(\mantissab[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[6]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[6]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[6]),
        .O(\mantissab[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[7]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[7]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[7]),
        .O(\mantissab[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[8]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[8]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[8]),
        .O(\mantissab[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFAFB5040)) 
    \mantissab[9]_i_1 
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(b[9]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(a[9]),
        .O(\mantissab[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[0]_i_1_n_0 ),
        .Q(mant[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[10]_i_1_n_0 ),
        .Q(mant[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[11]_i_1_n_0 ),
        .Q(mant[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[12]_i_1_n_0 ),
        .Q(mant[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[13]_i_1_n_0 ),
        .Q(mant[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[14]_i_1_n_0 ),
        .Q(mant[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[15]_i_1_n_0 ),
        .Q(mant[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[16]_i_1_n_0 ),
        .Q(mant[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[17]_i_1_n_0 ),
        .Q(mant[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[18]_i_1_n_0 ),
        .Q(mant[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[19]_i_1_n_0 ),
        .Q(mant[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[1]_i_1_n_0 ),
        .Q(mant[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[20]_i_1_n_0 ),
        .Q(mant[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[21]_i_1_n_0 ),
        .Q(mant[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[22]_i_1_n_0 ),
        .Q(mant[22]),
        .R(1'b0));
  CARRY4 \mantissab_reg[22]_i_2 
       (.CI(1'b0),
        .CO({\mantissab_reg[22]_i_2_n_0 ,\NLW_mantissab_reg[22]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\mantissab[22]_i_5_n_0 ,\mantissab[22]_i_6_n_0 ,\mantissab[22]_i_7_n_0 ,\mantissab[22]_i_8_n_0 }),
        .O(\NLW_mantissab_reg[22]_i_2_O_UNCONNECTED [3:0]),
        .S({\mantissab[22]_i_9_n_0 ,\mantissab[22]_i_10_n_0 ,\mantissab[22]_i_11_n_0 ,\mantissab[22]_i_12_n_0 }));
  CARRY4 \mantissab_reg[22]_i_21 
       (.CI(\mantissab_reg[22]_i_30_n_0 ),
        .CO({\mantissab_reg[22]_i_21_n_0 ,\NLW_mantissab_reg[22]_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\mantissab[22]_i_31_n_0 ,\mantissab[22]_i_32_n_0 ,\mantissab[22]_i_33_n_0 ,\mantissab[22]_i_34_n_0 }),
        .O(\NLW_mantissab_reg[22]_i_21_O_UNCONNECTED [3:0]),
        .S({\mantissab[22]_i_35_n_0 ,\mantissab[22]_i_36_n_0 ,\mantissab[22]_i_37_n_0 ,\mantissab[22]_i_38_n_0 }));
  CARRY4 \mantissab_reg[22]_i_3 
       (.CI(1'b0),
        .CO({\mantissab_reg[22]_i_3_n_0 ,\NLW_mantissab_reg[22]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\mantissab[22]_i_13_n_0 ,\mantissab[22]_i_14_n_0 ,\mantissab[22]_i_15_n_0 ,\mantissab[22]_i_16_n_0 }),
        .O(\NLW_mantissab_reg[22]_i_3_O_UNCONNECTED [3:0]),
        .S({\mantissab[22]_i_17_n_0 ,\mantissab[22]_i_18_n_0 ,\mantissab[22]_i_19_n_0 ,\mantissab[22]_i_20_n_0 }));
  CARRY4 \mantissab_reg[22]_i_30 
       (.CI(1'b0),
        .CO({\mantissab_reg[22]_i_30_n_0 ,\NLW_mantissab_reg[22]_i_30_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\mantissab[22]_i_39_n_0 ,\mantissab[22]_i_40_n_0 ,\mantissab[22]_i_41_n_0 ,\mantissab[22]_i_42_n_0 }),
        .O(\NLW_mantissab_reg[22]_i_30_O_UNCONNECTED [3:0]),
        .S({\mantissab[22]_i_43_n_0 ,\mantissab[22]_i_44_n_0 ,\mantissab[22]_i_45_n_0 ,\mantissab[22]_i_46_n_0 }));
  CARRY4 \mantissab_reg[22]_i_4 
       (.CI(\mantissab_reg[22]_i_21_n_0 ),
        .CO({\mantissab_reg[22]_i_4_n_0 ,\NLW_mantissab_reg[22]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\mantissab[22]_i_22_n_0 ,\mantissab[22]_i_23_n_0 ,\mantissab[22]_i_24_n_0 ,\mantissab[22]_i_25_n_0 }),
        .O(\NLW_mantissab_reg[22]_i_4_O_UNCONNECTED [3:0]),
        .S({\mantissab[22]_i_26_n_0 ,\mantissab[22]_i_27_n_0 ,\mantissab[22]_i_28_n_0 ,\mantissab[22]_i_29_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[2]_i_1_n_0 ),
        .Q(mant[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[3]_i_1_n_0 ),
        .Q(mant[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[4]_i_1_n_0 ),
        .Q(mant[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[5]_i_1_n_0 ),
        .Q(mant[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[6]_i_1_n_0 ),
        .Q(mant[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[7]_i_1_n_0 ),
        .Q(mant[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[8]_i_1_n_0 ),
        .Q(mant[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissab[9]_i_1_n_0 ),
        .Q(mant[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[0]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[1]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[0]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \mantissabshift[0]_i_2 
       (.I0(\mantissabshift[2]_i_3_n_0 ),
        .I1(d1[2]),
        .I2(\mantissabshift[2]_i_4_n_0 ),
        .I3(d1[1]),
        .I4(\mantissabshift[0]_i_3_n_0 ),
        .I5(\mantissabshift[0]_i_4_n_0 ),
        .O(\mantissabshift[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mantissabshift[0]_i_3 
       (.I0(mantissab1[12]),
        .I1(d1[3]),
        .I2(mantissab1[20]),
        .I3(d1[4]),
        .I4(mantissab1[4]),
        .O(\mantissabshift[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mantissabshift[0]_i_4 
       (.I0(mantissab1[8]),
        .I1(d1[3]),
        .I2(mantissab1[16]),
        .I3(d1[4]),
        .I4(mantissab1[0]),
        .O(\mantissabshift[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[10]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[11]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[10]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[10]_i_2 
       (.I0(\mantissabshift[12]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[10]_i_3_n_0 ),
        .O(\mantissabshift[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mantissabshift[10]_i_3 
       (.I0(mantissab1[22]),
        .I1(d1[3]),
        .I2(mantissab1[14]),
        .I3(d1[4]),
        .I4(d1[2]),
        .I5(\mantissabshift[10]_i_4_n_0 ),
        .O(\mantissabshift[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \mantissabshift[10]_i_4 
       (.I0(mantissab1[18]),
        .I1(d1[3]),
        .I2(mantissab1[10]),
        .I3(d1[4]),
        .O(\mantissabshift[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[11]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[12]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[11]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[11]_i_2 
       (.I0(\mantissabshift[13]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[11]_i_3_n_0 ),
        .O(\mantissabshift[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCBBFC88)) 
    \mantissabshift[11]_i_3 
       (.I0(mantissab1[15]),
        .I1(d1[2]),
        .I2(mantissab1[19]),
        .I3(d1[3]),
        .I4(mantissab1[11]),
        .I5(d1[4]),
        .O(\mantissabshift[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[12]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[13]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[12]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[12]_i_2 
       (.I0(\mantissabshift[14]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[12]_i_3_n_0 ),
        .O(\mantissabshift[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \mantissabshift[12]_i_3 
       (.I0(mantissab1[16]),
        .I1(d1[2]),
        .I2(mantissab1[20]),
        .I3(d1[3]),
        .I4(mantissab1[12]),
        .I5(d1[4]),
        .O(\mantissabshift[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[13]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[14]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[13]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[13]_i_2 
       (.I0(\mantissabshift[15]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[13]_i_3_n_0 ),
        .O(\mantissabshift[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \mantissabshift[13]_i_3 
       (.I0(mantissab1[17]),
        .I1(d1[2]),
        .I2(mantissab1[21]),
        .I3(d1[3]),
        .I4(mantissab1[13]),
        .I5(d1[4]),
        .O(\mantissabshift[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[14]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[15]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[14]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[14]_i_2 
       (.I0(\mantissabshift[16]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[14]_i_3_n_0 ),
        .O(\mantissabshift[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \mantissabshift[14]_i_3 
       (.I0(mantissab1[18]),
        .I1(d1[2]),
        .I2(mantissab1[22]),
        .I3(d1[3]),
        .I4(mantissab1[14]),
        .I5(d1[4]),
        .O(\mantissabshift[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[15]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[16]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[15]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[15]_i_2 
       (.I0(\mantissabshift[17]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[15]_i_3_n_0 ),
        .O(\mantissabshift[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00003B38)) 
    \mantissabshift[15]_i_3 
       (.I0(mantissab1[19]),
        .I1(d1[2]),
        .I2(d1[3]),
        .I3(mantissab1[15]),
        .I4(d1[4]),
        .O(\mantissabshift[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[16]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[17]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[16]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[16]_i_2 
       (.I0(\mantissabshift[18]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[16]_i_3_n_0 ),
        .O(\mantissabshift[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \mantissabshift[16]_i_3 
       (.I0(mantissab1[20]),
        .I1(d1[2]),
        .I2(d1[4]),
        .I3(mantissab1[16]),
        .I4(d1[3]),
        .O(\mantissabshift[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[17]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[18]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[17]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0032FFFF00320000)) 
    \mantissabshift[17]_i_2 
       (.I0(d1[2]),
        .I1(d1[4]),
        .I2(mantissab1[19]),
        .I3(d1[3]),
        .I4(d1[1]),
        .I5(\mantissabshift[17]_i_3_n_0 ),
        .O(\mantissabshift[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \mantissabshift[17]_i_3 
       (.I0(mantissab1[21]),
        .I1(d1[2]),
        .I2(d1[4]),
        .I3(mantissab1[17]),
        .I4(d1[3]),
        .O(\mantissabshift[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[18]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[19]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[18]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mantissabshift[18]_i_2 
       (.I0(d1[3]),
        .I1(mantissab1[20]),
        .I2(d1[4]),
        .I3(d1[2]),
        .I4(d1[1]),
        .I5(\mantissabshift[18]_i_3_n_0 ),
        .O(\mantissabshift[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \mantissabshift[18]_i_3 
       (.I0(mantissab1[22]),
        .I1(d1[2]),
        .I2(d1[4]),
        .I3(mantissab1[18]),
        .I4(d1[3]),
        .O(\mantissabshift[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[19]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[20]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[19]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000003B0038)) 
    \mantissabshift[19]_i_2 
       (.I0(mantissab1[21]),
        .I1(d1[1]),
        .I2(d1[2]),
        .I3(d1[4]),
        .I4(mantissab1[19]),
        .I5(d1[3]),
        .O(\mantissabshift[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[1]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[2]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[1]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mantissabshift[1]_i_2 
       (.I0(\mantissabshift[3]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[1]_i_3_n_0 ),
        .I3(d1[2]),
        .I4(\mantissabshift[1]_i_4_n_0 ),
        .O(\mantissabshift[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mantissabshift[1]_i_3 
       (.I0(mantissab1[13]),
        .I1(d1[3]),
        .I2(mantissab1[21]),
        .I3(d1[4]),
        .I4(mantissab1[5]),
        .O(\mantissabshift[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mantissabshift[1]_i_4 
       (.I0(mantissab1[9]),
        .I1(d1[3]),
        .I2(mantissab1[17]),
        .I3(d1[4]),
        .I4(mantissab1[1]),
        .O(\mantissabshift[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[20]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[21]_i_3_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[20]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \mantissabshift[20]_i_2 
       (.I0(mantissab1[22]),
        .I1(d1[1]),
        .I2(d1[3]),
        .I3(mantissab1[20]),
        .I4(d1[4]),
        .I5(d1[2]),
        .O(\mantissabshift[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[21]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[21]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[21]_i_3_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \mantissabshift[21]_i_2 
       (.I0(d1[2]),
        .I1(d1[4]),
        .I2(mantissab1[22]),
        .I3(d1[3]),
        .I4(d1[1]),
        .O(\mantissabshift[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000032)) 
    \mantissabshift[21]_i_3 
       (.I0(d1[1]),
        .I1(d1[3]),
        .I2(mantissab1[21]),
        .I3(d1[4]),
        .I4(d1[2]),
        .O(\mantissabshift[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \mantissabshift[22]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[22]_i_2_n_0 ),
        .I2(d1[5]),
        .O(\mantissabshift[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000302)) 
    \mantissabshift[22]_i_2 
       (.I0(d1[0]),
        .I1(d1[2]),
        .I2(d1[4]),
        .I3(mantissab1[22]),
        .I4(d1[3]),
        .I5(d1[1]),
        .O(\mantissabshift[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[2]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[3]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[2]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \mantissabshift[2]_i_2 
       (.I0(\mantissabshift[2]_i_3_n_0 ),
        .I1(d1[2]),
        .I2(\mantissabshift[2]_i_4_n_0 ),
        .I3(\mantissabshift[4]_i_3_n_0 ),
        .I4(d1[1]),
        .O(\mantissabshift[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mantissabshift[2]_i_3 
       (.I0(mantissab1[14]),
        .I1(d1[3]),
        .I2(mantissab1[22]),
        .I3(d1[4]),
        .I4(mantissab1[6]),
        .O(\mantissabshift[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mantissabshift[2]_i_4 
       (.I0(mantissab1[10]),
        .I1(d1[3]),
        .I2(mantissab1[18]),
        .I3(d1[4]),
        .I4(mantissab1[2]),
        .O(\mantissabshift[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[3]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[4]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[3]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[3]_i_2 
       (.I0(\mantissabshift[5]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[3]_i_3_n_0 ),
        .O(\mantissabshift[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33B8FFFF33B80000)) 
    \mantissabshift[3]_i_3 
       (.I0(mantissab1[15]),
        .I1(d1[3]),
        .I2(mantissab1[7]),
        .I3(d1[4]),
        .I4(d1[2]),
        .I5(\mantissabshift[3]_i_4_n_0 ),
        .O(\mantissabshift[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mantissabshift[3]_i_4 
       (.I0(mantissab1[11]),
        .I1(d1[3]),
        .I2(mantissab1[19]),
        .I3(d1[4]),
        .I4(mantissab1[3]),
        .O(\mantissabshift[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[4]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[5]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[4]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[4]_i_2 
       (.I0(\mantissabshift[6]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[4]_i_3_n_0 ),
        .O(\mantissabshift[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mantissabshift[4]_i_3 
       (.I0(mantissab1[16]),
        .I1(d1[3]),
        .I2(mantissab1[8]),
        .I3(d1[4]),
        .I4(d1[2]),
        .I5(\mantissabshift[0]_i_3_n_0 ),
        .O(\mantissabshift[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[5]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[6]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[5]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[5]_i_2 
       (.I0(\mantissabshift[7]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[5]_i_3_n_0 ),
        .O(\mantissabshift[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mantissabshift[5]_i_3 
       (.I0(mantissab1[17]),
        .I1(d1[3]),
        .I2(mantissab1[9]),
        .I3(d1[4]),
        .I4(d1[2]),
        .I5(\mantissabshift[1]_i_3_n_0 ),
        .O(\mantissabshift[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[6]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[7]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[6]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[6]_i_2 
       (.I0(\mantissabshift[8]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[6]_i_3_n_0 ),
        .O(\mantissabshift[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mantissabshift[6]_i_3 
       (.I0(mantissab1[18]),
        .I1(d1[3]),
        .I2(mantissab1[10]),
        .I3(d1[4]),
        .I4(d1[2]),
        .I5(\mantissabshift[2]_i_3_n_0 ),
        .O(\mantissabshift[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[7]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[8]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[7]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[7]_i_2 
       (.I0(\mantissabshift[9]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[7]_i_3_n_0 ),
        .O(\mantissabshift[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mantissabshift[7]_i_3 
       (.I0(mantissab1[19]),
        .I1(d1[3]),
        .I2(mantissab1[11]),
        .I3(d1[4]),
        .I4(d1[2]),
        .I5(\mantissabshift[7]_i_4_n_0 ),
        .O(\mantissabshift[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h33B8)) 
    \mantissabshift[7]_i_4 
       (.I0(mantissab1[15]),
        .I1(d1[3]),
        .I2(mantissab1[7]),
        .I3(d1[4]),
        .O(\mantissabshift[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[8]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[9]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[8]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[8]_i_2 
       (.I0(\mantissabshift[10]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[8]_i_3_n_0 ),
        .O(\mantissabshift[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mantissabshift[8]_i_3 
       (.I0(mantissab1[20]),
        .I1(d1[3]),
        .I2(mantissab1[12]),
        .I3(d1[4]),
        .I4(d1[2]),
        .I5(\mantissabshift[8]_i_4_n_0 ),
        .O(\mantissabshift[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \mantissabshift[8]_i_4 
       (.I0(mantissab1[16]),
        .I1(d1[3]),
        .I2(mantissab1[8]),
        .I3(d1[4]),
        .O(\mantissabshift[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mantissabshift[9]_i_1 
       (.I0(d1[6]),
        .I1(\mantissabshift[10]_i_2_n_0 ),
        .I2(d1[0]),
        .I3(\mantissabshift[9]_i_2_n_0 ),
        .I4(d1[5]),
        .O(\mantissabshift[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mantissabshift[9]_i_2 
       (.I0(\mantissabshift[11]_i_3_n_0 ),
        .I1(d1[1]),
        .I2(\mantissabshift[9]_i_3_n_0 ),
        .O(\mantissabshift[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mantissabshift[9]_i_3 
       (.I0(mantissab1[21]),
        .I1(d1[3]),
        .I2(mantissab1[13]),
        .I3(d1[4]),
        .I4(d1[2]),
        .I5(\mantissabshift[9]_i_4_n_0 ),
        .O(\mantissabshift[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \mantissabshift[9]_i_4 
       (.I0(mantissab1[17]),
        .I1(d1[3]),
        .I2(mantissab1[9]),
        .I3(d1[4]),
        .O(\mantissabshift[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[0]_i_1_n_0 ),
        .Q(mantissabshift[0]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[10]_i_1_n_0 ),
        .Q(mantissabshift[10]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[11]_i_1_n_0 ),
        .Q(mantissabshift[11]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[12]_i_1_n_0 ),
        .Q(mantissabshift[12]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[13]_i_1_n_0 ),
        .Q(mantissabshift[13]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[14]_i_1_n_0 ),
        .Q(mantissabshift[14]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[15]_i_1_n_0 ),
        .Q(mantissabshift[15]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[16]_i_1_n_0 ),
        .Q(mantissabshift[16]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[17]_i_1_n_0 ),
        .Q(mantissabshift[17]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[18]_i_1_n_0 ),
        .Q(mantissabshift[18]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[19]_i_1_n_0 ),
        .Q(mantissabshift[19]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[1]_i_1_n_0 ),
        .Q(mantissabshift[1]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[20]_i_1_n_0 ),
        .Q(mantissabshift[20]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[21]_i_1_n_0 ),
        .Q(mantissabshift[21]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[22]_i_1_n_0 ),
        .Q(mantissabshift[22]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[2]_i_1_n_0 ),
        .Q(mantissabshift[2]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[3]_i_1_n_0 ),
        .Q(mantissabshift[3]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[4]_i_1_n_0 ),
        .Q(mantissabshift[4]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[5]_i_1_n_0 ),
        .Q(mantissabshift[5]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[6]_i_1_n_0 ),
        .Q(mantissabshift[6]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[7]_i_1_n_0 ),
        .Q(mantissabshift[7]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[8]_i_1_n_0 ),
        .Q(mantissabshift[8]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    \mantissabshift_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\mantissabshift[9]_i_1_n_0 ),
        .Q(mantissabshift[9]),
        .R(d1[7]));
  FDRE #(
    .INIT(1'b0)) 
    opbit1_reg
       (.C(clk),
        .CE(1'b1),
        .D(opbit),
        .Q(opbit1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out[23]_i_1 
       (.I0(outexponent4[0]),
        .I1(shift),
        .O(out0[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out[24]_i_1 
       (.I0(outexponent4[0]),
        .I1(shift),
        .I2(outexponent4[1]),
        .O(out0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out[25]_i_1 
       (.I0(shift),
        .I1(outexponent4[0]),
        .I2(outexponent4[1]),
        .I3(outexponent4[2]),
        .O(out0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out[26]_i_1 
       (.I0(outexponent4[1]),
        .I1(outexponent4[0]),
        .I2(shift),
        .I3(outexponent4[2]),
        .I4(outexponent4[3]),
        .O(out0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \out[27]_i_1 
       (.I0(outexponent4[2]),
        .I1(shift),
        .I2(outexponent4[0]),
        .I3(outexponent4[1]),
        .I4(outexponent4[3]),
        .I5(outexponent4[4]),
        .O(out0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \out[28]_i_1 
       (.I0(\out[30]_i_2_n_0 ),
        .I1(outexponent4[5]),
        .O(out0[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out[29]_i_1 
       (.I0(\out[30]_i_2_n_0 ),
        .I1(outexponent4[5]),
        .I2(outexponent4[6]),
        .O(out0[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out[30]_i_1 
       (.I0(outexponent4[5]),
        .I1(\out[30]_i_2_n_0 ),
        .I2(outexponent4[6]),
        .I3(outexponent4[7]),
        .O(out0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \out[30]_i_2 
       (.I0(outexponent4[4]),
        .I1(outexponent4[2]),
        .I2(shift),
        .I3(outexponent4[0]),
        .I4(outexponent4[1]),
        .I5(outexponent4[3]),
        .O(\out[30]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[0]),
        .Q(out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[10]),
        .Q(out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[11]),
        .Q(out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[12]),
        .Q(out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[13]),
        .Q(out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[14]),
        .Q(out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[15]),
        .Q(out[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[16]),
        .Q(out[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[17]),
        .Q(out[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[18]),
        .Q(out[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[19]),
        .Q(out[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[1]),
        .Q(out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[20]),
        .Q(out[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[21]),
        .Q(out[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[22]),
        .Q(out[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(out0[0]),
        .Q(out[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(out0[1]),
        .Q(out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(out0[2]),
        .Q(out[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(out0[3]),
        .Q(out[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(out0[4]),
        .Q(out[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(out0[5]),
        .Q(out[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(out0[6]),
        .Q(out[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[2]),
        .Q(out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(out0[7]),
        .Q(out[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(outsign4_reg_srl4_n_0),
        .Q(out[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[3]),
        .Q(out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[4]),
        .Q(out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[5]),
        .Q(out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[6]),
        .Q(out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[7]),
        .Q(out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[8]),
        .Q(out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(outmantissa[9]),
        .Q(out[9]),
        .R(1'b0));
  (* srl_bus_name = "z1/\outexponent3_reg " *) 
  (* srl_name = "z1/\outexponent3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent3_reg[0]_srl3_i_1_n_0 ),
        .Q(\outexponent3_reg[0]_srl3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \outexponent3_reg[0]_srl3_i_1 
       (.I0(b[23]),
        .I1(a[23]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\outexponent3_reg[0]_srl3_i_1_n_0 ));
  (* srl_bus_name = "z1/\outexponent3_reg " *) 
  (* srl_name = "z1/\outexponent3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent3_reg[1]_srl3_i_1_n_0 ),
        .Q(\outexponent3_reg[1]_srl3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \outexponent3_reg[1]_srl3_i_1 
       (.I0(b[24]),
        .I1(a[24]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\outexponent3_reg[1]_srl3_i_1_n_0 ));
  (* srl_bus_name = "z1/\outexponent3_reg " *) 
  (* srl_name = "z1/\outexponent3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent3_reg[2]_srl3_i_1_n_0 ),
        .Q(\outexponent3_reg[2]_srl3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \outexponent3_reg[2]_srl3_i_1 
       (.I0(b[25]),
        .I1(a[25]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\outexponent3_reg[2]_srl3_i_1_n_0 ));
  (* srl_bus_name = "z1/\outexponent3_reg " *) 
  (* srl_name = "z1/\outexponent3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent3_reg[3]_srl3_i_1_n_0 ),
        .Q(\outexponent3_reg[3]_srl3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \outexponent3_reg[3]_srl3_i_1 
       (.I0(b[26]),
        .I1(a[26]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\outexponent3_reg[3]_srl3_i_1_n_0 ));
  (* srl_bus_name = "z1/\outexponent3_reg " *) 
  (* srl_name = "z1/\outexponent3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent3_reg[4]_srl3_i_1_n_0 ),
        .Q(\outexponent3_reg[4]_srl3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \outexponent3_reg[4]_srl3_i_1 
       (.I0(b[27]),
        .I1(a[27]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\outexponent3_reg[4]_srl3_i_1_n_0 ));
  (* srl_bus_name = "z1/\outexponent3_reg " *) 
  (* srl_name = "z1/\outexponent3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent3_reg[5]_srl3_i_1_n_0 ),
        .Q(\outexponent3_reg[5]_srl3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \outexponent3_reg[5]_srl3_i_1 
       (.I0(b[28]),
        .I1(a[28]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\outexponent3_reg[5]_srl3_i_1_n_0 ));
  (* srl_bus_name = "z1/\outexponent3_reg " *) 
  (* srl_name = "z1/\outexponent3_reg[6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent3_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent3_reg[6]_srl3_i_1_n_0 ),
        .Q(\outexponent3_reg[6]_srl3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \outexponent3_reg[6]_srl3_i_1 
       (.I0(b[29]),
        .I1(a[29]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\outexponent3_reg[6]_srl3_i_1_n_0 ));
  (* srl_bus_name = "z1/\outexponent3_reg " *) 
  (* srl_name = "z1/\outexponent3_reg[7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent3_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent3_reg[7]_srl3_i_1_n_0 ),
        .Q(\outexponent3_reg[7]_srl3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \outexponent3_reg[7]_srl3_i_1 
       (.I0(b[30]),
        .I1(a[30]),
        .I2(\mantissab_reg[22]_i_2_n_0 ),
        .O(\outexponent3_reg[7]_srl3_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent4_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent3_reg[0]_srl3_n_0 ),
        .Q(outexponent4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent4_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent3_reg[1]_srl3_n_0 ),
        .Q(outexponent4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent4_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent3_reg[2]_srl3_n_0 ),
        .Q(outexponent4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent4_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent3_reg[3]_srl3_n_0 ),
        .Q(outexponent4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent4_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent3_reg[4]_srl3_n_0 ),
        .Q(outexponent4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent4_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent3_reg[5]_srl3_n_0 ),
        .Q(outexponent4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent4_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent3_reg[6]_srl3_n_0 ),
        .Q(outexponent4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent4_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent3_reg[7]_srl3_n_0 ),
        .Q(outexponent4[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[0]_i_1 
       (.I0(outmantissaa[0]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[1]),
        .O(\outmantissa[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[10]_i_1 
       (.I0(outmantissaa[9]),
        .I1(\outmantissa[10]_i_2_n_0 ),
        .I2(outmantissaa[8]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[10]_i_2 
       (.I0(outmantissaa[10]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[11]),
        .O(\outmantissa[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEECCCCCCFCCCCCCC)) 
    \outmantissa[11]_i_1 
       (.I0(outmantissaa[9]),
        .I1(\outmantissa[11]_i_2_n_0 ),
        .I2(outmantissaa[10]),
        .I3(equal2),
        .I4(eop1),
        .I5(\outmantissa[22]_i_4_n_0 ),
        .O(\outmantissa[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[11]_i_2 
       (.I0(outmantissaa[11]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[12]),
        .O(\outmantissa[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEECCCCCCFCCCCCCC)) 
    \outmantissa[12]_i_1 
       (.I0(outmantissaa[10]),
        .I1(\outmantissa[12]_i_2_n_0 ),
        .I2(outmantissaa[11]),
        .I3(equal2),
        .I4(eop1),
        .I5(\outmantissa[22]_i_4_n_0 ),
        .O(\outmantissa[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[12]_i_2 
       (.I0(outmantissaa[12]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[13]),
        .O(\outmantissa[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[13]_i_1 
       (.I0(outmantissaa[12]),
        .I1(\outmantissa[13]_i_2_n_0 ),
        .I2(outmantissaa[11]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[13]_i_2 
       (.I0(outmantissaa[13]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[14]),
        .O(\outmantissa[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[13]_i_4 
       (.I0(mantissaanew[11]),
        .I1(mantissabnew1[11]),
        .I2(eop1),
        .O(\outmantissa[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[13]_i_5 
       (.I0(mantissaanew[10]),
        .I1(mantissabnew1[10]),
        .I2(eop1),
        .O(\outmantissa[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[13]_i_6 
       (.I0(mantissaanew[9]),
        .I1(mantissabnew1[9]),
        .I2(eop1),
        .O(\outmantissa[13]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[13]_i_7 
       (.I0(mantissaanew[8]),
        .I1(mantissabnew1[8]),
        .I2(eop1),
        .O(\outmantissa[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[14]_i_1 
       (.I0(outmantissaa[13]),
        .I1(\outmantissa[14]_i_2_n_0 ),
        .I2(outmantissaa[12]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[14]_i_2 
       (.I0(outmantissaa[14]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[15]),
        .O(\outmantissa[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEECCCCCCFCCCCCCC)) 
    \outmantissa[15]_i_1 
       (.I0(outmantissaa[13]),
        .I1(\outmantissa[15]_i_2_n_0 ),
        .I2(outmantissaa[14]),
        .I3(equal2),
        .I4(eop1),
        .I5(\outmantissa[22]_i_4_n_0 ),
        .O(\outmantissa[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[15]_i_2 
       (.I0(outmantissaa[15]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[16]),
        .O(\outmantissa[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEECCCCCCFCCCCCCC)) 
    \outmantissa[16]_i_1 
       (.I0(outmantissaa[14]),
        .I1(\outmantissa[16]_i_2_n_0 ),
        .I2(outmantissaa[15]),
        .I3(equal2),
        .I4(eop1),
        .I5(\outmantissa[22]_i_4_n_0 ),
        .O(\outmantissa[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[16]_i_2 
       (.I0(outmantissaa[16]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[17]),
        .O(\outmantissa[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[17]_i_1 
       (.I0(outmantissaa[16]),
        .I1(\outmantissa[17]_i_2_n_0 ),
        .I2(outmantissaa[15]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[17]_i_2 
       (.I0(outmantissaa[17]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[18]),
        .O(\outmantissa[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[17]_i_4 
       (.I0(mantissaanew[15]),
        .I1(mantissabnew1[15]),
        .I2(eop1),
        .O(\outmantissa[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[17]_i_5 
       (.I0(mantissaanew[14]),
        .I1(mantissabnew1[14]),
        .I2(eop1),
        .O(\outmantissa[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[17]_i_6 
       (.I0(mantissaanew[13]),
        .I1(mantissabnew1[13]),
        .I2(eop1),
        .O(\outmantissa[17]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[17]_i_7 
       (.I0(mantissaanew[12]),
        .I1(mantissabnew1[12]),
        .I2(eop1),
        .O(\outmantissa[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEECCCCCCFCCCCCCC)) 
    \outmantissa[18]_i_1 
       (.I0(outmantissaa[16]),
        .I1(\outmantissa[18]_i_2_n_0 ),
        .I2(outmantissaa[17]),
        .I3(equal2),
        .I4(eop1),
        .I5(\outmantissa[22]_i_4_n_0 ),
        .O(\outmantissa[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[18]_i_2 
       (.I0(outmantissaa[18]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[19]),
        .O(\outmantissa[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[19]_i_1 
       (.I0(outmantissaa[18]),
        .I1(\outmantissa[19]_i_2_n_0 ),
        .I2(outmantissaa[17]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[19]_i_2 
       (.I0(outmantissaa[19]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[20]),
        .O(\outmantissa[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \outmantissa[1]_i_1 
       (.I0(\outmantissa[22]_i_4_n_0 ),
        .I1(eop1),
        .I2(equal2),
        .I3(outmantissaa[0]),
        .I4(\outmantissa[1]_i_2_n_0 ),
        .O(\outmantissa[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[1]_i_2 
       (.I0(outmantissaa[1]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[2]),
        .O(\outmantissa[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[20]_i_1 
       (.I0(outmantissaa[19]),
        .I1(\outmantissa[20]_i_2_n_0 ),
        .I2(outmantissaa[18]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[20]_i_2 
       (.I0(outmantissaa[20]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[21]),
        .O(\outmantissa[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[21]_i_1 
       (.I0(outmantissaa[20]),
        .I1(\outmantissa[21]_i_2_n_0 ),
        .I2(outmantissaa[19]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[21]_i_2 
       (.I0(outmantissaa[21]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[22]),
        .O(\outmantissa[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[21]_i_4 
       (.I0(mantissaanew[19]),
        .I1(mantissabnew1[19]),
        .I2(eop1),
        .O(\outmantissa[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[21]_i_5 
       (.I0(mantissaanew[18]),
        .I1(mantissabnew1[18]),
        .I2(eop1),
        .O(\outmantissa[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[21]_i_6 
       (.I0(mantissaanew[17]),
        .I1(mantissabnew1[17]),
        .I2(eop1),
        .O(\outmantissa[21]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[21]_i_7 
       (.I0(mantissaanew[16]),
        .I1(mantissabnew1[16]),
        .I2(eop1),
        .O(\outmantissa[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[22]_i_1 
       (.I0(outmantissaa[21]),
        .I1(\outmantissa[22]_i_3_n_0 ),
        .I2(outmantissaa[20]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500005504)) 
    \outmantissa[22]_i_10 
       (.I0(\outmantissa[22]_i_19_n_0 ),
        .I1(outmantissaa[16]),
        .I2(outmantissaa[17]),
        .I3(outmantissaa[18]),
        .I4(outmantissaa[19]),
        .I5(outmantissaa[20]),
        .O(\outmantissa[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \outmantissa[22]_i_11 
       (.I0(\outmantissa[22]_i_20_n_0 ),
        .I1(\outmantissa[22]_i_16_n_0 ),
        .I2(\outmantissa[22]_i_15_n_0 ),
        .I3(\outmantissa[22]_i_18_n_0 ),
        .I4(\outmantissa[22]_i_17_n_0 ),
        .I5(\outmantissa[22]_i_21_n_0 ),
        .O(\outmantissa[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \outmantissa[22]_i_12 
       (.I0(\outmantissa[22]_i_20_n_0 ),
        .I1(\outmantissa[22]_i_16_n_0 ),
        .I2(\outmantissa[22]_i_15_n_0 ),
        .I3(\outmantissa[22]_i_18_n_0 ),
        .I4(\outmantissa[22]_i_17_n_0 ),
        .I5(\outmantissa[22]_i_22_n_0 ),
        .O(\outmantissa[22]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outmantissa[22]_i_14 
       (.I0(outmantissaa[10]),
        .I1(outmantissaa[11]),
        .O(\outmantissa[22]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outmantissa[22]_i_15 
       (.I0(outmantissaa[18]),
        .I1(outmantissaa[19]),
        .I2(outmantissaa[20]),
        .O(\outmantissa[22]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \outmantissa[22]_i_16 
       (.I0(outmantissaa[21]),
        .I1(outmantissaa[22]),
        .I2(outmantissaa[16]),
        .I3(outmantissaa[15]),
        .I4(outmantissaa[17]),
        .O(\outmantissa[22]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outmantissa[22]_i_17 
       (.I0(outmantissaa[11]),
        .I1(outmantissaa[9]),
        .I2(outmantissaa[10]),
        .O(\outmantissa[22]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outmantissa[22]_i_18 
       (.I0(outmantissaa[14]),
        .I1(outmantissaa[12]),
        .I2(outmantissaa[13]),
        .O(\outmantissa[22]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \outmantissa[22]_i_19 
       (.I0(outmantissaa[22]),
        .I1(outmantissaa[21]),
        .O(\outmantissa[22]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outmantissa[22]_i_20 
       (.I0(outmantissaa[8]),
        .I1(outmantissaa[6]),
        .I2(outmantissaa[7]),
        .O(\outmantissa[22]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outmantissa[22]_i_21 
       (.I0(outmantissaa[4]),
        .I1(outmantissaa[5]),
        .O(\outmantissa[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF45)) 
    \outmantissa[22]_i_22 
       (.I0(outmantissaa[2]),
        .I1(outmantissaa[1]),
        .I2(outmantissaa[0]),
        .I3(outmantissaa[4]),
        .I4(outmantissaa[3]),
        .I5(outmantissaa[5]),
        .O(\outmantissa[22]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h0CA2)) 
    \outmantissa[22]_i_3 
       (.I0(outmantissaa[22]),
        .I1(carrya),
        .I2(eop1),
        .I3(equal2),
        .O(\outmantissa[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h01FE01FE01FEFE01)) 
    \outmantissa[22]_i_4 
       (.I0(\outmantissa[22]_i_8_n_0 ),
        .I1(\outmantissa[22]_i_9_n_0 ),
        .I2(\outmantissa[22]_i_10_n_0 ),
        .I3(\outmantissa[22]_i_11_n_0 ),
        .I4(outmantissaa[22]),
        .I5(\outmantissa[22]_i_12_n_0 ),
        .O(\outmantissa[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[22]_i_5 
       (.I0(mantissaanew[22]),
        .I1(mantissabnew1[22]),
        .I2(eop1),
        .O(\outmantissa[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[22]_i_6 
       (.I0(mantissaanew[21]),
        .I1(mantissabnew1[21]),
        .I2(eop1),
        .O(\outmantissa[22]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[22]_i_7 
       (.I0(mantissaanew[20]),
        .I1(mantissabnew1[20]),
        .I2(eop1),
        .O(\outmantissa[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF320000)) 
    \outmantissa[22]_i_8 
       (.I0(\outmantissa[22]_i_14_n_0 ),
        .I1(outmantissaa[13]),
        .I2(outmantissaa[12]),
        .I3(outmantissaa[14]),
        .I4(\outmantissa[22]_i_15_n_0 ),
        .I5(\outmantissa[22]_i_16_n_0 ),
        .O(\outmantissa[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000400040)) 
    \outmantissa[22]_i_9 
       (.I0(\outmantissa[22]_i_17_n_0 ),
        .I1(\outmantissa[22]_i_18_n_0 ),
        .I2(\outmantissa[22]_i_15_n_0 ),
        .I3(\outmantissa[22]_i_16_n_0 ),
        .I4(outmantissaa[8]),
        .I5(outmantissaa[7]),
        .O(\outmantissa[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEECCCCCCFCCCCCCC)) 
    \outmantissa[2]_i_1 
       (.I0(outmantissaa[0]),
        .I1(\outmantissa[2]_i_2_n_0 ),
        .I2(outmantissaa[1]),
        .I3(equal2),
        .I4(eop1),
        .I5(\outmantissa[22]_i_4_n_0 ),
        .O(\outmantissa[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[2]_i_2 
       (.I0(outmantissaa[2]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[3]),
        .O(\outmantissa[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEECCCCCCFCCCCCCC)) 
    \outmantissa[3]_i_1 
       (.I0(outmantissaa[1]),
        .I1(\outmantissa[3]_i_2_n_0 ),
        .I2(outmantissaa[2]),
        .I3(equal2),
        .I4(eop1),
        .I5(\outmantissa[22]_i_4_n_0 ),
        .O(\outmantissa[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[3]_i_2 
       (.I0(outmantissaa[3]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[4]),
        .O(\outmantissa[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[4]_i_1 
       (.I0(outmantissaa[3]),
        .I1(\outmantissa[4]_i_2_n_0 ),
        .I2(outmantissaa[2]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[4]_i_2 
       (.I0(outmantissaa[4]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[5]),
        .O(\outmantissa[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[5]_i_1 
       (.I0(outmantissaa[4]),
        .I1(\outmantissa[5]_i_2_n_0 ),
        .I2(outmantissaa[3]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outmantissa[5]_i_10 
       (.I0(mantissabshift[0]),
        .I1(stickybit),
        .O(\outmantissa[5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[5]_i_2 
       (.I0(outmantissaa[5]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[6]),
        .O(\outmantissa[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outmantissa[5]_i_4 
       (.I0(eop1),
        .I1(mantissabnew1[0]),
        .O(mantissabnew));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[5]_i_5 
       (.I0(mantissaanew[3]),
        .I1(mantissabnew1[3]),
        .I2(eop1),
        .O(\outmantissa[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[5]_i_6 
       (.I0(mantissaanew[2]),
        .I1(mantissabnew1[2]),
        .I2(eop1),
        .O(\outmantissa[5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[5]_i_7 
       (.I0(mantissaanew[1]),
        .I1(mantissabnew1[1]),
        .I2(eop1),
        .O(\outmantissa[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outmantissa[5]_i_8 
       (.I0(mantissaanew[0]),
        .I1(eop1),
        .O(\outmantissa[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[6]_i_1 
       (.I0(outmantissaa[5]),
        .I1(\outmantissa[6]_i_2_n_0 ),
        .I2(outmantissaa[4]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[6]_i_2 
       (.I0(outmantissaa[6]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[7]),
        .O(\outmantissa[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEECCCCCCFCCCCCCC)) 
    \outmantissa[7]_i_1 
       (.I0(outmantissaa[5]),
        .I1(\outmantissa[7]_i_2_n_0 ),
        .I2(outmantissaa[6]),
        .I3(equal2),
        .I4(eop1),
        .I5(\outmantissa[22]_i_4_n_0 ),
        .O(\outmantissa[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[7]_i_2 
       (.I0(outmantissaa[7]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[8]),
        .O(\outmantissa[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEECCCCCCFCCCCCCC)) 
    \outmantissa[8]_i_1 
       (.I0(outmantissaa[6]),
        .I1(\outmantissa[8]_i_2_n_0 ),
        .I2(outmantissaa[7]),
        .I3(equal2),
        .I4(eop1),
        .I5(\outmantissa[22]_i_4_n_0 ),
        .O(\outmantissa[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[8]_i_2 
       (.I0(outmantissaa[8]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[9]),
        .O(\outmantissa[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCCCCCCCCCCC)) 
    \outmantissa[9]_i_1 
       (.I0(outmantissaa[8]),
        .I1(\outmantissa[9]_i_2_n_0 ),
        .I2(outmantissaa[7]),
        .I3(\outmantissa[22]_i_4_n_0 ),
        .I4(equal2),
        .I5(eop1),
        .O(\outmantissa[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2E2022)) 
    \outmantissa[9]_i_2 
       (.I0(outmantissaa[9]),
        .I1(equal2),
        .I2(eop1),
        .I3(carrya),
        .I4(outmantissaa[10]),
        .O(\outmantissa[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[9]_i_4 
       (.I0(mantissaanew[7]),
        .I1(mantissabnew1[7]),
        .I2(eop1),
        .O(\outmantissa[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[9]_i_5 
       (.I0(mantissaanew[6]),
        .I1(mantissabnew1[6]),
        .I2(eop1),
        .O(\outmantissa[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[9]_i_6 
       (.I0(mantissaanew[5]),
        .I1(mantissabnew1[5]),
        .I2(eop1),
        .O(\outmantissa[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outmantissa[9]_i_7 
       (.I0(mantissaanew[4]),
        .I1(mantissabnew1[4]),
        .I2(eop1),
        .O(\outmantissa[9]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[0]_i_1_n_0 ),
        .Q(outmantissa[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[10]_i_1_n_0 ),
        .Q(outmantissa[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[11]_i_1_n_0 ),
        .Q(outmantissa[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[12]_i_1_n_0 ),
        .Q(outmantissa[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[13]_i_1_n_0 ),
        .Q(outmantissa[13]),
        .R(1'b0));
  CARRY4 \outmantissa_reg[13]_i_3 
       (.CI(\outmantissa_reg[9]_i_3_n_0 ),
        .CO({\outmantissa_reg[13]_i_3_n_0 ,\NLW_outmantissa_reg[13]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(mantissaanew[11:8]),
        .O(outmantissaa[11:8]),
        .S({\outmantissa[13]_i_4_n_0 ,\outmantissa[13]_i_5_n_0 ,\outmantissa[13]_i_6_n_0 ,\outmantissa[13]_i_7_n_0 }));
  CARRY4 \outmantissa_reg[13]_i_8 
       (.CI(\outmantissa_reg[9]_i_8_n_0 ),
        .CO({\outmantissa_reg[13]_i_8_n_0 ,\NLW_outmantissa_reg[13]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mantissabnew1[11:8]),
        .S(mantissabshift[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[14]_i_1_n_0 ),
        .Q(outmantissa[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[15]_i_1_n_0 ),
        .Q(outmantissa[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[16]_i_1_n_0 ),
        .Q(outmantissa[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[17]_i_1_n_0 ),
        .Q(outmantissa[17]),
        .R(1'b0));
  CARRY4 \outmantissa_reg[17]_i_3 
       (.CI(\outmantissa_reg[13]_i_3_n_0 ),
        .CO({\outmantissa_reg[17]_i_3_n_0 ,\NLW_outmantissa_reg[17]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(mantissaanew[15:12]),
        .O(outmantissaa[15:12]),
        .S({\outmantissa[17]_i_4_n_0 ,\outmantissa[17]_i_5_n_0 ,\outmantissa[17]_i_6_n_0 ,\outmantissa[17]_i_7_n_0 }));
  CARRY4 \outmantissa_reg[17]_i_8 
       (.CI(\outmantissa_reg[13]_i_8_n_0 ),
        .CO({\outmantissa_reg[17]_i_8_n_0 ,\NLW_outmantissa_reg[17]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mantissabnew1[15:12]),
        .S(mantissabshift[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[18]_i_1_n_0 ),
        .Q(outmantissa[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[19]_i_1_n_0 ),
        .Q(outmantissa[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[1]_i_1_n_0 ),
        .Q(outmantissa[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[20]_i_1_n_0 ),
        .Q(outmantissa[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[21]_i_1_n_0 ),
        .Q(outmantissa[21]),
        .R(1'b0));
  CARRY4 \outmantissa_reg[21]_i_3 
       (.CI(\outmantissa_reg[17]_i_3_n_0 ),
        .CO({\outmantissa_reg[21]_i_3_n_0 ,\NLW_outmantissa_reg[21]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(mantissaanew[19:16]),
        .O(outmantissaa[19:16]),
        .S({\outmantissa[21]_i_4_n_0 ,\outmantissa[21]_i_5_n_0 ,\outmantissa[21]_i_6_n_0 ,\outmantissa[21]_i_7_n_0 }));
  CARRY4 \outmantissa_reg[21]_i_8 
       (.CI(\outmantissa_reg[17]_i_8_n_0 ),
        .CO({\outmantissa_reg[21]_i_8_n_0 ,\NLW_outmantissa_reg[21]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mantissabnew1[19:16]),
        .S(mantissabshift[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[22]_i_1_n_0 ),
        .Q(outmantissa[22]),
        .R(1'b0));
  CARRY4 \outmantissa_reg[22]_i_13 
       (.CI(\outmantissa_reg[21]_i_8_n_0 ),
        .CO(\NLW_outmantissa_reg[22]_i_13_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_outmantissa_reg[22]_i_13_O_UNCONNECTED [3],mantissabnew1[22:20]}),
        .S({1'b0,mantissabshift[22:20]}));
  CARRY4 \outmantissa_reg[22]_i_2 
       (.CI(\outmantissa_reg[21]_i_3_n_0 ),
        .CO({carrya,\NLW_outmantissa_reg[22]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,mantissaanew[22:20]}),
        .O({\NLW_outmantissa_reg[22]_i_2_O_UNCONNECTED [3],outmantissaa[22:20]}),
        .S({1'b1,\outmantissa[22]_i_5_n_0 ,\outmantissa[22]_i_6_n_0 ,\outmantissa[22]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[2]_i_1_n_0 ),
        .Q(outmantissa[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[3]_i_1_n_0 ),
        .Q(outmantissa[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[4]_i_1_n_0 ),
        .Q(outmantissa[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[5]_i_1_n_0 ),
        .Q(outmantissa[5]),
        .R(1'b0));
  CARRY4 \outmantissa_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\outmantissa_reg[5]_i_3_n_0 ,\NLW_outmantissa_reg[5]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(mantissabnew),
        .DI(mantissaanew[3:0]),
        .O(outmantissaa[3:0]),
        .S({\outmantissa[5]_i_5_n_0 ,\outmantissa[5]_i_6_n_0 ,\outmantissa[5]_i_7_n_0 ,\outmantissa[5]_i_8_n_0 }));
  CARRY4 \outmantissa_reg[5]_i_9 
       (.CI(1'b0),
        .CO({\outmantissa_reg[5]_i_9_n_0 ,\NLW_outmantissa_reg[5]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mantissabshift[0]}),
        .O(mantissabnew1[3:0]),
        .S({mantissabshift[3:1],\outmantissa[5]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[6]_i_1_n_0 ),
        .Q(outmantissa[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[7]_i_1_n_0 ),
        .Q(outmantissa[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[8]_i_1_n_0 ),
        .Q(outmantissa[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa[9]_i_1_n_0 ),
        .Q(outmantissa[9]),
        .R(1'b0));
  CARRY4 \outmantissa_reg[9]_i_3 
       (.CI(\outmantissa_reg[5]_i_3_n_0 ),
        .CO({\outmantissa_reg[9]_i_3_n_0 ,\NLW_outmantissa_reg[9]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(mantissaanew[7:4]),
        .O(outmantissaa[7:4]),
        .S({\outmantissa[9]_i_4_n_0 ,\outmantissa[9]_i_5_n_0 ,\outmantissa[9]_i_6_n_0 ,\outmantissa[9]_i_7_n_0 }));
  CARRY4 \outmantissa_reg[9]_i_8 
       (.CI(\outmantissa_reg[5]_i_9_n_0 ),
        .CO({\outmantissa_reg[9]_i_8_n_0 ,\NLW_outmantissa_reg[9]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mantissabnew1[7:4]),
        .S(mantissabshift[7:4]));
  (* srl_name = "z1/outsign4_reg_srl4" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    outsign4_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(outsign4_reg_srl4_i_1_n_0),
        .Q(outsign4_reg_srl4_n_0));
  LUT6 #(
    .INIT(64'h5040FAFBFAFB5040)) 
    outsign4_reg_srl4_i_1
       (.I0(\mantissab_reg[22]_i_2_n_0 ),
        .I1(\mantissab_reg[22]_i_3_n_0 ),
        .I2(a[31]),
        .I3(\mantissab_reg[22]_i_4_n_0 ),
        .I4(b[31]),
        .I5(opbit),
        .O(outsign4_reg_srl4_i_1_n_0));
  LUT4 #(
    .INIT(16'hC0EE)) 
    shift_i_1
       (.I0(carrya),
        .I1(equal2),
        .I2(\outmantissa[22]_i_4_n_0 ),
        .I3(eop1),
        .O(shift_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    shift_reg
       (.C(clk),
        .CE(1'b1),
        .D(shift_i_1_n_0),
        .Q(shift),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    signa_reg
       (.C(clk),
        .CE(1'b1),
        .D(a[31]),
        .Q(signa),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    signb_reg
       (.C(clk),
        .CE(1'b1),
        .D(b[31]),
        .Q(signb),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    stickybit_i_2
       (.I0(d1[6]),
        .I1(d1[7]),
        .O(stickybit_i_2_n_0));
  LUT3 #(
    .INIT(8'hF4)) 
    stickybit_i_3
       (.I0(count[4]),
        .I1(d1[4]),
        .I2(d1[5]),
        .O(stickybit_i_3_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    stickybit_i_4
       (.I0(count[2]),
        .I1(d1[2]),
        .I2(d1[3]),
        .I3(count[3]),
        .O(stickybit_i_4_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    stickybit_i_5
       (.I0(count[0]),
        .I1(d1[0]),
        .I2(d1[1]),
        .I3(count[1]),
        .O(stickybit_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    stickybit_i_6
       (.I0(d1[7]),
        .I1(d1[6]),
        .O(stickybit_i_6_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    stickybit_i_7
       (.I0(count[4]),
        .I1(d1[4]),
        .I2(d1[5]),
        .O(stickybit_i_7_n_0));
  LUT4 #(
    .INIT(16'h8241)) 
    stickybit_i_8
       (.I0(d1[2]),
        .I1(count[3]),
        .I2(d1[3]),
        .I3(count[2]),
        .O(stickybit_i_8_n_0));
  LUT4 #(
    .INIT(16'h8241)) 
    stickybit_i_9
       (.I0(d1[0]),
        .I1(count[1]),
        .I2(d1[1]),
        .I3(count[0]),
        .O(stickybit_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    stickybit_reg
       (.C(clk),
        .CE(1'b1),
        .D(stickybit_reg_i_1_n_0),
        .Q(stickybit),
        .R(1'b0));
  CARRY4 stickybit_reg_i_1
       (.CI(1'b0),
        .CO({stickybit_reg_i_1_n_0,NLW_stickybit_reg_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({stickybit_i_2_n_0,stickybit_i_3_n_0,stickybit_i_4_n_0,stickybit_i_5_n_0}),
        .O(NLW_stickybit_reg_i_1_O_UNCONNECTED[3:0]),
        .S({stickybit_i_6_n_0,stickybit_i_7_n_0,stickybit_i_8_n_0,stickybit_i_9_n_0}));
endmodule

module singlediv
   (a,
    b,
    clk,
    out);
  input [31:0]a;
  input [31:0]b;
  input clk;
  output [31:0]out;

  wire [25:0]Areg1;
  wire [25:0]Areg10;
  wire \Areg10[11]_i_2_n_0 ;
  wire \Areg10[11]_i_3_n_0 ;
  wire \Areg10[11]_i_4_n_0 ;
  wire \Areg10[11]_i_5_n_0 ;
  wire \Areg10[15]_i_2_n_0 ;
  wire \Areg10[15]_i_3_n_0 ;
  wire \Areg10[15]_i_4_n_0 ;
  wire \Areg10[15]_i_5_n_0 ;
  wire \Areg10[19]_i_2_n_0 ;
  wire \Areg10[19]_i_3_n_0 ;
  wire \Areg10[19]_i_4_n_0 ;
  wire \Areg10[19]_i_5_n_0 ;
  wire \Areg10[23]_i_2_n_0 ;
  wire \Areg10[23]_i_3_n_0 ;
  wire \Areg10[23]_i_4_n_0 ;
  wire \Areg10[23]_i_5_n_0 ;
  wire \Areg10[25]_i_2_n_0 ;
  wire \Areg10[25]_i_3_n_0 ;
  wire \Areg10[3]_i_2_n_0 ;
  wire \Areg10[3]_i_3_n_0 ;
  wire \Areg10[3]_i_4_n_0 ;
  wire \Areg10[3]_i_5_n_0 ;
  wire \Areg10[7]_i_2_n_0 ;
  wire \Areg10[7]_i_3_n_0 ;
  wire \Areg10[7]_i_4_n_0 ;
  wire \Areg10[7]_i_5_n_0 ;
  wire \Areg10_reg[11]_i_1_n_0 ;
  wire \Areg10_reg[15]_i_1_n_0 ;
  wire \Areg10_reg[19]_i_1_n_0 ;
  wire \Areg10_reg[23]_i_1_n_0 ;
  wire \Areg10_reg[3]_i_1_n_0 ;
  wire \Areg10_reg[7]_i_1_n_0 ;
  wire [25:0]Areg11;
  wire \Areg11[11]_i_2_n_0 ;
  wire \Areg11[11]_i_3_n_0 ;
  wire \Areg11[11]_i_4_n_0 ;
  wire \Areg11[11]_i_5_n_0 ;
  wire \Areg11[15]_i_2_n_0 ;
  wire \Areg11[15]_i_3_n_0 ;
  wire \Areg11[15]_i_4_n_0 ;
  wire \Areg11[15]_i_5_n_0 ;
  wire \Areg11[19]_i_2_n_0 ;
  wire \Areg11[19]_i_3_n_0 ;
  wire \Areg11[19]_i_4_n_0 ;
  wire \Areg11[19]_i_5_n_0 ;
  wire \Areg11[23]_i_2_n_0 ;
  wire \Areg11[23]_i_3_n_0 ;
  wire \Areg11[23]_i_4_n_0 ;
  wire \Areg11[23]_i_5_n_0 ;
  wire \Areg11[25]_i_2_n_0 ;
  wire \Areg11[25]_i_3_n_0 ;
  wire \Areg11[3]_i_2_n_0 ;
  wire \Areg11[3]_i_3_n_0 ;
  wire \Areg11[3]_i_4_n_0 ;
  wire \Areg11[3]_i_5_n_0 ;
  wire \Areg11[7]_i_2_n_0 ;
  wire \Areg11[7]_i_3_n_0 ;
  wire \Areg11[7]_i_4_n_0 ;
  wire \Areg11[7]_i_5_n_0 ;
  wire \Areg11_reg[11]_i_1_n_0 ;
  wire \Areg11_reg[15]_i_1_n_0 ;
  wire \Areg11_reg[19]_i_1_n_0 ;
  wire \Areg11_reg[23]_i_1_n_0 ;
  wire \Areg11_reg[3]_i_1_n_0 ;
  wire \Areg11_reg[7]_i_1_n_0 ;
  wire [25:0]Areg12;
  wire \Areg12[11]_i_2_n_0 ;
  wire \Areg12[11]_i_3_n_0 ;
  wire \Areg12[11]_i_4_n_0 ;
  wire \Areg12[11]_i_5_n_0 ;
  wire \Areg12[15]_i_2_n_0 ;
  wire \Areg12[15]_i_3_n_0 ;
  wire \Areg12[15]_i_4_n_0 ;
  wire \Areg12[15]_i_5_n_0 ;
  wire \Areg12[19]_i_2_n_0 ;
  wire \Areg12[19]_i_3_n_0 ;
  wire \Areg12[19]_i_4_n_0 ;
  wire \Areg12[19]_i_5_n_0 ;
  wire \Areg12[23]_i_2_n_0 ;
  wire \Areg12[23]_i_3_n_0 ;
  wire \Areg12[23]_i_4_n_0 ;
  wire \Areg12[23]_i_5_n_0 ;
  wire \Areg12[25]_i_2_n_0 ;
  wire \Areg12[25]_i_3_n_0 ;
  wire \Areg12[3]_i_2_n_0 ;
  wire \Areg12[3]_i_3_n_0 ;
  wire \Areg12[3]_i_4_n_0 ;
  wire \Areg12[3]_i_5_n_0 ;
  wire \Areg12[7]_i_2_n_0 ;
  wire \Areg12[7]_i_3_n_0 ;
  wire \Areg12[7]_i_4_n_0 ;
  wire \Areg12[7]_i_5_n_0 ;
  wire \Areg12_reg[11]_i_1_n_0 ;
  wire \Areg12_reg[15]_i_1_n_0 ;
  wire \Areg12_reg[19]_i_1_n_0 ;
  wire \Areg12_reg[23]_i_1_n_0 ;
  wire \Areg12_reg[3]_i_1_n_0 ;
  wire \Areg12_reg[7]_i_1_n_0 ;
  wire [25:0]Areg13;
  wire \Areg13[11]_i_2_n_0 ;
  wire \Areg13[11]_i_3_n_0 ;
  wire \Areg13[11]_i_4_n_0 ;
  wire \Areg13[11]_i_5_n_0 ;
  wire \Areg13[15]_i_2_n_0 ;
  wire \Areg13[15]_i_3_n_0 ;
  wire \Areg13[15]_i_4_n_0 ;
  wire \Areg13[15]_i_5_n_0 ;
  wire \Areg13[19]_i_2_n_0 ;
  wire \Areg13[19]_i_3_n_0 ;
  wire \Areg13[19]_i_4_n_0 ;
  wire \Areg13[19]_i_5_n_0 ;
  wire \Areg13[23]_i_2_n_0 ;
  wire \Areg13[23]_i_3_n_0 ;
  wire \Areg13[23]_i_4_n_0 ;
  wire \Areg13[23]_i_5_n_0 ;
  wire \Areg13[25]_i_2_n_0 ;
  wire \Areg13[25]_i_3_n_0 ;
  wire \Areg13[3]_i_2_n_0 ;
  wire \Areg13[3]_i_3_n_0 ;
  wire \Areg13[3]_i_4_n_0 ;
  wire \Areg13[3]_i_5_n_0 ;
  wire \Areg13[7]_i_2_n_0 ;
  wire \Areg13[7]_i_3_n_0 ;
  wire \Areg13[7]_i_4_n_0 ;
  wire \Areg13[7]_i_5_n_0 ;
  wire \Areg13_reg[11]_i_1_n_0 ;
  wire \Areg13_reg[15]_i_1_n_0 ;
  wire \Areg13_reg[19]_i_1_n_0 ;
  wire \Areg13_reg[23]_i_1_n_0 ;
  wire \Areg13_reg[3]_i_1_n_0 ;
  wire \Areg13_reg[7]_i_1_n_0 ;
  wire [25:0]Areg14;
  wire \Areg14[11]_i_2_n_0 ;
  wire \Areg14[11]_i_3_n_0 ;
  wire \Areg14[11]_i_4_n_0 ;
  wire \Areg14[11]_i_5_n_0 ;
  wire \Areg14[15]_i_2_n_0 ;
  wire \Areg14[15]_i_3_n_0 ;
  wire \Areg14[15]_i_4_n_0 ;
  wire \Areg14[15]_i_5_n_0 ;
  wire \Areg14[19]_i_2_n_0 ;
  wire \Areg14[19]_i_3_n_0 ;
  wire \Areg14[19]_i_4_n_0 ;
  wire \Areg14[19]_i_5_n_0 ;
  wire \Areg14[23]_i_2_n_0 ;
  wire \Areg14[23]_i_3_n_0 ;
  wire \Areg14[23]_i_4_n_0 ;
  wire \Areg14[23]_i_5_n_0 ;
  wire \Areg14[25]_i_2_n_0 ;
  wire \Areg14[25]_i_3_n_0 ;
  wire \Areg14[3]_i_2_n_0 ;
  wire \Areg14[3]_i_3_n_0 ;
  wire \Areg14[3]_i_4_n_0 ;
  wire \Areg14[3]_i_5_n_0 ;
  wire \Areg14[7]_i_2_n_0 ;
  wire \Areg14[7]_i_3_n_0 ;
  wire \Areg14[7]_i_4_n_0 ;
  wire \Areg14[7]_i_5_n_0 ;
  wire \Areg14_reg[11]_i_1_n_0 ;
  wire \Areg14_reg[15]_i_1_n_0 ;
  wire \Areg14_reg[19]_i_1_n_0 ;
  wire \Areg14_reg[23]_i_1_n_0 ;
  wire \Areg14_reg[3]_i_1_n_0 ;
  wire \Areg14_reg[7]_i_1_n_0 ;
  wire [25:0]Areg15;
  wire \Areg15[11]_i_2_n_0 ;
  wire \Areg15[11]_i_3_n_0 ;
  wire \Areg15[11]_i_4_n_0 ;
  wire \Areg15[11]_i_5_n_0 ;
  wire \Areg15[15]_i_2_n_0 ;
  wire \Areg15[15]_i_3_n_0 ;
  wire \Areg15[15]_i_4_n_0 ;
  wire \Areg15[15]_i_5_n_0 ;
  wire \Areg15[19]_i_2_n_0 ;
  wire \Areg15[19]_i_3_n_0 ;
  wire \Areg15[19]_i_4_n_0 ;
  wire \Areg15[19]_i_5_n_0 ;
  wire \Areg15[23]_i_2_n_0 ;
  wire \Areg15[23]_i_3_n_0 ;
  wire \Areg15[23]_i_4_n_0 ;
  wire \Areg15[23]_i_5_n_0 ;
  wire \Areg15[25]_i_2_n_0 ;
  wire \Areg15[25]_i_3_n_0 ;
  wire \Areg15[3]_i_2_n_0 ;
  wire \Areg15[3]_i_3_n_0 ;
  wire \Areg15[3]_i_4_n_0 ;
  wire \Areg15[3]_i_5_n_0 ;
  wire \Areg15[7]_i_2_n_0 ;
  wire \Areg15[7]_i_3_n_0 ;
  wire \Areg15[7]_i_4_n_0 ;
  wire \Areg15[7]_i_5_n_0 ;
  wire \Areg15_reg[11]_i_1_n_0 ;
  wire \Areg15_reg[15]_i_1_n_0 ;
  wire \Areg15_reg[19]_i_1_n_0 ;
  wire \Areg15_reg[23]_i_1_n_0 ;
  wire \Areg15_reg[3]_i_1_n_0 ;
  wire \Areg15_reg[7]_i_1_n_0 ;
  wire [25:0]Areg16;
  wire \Areg16[11]_i_2_n_0 ;
  wire \Areg16[11]_i_3_n_0 ;
  wire \Areg16[11]_i_4_n_0 ;
  wire \Areg16[11]_i_5_n_0 ;
  wire \Areg16[15]_i_2_n_0 ;
  wire \Areg16[15]_i_3_n_0 ;
  wire \Areg16[15]_i_4_n_0 ;
  wire \Areg16[15]_i_5_n_0 ;
  wire \Areg16[19]_i_2_n_0 ;
  wire \Areg16[19]_i_3_n_0 ;
  wire \Areg16[19]_i_4_n_0 ;
  wire \Areg16[19]_i_5_n_0 ;
  wire \Areg16[23]_i_2_n_0 ;
  wire \Areg16[23]_i_3_n_0 ;
  wire \Areg16[23]_i_4_n_0 ;
  wire \Areg16[23]_i_5_n_0 ;
  wire \Areg16[25]_i_2_n_0 ;
  wire \Areg16[25]_i_3_n_0 ;
  wire \Areg16[3]_i_2_n_0 ;
  wire \Areg16[3]_i_3_n_0 ;
  wire \Areg16[3]_i_4_n_0 ;
  wire \Areg16[3]_i_5_n_0 ;
  wire \Areg16[7]_i_2_n_0 ;
  wire \Areg16[7]_i_3_n_0 ;
  wire \Areg16[7]_i_4_n_0 ;
  wire \Areg16[7]_i_5_n_0 ;
  wire \Areg16_reg[11]_i_1_n_0 ;
  wire \Areg16_reg[15]_i_1_n_0 ;
  wire \Areg16_reg[19]_i_1_n_0 ;
  wire \Areg16_reg[23]_i_1_n_0 ;
  wire \Areg16_reg[3]_i_1_n_0 ;
  wire \Areg16_reg[7]_i_1_n_0 ;
  wire [25:0]Areg17;
  wire \Areg17[11]_i_2_n_0 ;
  wire \Areg17[11]_i_3_n_0 ;
  wire \Areg17[11]_i_4_n_0 ;
  wire \Areg17[11]_i_5_n_0 ;
  wire \Areg17[15]_i_2_n_0 ;
  wire \Areg17[15]_i_3_n_0 ;
  wire \Areg17[15]_i_4_n_0 ;
  wire \Areg17[15]_i_5_n_0 ;
  wire \Areg17[19]_i_2_n_0 ;
  wire \Areg17[19]_i_3_n_0 ;
  wire \Areg17[19]_i_4_n_0 ;
  wire \Areg17[19]_i_5_n_0 ;
  wire \Areg17[23]_i_2_n_0 ;
  wire \Areg17[23]_i_3_n_0 ;
  wire \Areg17[23]_i_4_n_0 ;
  wire \Areg17[23]_i_5_n_0 ;
  wire \Areg17[25]_i_2_n_0 ;
  wire \Areg17[25]_i_3_n_0 ;
  wire \Areg17[3]_i_2_n_0 ;
  wire \Areg17[3]_i_3_n_0 ;
  wire \Areg17[3]_i_4_n_0 ;
  wire \Areg17[3]_i_5_n_0 ;
  wire \Areg17[7]_i_2_n_0 ;
  wire \Areg17[7]_i_3_n_0 ;
  wire \Areg17[7]_i_4_n_0 ;
  wire \Areg17[7]_i_5_n_0 ;
  wire \Areg17_reg[11]_i_1_n_0 ;
  wire \Areg17_reg[15]_i_1_n_0 ;
  wire \Areg17_reg[19]_i_1_n_0 ;
  wire \Areg17_reg[23]_i_1_n_0 ;
  wire \Areg17_reg[3]_i_1_n_0 ;
  wire \Areg17_reg[7]_i_1_n_0 ;
  wire [25:0]Areg18;
  wire \Areg18[11]_i_2_n_0 ;
  wire \Areg18[11]_i_3_n_0 ;
  wire \Areg18[11]_i_4_n_0 ;
  wire \Areg18[11]_i_5_n_0 ;
  wire \Areg18[15]_i_2_n_0 ;
  wire \Areg18[15]_i_3_n_0 ;
  wire \Areg18[15]_i_4_n_0 ;
  wire \Areg18[15]_i_5_n_0 ;
  wire \Areg18[19]_i_2_n_0 ;
  wire \Areg18[19]_i_3_n_0 ;
  wire \Areg18[19]_i_4_n_0 ;
  wire \Areg18[19]_i_5_n_0 ;
  wire \Areg18[23]_i_2_n_0 ;
  wire \Areg18[23]_i_3_n_0 ;
  wire \Areg18[23]_i_4_n_0 ;
  wire \Areg18[23]_i_5_n_0 ;
  wire \Areg18[25]_i_2_n_0 ;
  wire \Areg18[25]_i_3_n_0 ;
  wire \Areg18[3]_i_2_n_0 ;
  wire \Areg18[3]_i_3_n_0 ;
  wire \Areg18[3]_i_4_n_0 ;
  wire \Areg18[3]_i_5_n_0 ;
  wire \Areg18[7]_i_2_n_0 ;
  wire \Areg18[7]_i_3_n_0 ;
  wire \Areg18[7]_i_4_n_0 ;
  wire \Areg18[7]_i_5_n_0 ;
  wire \Areg18_reg[11]_i_1_n_0 ;
  wire \Areg18_reg[15]_i_1_n_0 ;
  wire \Areg18_reg[19]_i_1_n_0 ;
  wire \Areg18_reg[23]_i_1_n_0 ;
  wire \Areg18_reg[3]_i_1_n_0 ;
  wire \Areg18_reg[7]_i_1_n_0 ;
  wire [25:0]Areg19;
  wire \Areg19[11]_i_2_n_0 ;
  wire \Areg19[11]_i_3_n_0 ;
  wire \Areg19[11]_i_4_n_0 ;
  wire \Areg19[11]_i_5_n_0 ;
  wire \Areg19[15]_i_2_n_0 ;
  wire \Areg19[15]_i_3_n_0 ;
  wire \Areg19[15]_i_4_n_0 ;
  wire \Areg19[15]_i_5_n_0 ;
  wire \Areg19[19]_i_2_n_0 ;
  wire \Areg19[19]_i_3_n_0 ;
  wire \Areg19[19]_i_4_n_0 ;
  wire \Areg19[19]_i_5_n_0 ;
  wire \Areg19[23]_i_2_n_0 ;
  wire \Areg19[23]_i_3_n_0 ;
  wire \Areg19[23]_i_4_n_0 ;
  wire \Areg19[23]_i_5_n_0 ;
  wire \Areg19[25]_i_2_n_0 ;
  wire \Areg19[25]_i_3_n_0 ;
  wire \Areg19[3]_i_2_n_0 ;
  wire \Areg19[3]_i_3_n_0 ;
  wire \Areg19[3]_i_4_n_0 ;
  wire \Areg19[3]_i_5_n_0 ;
  wire \Areg19[7]_i_2_n_0 ;
  wire \Areg19[7]_i_3_n_0 ;
  wire \Areg19[7]_i_4_n_0 ;
  wire \Areg19[7]_i_5_n_0 ;
  wire \Areg19_reg[11]_i_1_n_0 ;
  wire \Areg19_reg[15]_i_1_n_0 ;
  wire \Areg19_reg[19]_i_1_n_0 ;
  wire \Areg19_reg[23]_i_1_n_0 ;
  wire \Areg19_reg[3]_i_1_n_0 ;
  wire \Areg19_reg[7]_i_1_n_0 ;
  wire \Areg1[3]_i_2_n_0 ;
  wire \Areg1_reg[11]_i_1_n_0 ;
  wire \Areg1_reg[15]_i_1_n_0 ;
  wire \Areg1_reg[19]_i_1_n_0 ;
  wire \Areg1_reg[3]_i_1_n_0 ;
  wire \Areg1_reg[7]_i_1_n_0 ;
  wire [25:0]Areg2;
  wire [25:0]Areg20;
  wire \Areg20[11]_i_2_n_0 ;
  wire \Areg20[11]_i_3_n_0 ;
  wire \Areg20[11]_i_4_n_0 ;
  wire \Areg20[11]_i_5_n_0 ;
  wire \Areg20[15]_i_2_n_0 ;
  wire \Areg20[15]_i_3_n_0 ;
  wire \Areg20[15]_i_4_n_0 ;
  wire \Areg20[15]_i_5_n_0 ;
  wire \Areg20[19]_i_2_n_0 ;
  wire \Areg20[19]_i_3_n_0 ;
  wire \Areg20[19]_i_4_n_0 ;
  wire \Areg20[19]_i_5_n_0 ;
  wire \Areg20[23]_i_2_n_0 ;
  wire \Areg20[23]_i_3_n_0 ;
  wire \Areg20[23]_i_4_n_0 ;
  wire \Areg20[23]_i_5_n_0 ;
  wire \Areg20[25]_i_2_n_0 ;
  wire \Areg20[25]_i_3_n_0 ;
  wire \Areg20[3]_i_2_n_0 ;
  wire \Areg20[3]_i_3_n_0 ;
  wire \Areg20[3]_i_4_n_0 ;
  wire \Areg20[3]_i_5_n_0 ;
  wire \Areg20[7]_i_2_n_0 ;
  wire \Areg20[7]_i_3_n_0 ;
  wire \Areg20[7]_i_4_n_0 ;
  wire \Areg20[7]_i_5_n_0 ;
  wire \Areg20_reg[11]_i_1_n_0 ;
  wire \Areg20_reg[15]_i_1_n_0 ;
  wire \Areg20_reg[19]_i_1_n_0 ;
  wire \Areg20_reg[23]_i_1_n_0 ;
  wire \Areg20_reg[3]_i_1_n_0 ;
  wire \Areg20_reg[7]_i_1_n_0 ;
  wire [25:0]Areg21;
  wire \Areg21[11]_i_2_n_0 ;
  wire \Areg21[11]_i_3_n_0 ;
  wire \Areg21[11]_i_4_n_0 ;
  wire \Areg21[11]_i_5_n_0 ;
  wire \Areg21[15]_i_2_n_0 ;
  wire \Areg21[15]_i_3_n_0 ;
  wire \Areg21[15]_i_4_n_0 ;
  wire \Areg21[15]_i_5_n_0 ;
  wire \Areg21[19]_i_2_n_0 ;
  wire \Areg21[19]_i_3_n_0 ;
  wire \Areg21[19]_i_4_n_0 ;
  wire \Areg21[19]_i_5_n_0 ;
  wire \Areg21[23]_i_2_n_0 ;
  wire \Areg21[23]_i_3_n_0 ;
  wire \Areg21[23]_i_4_n_0 ;
  wire \Areg21[23]_i_5_n_0 ;
  wire \Areg21[25]_i_2_n_0 ;
  wire \Areg21[25]_i_3_n_0 ;
  wire \Areg21[3]_i_2_n_0 ;
  wire \Areg21[3]_i_3_n_0 ;
  wire \Areg21[3]_i_4_n_0 ;
  wire \Areg21[3]_i_5_n_0 ;
  wire \Areg21[7]_i_2_n_0 ;
  wire \Areg21[7]_i_3_n_0 ;
  wire \Areg21[7]_i_4_n_0 ;
  wire \Areg21[7]_i_5_n_0 ;
  wire \Areg21_reg[11]_i_1_n_0 ;
  wire \Areg21_reg[15]_i_1_n_0 ;
  wire \Areg21_reg[19]_i_1_n_0 ;
  wire \Areg21_reg[23]_i_1_n_0 ;
  wire \Areg21_reg[3]_i_1_n_0 ;
  wire \Areg21_reg[7]_i_1_n_0 ;
  wire [25:0]Areg22;
  wire \Areg22[11]_i_2_n_0 ;
  wire \Areg22[11]_i_3_n_0 ;
  wire \Areg22[11]_i_4_n_0 ;
  wire \Areg22[11]_i_5_n_0 ;
  wire \Areg22[15]_i_2_n_0 ;
  wire \Areg22[15]_i_3_n_0 ;
  wire \Areg22[15]_i_4_n_0 ;
  wire \Areg22[15]_i_5_n_0 ;
  wire \Areg22[19]_i_2_n_0 ;
  wire \Areg22[19]_i_3_n_0 ;
  wire \Areg22[19]_i_4_n_0 ;
  wire \Areg22[19]_i_5_n_0 ;
  wire \Areg22[23]_i_2_n_0 ;
  wire \Areg22[23]_i_3_n_0 ;
  wire \Areg22[23]_i_4_n_0 ;
  wire \Areg22[23]_i_5_n_0 ;
  wire \Areg22[25]_i_2_n_0 ;
  wire \Areg22[25]_i_3_n_0 ;
  wire \Areg22[3]_i_2_n_0 ;
  wire \Areg22[3]_i_3_n_0 ;
  wire \Areg22[3]_i_4_n_0 ;
  wire \Areg22[3]_i_5_n_0 ;
  wire \Areg22[7]_i_2_n_0 ;
  wire \Areg22[7]_i_3_n_0 ;
  wire \Areg22[7]_i_4_n_0 ;
  wire \Areg22[7]_i_5_n_0 ;
  wire \Areg22_reg[11]_i_1_n_0 ;
  wire \Areg22_reg[15]_i_1_n_0 ;
  wire \Areg22_reg[19]_i_1_n_0 ;
  wire \Areg22_reg[23]_i_1_n_0 ;
  wire \Areg22_reg[3]_i_1_n_0 ;
  wire \Areg22_reg[7]_i_1_n_0 ;
  wire [25:0]Areg23;
  wire \Areg23[11]_i_2_n_0 ;
  wire \Areg23[11]_i_3_n_0 ;
  wire \Areg23[11]_i_4_n_0 ;
  wire \Areg23[11]_i_5_n_0 ;
  wire \Areg23[15]_i_2_n_0 ;
  wire \Areg23[15]_i_3_n_0 ;
  wire \Areg23[15]_i_4_n_0 ;
  wire \Areg23[15]_i_5_n_0 ;
  wire \Areg23[19]_i_2_n_0 ;
  wire \Areg23[19]_i_3_n_0 ;
  wire \Areg23[19]_i_4_n_0 ;
  wire \Areg23[19]_i_5_n_0 ;
  wire \Areg23[23]_i_2_n_0 ;
  wire \Areg23[23]_i_3_n_0 ;
  wire \Areg23[23]_i_4_n_0 ;
  wire \Areg23[23]_i_5_n_0 ;
  wire \Areg23[25]_i_2_n_0 ;
  wire \Areg23[25]_i_3_n_0 ;
  wire \Areg23[3]_i_2_n_0 ;
  wire \Areg23[3]_i_3_n_0 ;
  wire \Areg23[3]_i_4_n_0 ;
  wire \Areg23[3]_i_5_n_0 ;
  wire \Areg23[7]_i_2_n_0 ;
  wire \Areg23[7]_i_3_n_0 ;
  wire \Areg23[7]_i_4_n_0 ;
  wire \Areg23[7]_i_5_n_0 ;
  wire \Areg23_reg[11]_i_1_n_0 ;
  wire \Areg23_reg[15]_i_1_n_0 ;
  wire \Areg23_reg[19]_i_1_n_0 ;
  wire \Areg23_reg[23]_i_1_n_0 ;
  wire \Areg23_reg[3]_i_1_n_0 ;
  wire \Areg23_reg[7]_i_1_n_0 ;
  wire [25:0]Areg24;
  wire \Areg24[11]_i_2_n_0 ;
  wire \Areg24[11]_i_3_n_0 ;
  wire \Areg24[11]_i_4_n_0 ;
  wire \Areg24[11]_i_5_n_0 ;
  wire \Areg24[15]_i_2_n_0 ;
  wire \Areg24[15]_i_3_n_0 ;
  wire \Areg24[15]_i_4_n_0 ;
  wire \Areg24[15]_i_5_n_0 ;
  wire \Areg24[19]_i_2_n_0 ;
  wire \Areg24[19]_i_3_n_0 ;
  wire \Areg24[19]_i_4_n_0 ;
  wire \Areg24[19]_i_5_n_0 ;
  wire \Areg24[23]_i_2_n_0 ;
  wire \Areg24[23]_i_3_n_0 ;
  wire \Areg24[23]_i_4_n_0 ;
  wire \Areg24[23]_i_5_n_0 ;
  wire \Areg24[25]_i_2_n_0 ;
  wire \Areg24[25]_i_3_n_0 ;
  wire \Areg24[3]_i_2_n_0 ;
  wire \Areg24[3]_i_3_n_0 ;
  wire \Areg24[3]_i_4_n_0 ;
  wire \Areg24[3]_i_5_n_0 ;
  wire \Areg24[7]_i_2_n_0 ;
  wire \Areg24[7]_i_3_n_0 ;
  wire \Areg24[7]_i_4_n_0 ;
  wire \Areg24[7]_i_5_n_0 ;
  wire \Areg24_reg[11]_i_1_n_0 ;
  wire \Areg24_reg[15]_i_1_n_0 ;
  wire \Areg24_reg[19]_i_1_n_0 ;
  wire \Areg24_reg[23]_i_1_n_0 ;
  wire \Areg24_reg[3]_i_1_n_0 ;
  wire \Areg24_reg[7]_i_1_n_0 ;
  wire [25:0]Areg25;
  wire \Areg25[11]_i_2_n_0 ;
  wire \Areg25[11]_i_3_n_0 ;
  wire \Areg25[11]_i_4_n_0 ;
  wire \Areg25[11]_i_5_n_0 ;
  wire \Areg25[15]_i_2_n_0 ;
  wire \Areg25[15]_i_3_n_0 ;
  wire \Areg25[15]_i_4_n_0 ;
  wire \Areg25[15]_i_5_n_0 ;
  wire \Areg25[19]_i_2_n_0 ;
  wire \Areg25[19]_i_3_n_0 ;
  wire \Areg25[19]_i_4_n_0 ;
  wire \Areg25[19]_i_5_n_0 ;
  wire \Areg25[23]_i_2_n_0 ;
  wire \Areg25[23]_i_3_n_0 ;
  wire \Areg25[23]_i_4_n_0 ;
  wire \Areg25[23]_i_5_n_0 ;
  wire \Areg25[25]_i_2_n_0 ;
  wire \Areg25[25]_i_3_n_0 ;
  wire \Areg25[3]_i_2_n_0 ;
  wire \Areg25[3]_i_3_n_0 ;
  wire \Areg25[3]_i_4_n_0 ;
  wire \Areg25[3]_i_5_n_0 ;
  wire \Areg25[7]_i_2_n_0 ;
  wire \Areg25[7]_i_3_n_0 ;
  wire \Areg25[7]_i_4_n_0 ;
  wire \Areg25[7]_i_5_n_0 ;
  wire \Areg25_reg[11]_i_1_n_0 ;
  wire \Areg25_reg[15]_i_1_n_0 ;
  wire \Areg25_reg[19]_i_1_n_0 ;
  wire \Areg25_reg[23]_i_1_n_0 ;
  wire \Areg25_reg[3]_i_1_n_0 ;
  wire \Areg25_reg[7]_i_1_n_0 ;
  wire [25:0]Areg26;
  wire \Areg26[11]_i_2_n_0 ;
  wire \Areg26[11]_i_3_n_0 ;
  wire \Areg26[11]_i_4_n_0 ;
  wire \Areg26[11]_i_5_n_0 ;
  wire \Areg26[15]_i_2_n_0 ;
  wire \Areg26[15]_i_3_n_0 ;
  wire \Areg26[15]_i_4_n_0 ;
  wire \Areg26[15]_i_5_n_0 ;
  wire \Areg26[19]_i_2_n_0 ;
  wire \Areg26[19]_i_3_n_0 ;
  wire \Areg26[19]_i_4_n_0 ;
  wire \Areg26[19]_i_5_n_0 ;
  wire \Areg26[23]_i_2_n_0 ;
  wire \Areg26[23]_i_3_n_0 ;
  wire \Areg26[23]_i_4_n_0 ;
  wire \Areg26[23]_i_5_n_0 ;
  wire \Areg26[25]_i_2_n_0 ;
  wire \Areg26[25]_i_3_n_0 ;
  wire \Areg26[3]_i_2_n_0 ;
  wire \Areg26[3]_i_3_n_0 ;
  wire \Areg26[3]_i_4_n_0 ;
  wire \Areg26[3]_i_5_n_0 ;
  wire \Areg26[7]_i_2_n_0 ;
  wire \Areg26[7]_i_3_n_0 ;
  wire \Areg26[7]_i_4_n_0 ;
  wire \Areg26[7]_i_5_n_0 ;
  wire \Areg26_reg[11]_i_1_n_0 ;
  wire \Areg26_reg[15]_i_1_n_0 ;
  wire \Areg26_reg[19]_i_1_n_0 ;
  wire \Areg26_reg[23]_i_1_n_0 ;
  wire \Areg26_reg[3]_i_1_n_0 ;
  wire \Areg26_reg[7]_i_1_n_0 ;
  wire [25:0]Areg27;
  wire \Areg27[11]_i_2_n_0 ;
  wire \Areg27[11]_i_3_n_0 ;
  wire \Areg27[11]_i_4_n_0 ;
  wire \Areg27[11]_i_5_n_0 ;
  wire \Areg27[15]_i_2_n_0 ;
  wire \Areg27[15]_i_3_n_0 ;
  wire \Areg27[15]_i_4_n_0 ;
  wire \Areg27[15]_i_5_n_0 ;
  wire \Areg27[19]_i_2_n_0 ;
  wire \Areg27[19]_i_3_n_0 ;
  wire \Areg27[19]_i_4_n_0 ;
  wire \Areg27[19]_i_5_n_0 ;
  wire \Areg27[23]_i_2_n_0 ;
  wire \Areg27[23]_i_3_n_0 ;
  wire \Areg27[23]_i_4_n_0 ;
  wire \Areg27[23]_i_5_n_0 ;
  wire \Areg27[25]_i_2_n_0 ;
  wire \Areg27[25]_i_3_n_0 ;
  wire \Areg27[3]_i_2_n_0 ;
  wire \Areg27[3]_i_3_n_0 ;
  wire \Areg27[3]_i_4_n_0 ;
  wire \Areg27[3]_i_5_n_0 ;
  wire \Areg27[7]_i_2_n_0 ;
  wire \Areg27[7]_i_3_n_0 ;
  wire \Areg27[7]_i_4_n_0 ;
  wire \Areg27[7]_i_5_n_0 ;
  wire \Areg27_reg[11]_i_1_n_0 ;
  wire \Areg27_reg[15]_i_1_n_0 ;
  wire \Areg27_reg[19]_i_1_n_0 ;
  wire \Areg27_reg[23]_i_1_n_0 ;
  wire \Areg27_reg[3]_i_1_n_0 ;
  wire \Areg27_reg[7]_i_1_n_0 ;
  wire [25:0]Areg28;
  wire \Areg28[11]_i_2_n_0 ;
  wire \Areg28[11]_i_3_n_0 ;
  wire \Areg28[11]_i_4_n_0 ;
  wire \Areg28[11]_i_5_n_0 ;
  wire \Areg28[15]_i_2_n_0 ;
  wire \Areg28[15]_i_3_n_0 ;
  wire \Areg28[15]_i_4_n_0 ;
  wire \Areg28[15]_i_5_n_0 ;
  wire \Areg28[19]_i_2_n_0 ;
  wire \Areg28[19]_i_3_n_0 ;
  wire \Areg28[19]_i_4_n_0 ;
  wire \Areg28[19]_i_5_n_0 ;
  wire \Areg28[23]_i_2_n_0 ;
  wire \Areg28[23]_i_3_n_0 ;
  wire \Areg28[23]_i_4_n_0 ;
  wire \Areg28[23]_i_5_n_0 ;
  wire \Areg28[25]_i_2_n_0 ;
  wire \Areg28[25]_i_3_n_0 ;
  wire \Areg28[3]_i_2_n_0 ;
  wire \Areg28[3]_i_3_n_0 ;
  wire \Areg28[3]_i_4_n_0 ;
  wire \Areg28[3]_i_5_n_0 ;
  wire \Areg28[7]_i_2_n_0 ;
  wire \Areg28[7]_i_3_n_0 ;
  wire \Areg28[7]_i_4_n_0 ;
  wire \Areg28[7]_i_5_n_0 ;
  wire \Areg28_reg[11]_i_1_n_0 ;
  wire \Areg28_reg[15]_i_1_n_0 ;
  wire \Areg28_reg[19]_i_1_n_0 ;
  wire \Areg28_reg[23]_i_1_n_0 ;
  wire \Areg28_reg[3]_i_1_n_0 ;
  wire \Areg28_reg[7]_i_1_n_0 ;
  wire \Areg2[11]_i_2_n_0 ;
  wire \Areg2[11]_i_3_n_0 ;
  wire \Areg2[11]_i_4_n_0 ;
  wire \Areg2[11]_i_5_n_0 ;
  wire \Areg2[15]_i_2_n_0 ;
  wire \Areg2[15]_i_3_n_0 ;
  wire \Areg2[15]_i_4_n_0 ;
  wire \Areg2[15]_i_5_n_0 ;
  wire \Areg2[19]_i_2_n_0 ;
  wire \Areg2[19]_i_3_n_0 ;
  wire \Areg2[19]_i_4_n_0 ;
  wire \Areg2[19]_i_5_n_0 ;
  wire \Areg2[23]_i_2_n_0 ;
  wire \Areg2[23]_i_3_n_0 ;
  wire \Areg2[23]_i_4_n_0 ;
  wire \Areg2[23]_i_5_n_0 ;
  wire \Areg2[25]_i_2_n_0 ;
  wire \Areg2[25]_i_3_n_0 ;
  wire \Areg2[3]_i_2_n_0 ;
  wire \Areg2[3]_i_3_n_0 ;
  wire \Areg2[3]_i_4_n_0 ;
  wire \Areg2[3]_i_5_n_0 ;
  wire \Areg2[7]_i_2_n_0 ;
  wire \Areg2[7]_i_3_n_0 ;
  wire \Areg2[7]_i_4_n_0 ;
  wire \Areg2[7]_i_5_n_0 ;
  wire \Areg2_reg[11]_i_1_n_0 ;
  wire \Areg2_reg[15]_i_1_n_0 ;
  wire \Areg2_reg[19]_i_1_n_0 ;
  wire \Areg2_reg[23]_i_1_n_0 ;
  wire \Areg2_reg[3]_i_1_n_0 ;
  wire \Areg2_reg[7]_i_1_n_0 ;
  wire [25:0]Areg3;
  wire \Areg3[11]_i_2_n_0 ;
  wire \Areg3[11]_i_3_n_0 ;
  wire \Areg3[11]_i_4_n_0 ;
  wire \Areg3[11]_i_5_n_0 ;
  wire \Areg3[15]_i_2_n_0 ;
  wire \Areg3[15]_i_3_n_0 ;
  wire \Areg3[15]_i_4_n_0 ;
  wire \Areg3[15]_i_5_n_0 ;
  wire \Areg3[19]_i_2_n_0 ;
  wire \Areg3[19]_i_3_n_0 ;
  wire \Areg3[19]_i_4_n_0 ;
  wire \Areg3[19]_i_5_n_0 ;
  wire \Areg3[23]_i_2_n_0 ;
  wire \Areg3[23]_i_3_n_0 ;
  wire \Areg3[23]_i_4_n_0 ;
  wire \Areg3[23]_i_5_n_0 ;
  wire \Areg3[25]_i_2_n_0 ;
  wire \Areg3[25]_i_3_n_0 ;
  wire \Areg3[3]_i_2_n_0 ;
  wire \Areg3[3]_i_3_n_0 ;
  wire \Areg3[3]_i_4_n_0 ;
  wire \Areg3[3]_i_5_n_0 ;
  wire \Areg3[7]_i_2_n_0 ;
  wire \Areg3[7]_i_3_n_0 ;
  wire \Areg3[7]_i_4_n_0 ;
  wire \Areg3[7]_i_5_n_0 ;
  wire \Areg3_reg[11]_i_1_n_0 ;
  wire \Areg3_reg[15]_i_1_n_0 ;
  wire \Areg3_reg[19]_i_1_n_0 ;
  wire \Areg3_reg[23]_i_1_n_0 ;
  wire \Areg3_reg[3]_i_1_n_0 ;
  wire \Areg3_reg[7]_i_1_n_0 ;
  wire [25:0]Areg4;
  wire \Areg4[11]_i_2_n_0 ;
  wire \Areg4[11]_i_3_n_0 ;
  wire \Areg4[11]_i_4_n_0 ;
  wire \Areg4[11]_i_5_n_0 ;
  wire \Areg4[15]_i_2_n_0 ;
  wire \Areg4[15]_i_3_n_0 ;
  wire \Areg4[15]_i_4_n_0 ;
  wire \Areg4[15]_i_5_n_0 ;
  wire \Areg4[19]_i_2_n_0 ;
  wire \Areg4[19]_i_3_n_0 ;
  wire \Areg4[19]_i_4_n_0 ;
  wire \Areg4[19]_i_5_n_0 ;
  wire \Areg4[23]_i_2_n_0 ;
  wire \Areg4[23]_i_3_n_0 ;
  wire \Areg4[23]_i_4_n_0 ;
  wire \Areg4[23]_i_5_n_0 ;
  wire \Areg4[25]_i_2_n_0 ;
  wire \Areg4[25]_i_3_n_0 ;
  wire \Areg4[3]_i_2_n_0 ;
  wire \Areg4[3]_i_3_n_0 ;
  wire \Areg4[3]_i_4_n_0 ;
  wire \Areg4[3]_i_5_n_0 ;
  wire \Areg4[7]_i_2_n_0 ;
  wire \Areg4[7]_i_3_n_0 ;
  wire \Areg4[7]_i_4_n_0 ;
  wire \Areg4[7]_i_5_n_0 ;
  wire \Areg4_reg[11]_i_1_n_0 ;
  wire \Areg4_reg[15]_i_1_n_0 ;
  wire \Areg4_reg[19]_i_1_n_0 ;
  wire \Areg4_reg[23]_i_1_n_0 ;
  wire \Areg4_reg[3]_i_1_n_0 ;
  wire \Areg4_reg[7]_i_1_n_0 ;
  wire [25:0]Areg5;
  wire \Areg5[11]_i_2_n_0 ;
  wire \Areg5[11]_i_3_n_0 ;
  wire \Areg5[11]_i_4_n_0 ;
  wire \Areg5[11]_i_5_n_0 ;
  wire \Areg5[15]_i_2_n_0 ;
  wire \Areg5[15]_i_3_n_0 ;
  wire \Areg5[15]_i_4_n_0 ;
  wire \Areg5[15]_i_5_n_0 ;
  wire \Areg5[19]_i_2_n_0 ;
  wire \Areg5[19]_i_3_n_0 ;
  wire \Areg5[19]_i_4_n_0 ;
  wire \Areg5[19]_i_5_n_0 ;
  wire \Areg5[23]_i_2_n_0 ;
  wire \Areg5[23]_i_3_n_0 ;
  wire \Areg5[23]_i_4_n_0 ;
  wire \Areg5[23]_i_5_n_0 ;
  wire \Areg5[25]_i_2_n_0 ;
  wire \Areg5[25]_i_3_n_0 ;
  wire \Areg5[3]_i_2_n_0 ;
  wire \Areg5[3]_i_3_n_0 ;
  wire \Areg5[3]_i_4_n_0 ;
  wire \Areg5[3]_i_5_n_0 ;
  wire \Areg5[7]_i_2_n_0 ;
  wire \Areg5[7]_i_3_n_0 ;
  wire \Areg5[7]_i_4_n_0 ;
  wire \Areg5[7]_i_5_n_0 ;
  wire \Areg5_reg[11]_i_1_n_0 ;
  wire \Areg5_reg[15]_i_1_n_0 ;
  wire \Areg5_reg[19]_i_1_n_0 ;
  wire \Areg5_reg[23]_i_1_n_0 ;
  wire \Areg5_reg[3]_i_1_n_0 ;
  wire \Areg5_reg[7]_i_1_n_0 ;
  wire [25:0]Areg6;
  wire \Areg6[11]_i_2_n_0 ;
  wire \Areg6[11]_i_3_n_0 ;
  wire \Areg6[11]_i_4_n_0 ;
  wire \Areg6[11]_i_5_n_0 ;
  wire \Areg6[15]_i_2_n_0 ;
  wire \Areg6[15]_i_3_n_0 ;
  wire \Areg6[15]_i_4_n_0 ;
  wire \Areg6[15]_i_5_n_0 ;
  wire \Areg6[19]_i_2_n_0 ;
  wire \Areg6[19]_i_3_n_0 ;
  wire \Areg6[19]_i_4_n_0 ;
  wire \Areg6[19]_i_5_n_0 ;
  wire \Areg6[23]_i_2_n_0 ;
  wire \Areg6[23]_i_3_n_0 ;
  wire \Areg6[23]_i_4_n_0 ;
  wire \Areg6[23]_i_5_n_0 ;
  wire \Areg6[25]_i_2_n_0 ;
  wire \Areg6[25]_i_3_n_0 ;
  wire \Areg6[3]_i_2_n_0 ;
  wire \Areg6[3]_i_3_n_0 ;
  wire \Areg6[3]_i_4_n_0 ;
  wire \Areg6[3]_i_5_n_0 ;
  wire \Areg6[7]_i_2_n_0 ;
  wire \Areg6[7]_i_3_n_0 ;
  wire \Areg6[7]_i_4_n_0 ;
  wire \Areg6[7]_i_5_n_0 ;
  wire \Areg6_reg[11]_i_1_n_0 ;
  wire \Areg6_reg[15]_i_1_n_0 ;
  wire \Areg6_reg[19]_i_1_n_0 ;
  wire \Areg6_reg[23]_i_1_n_0 ;
  wire \Areg6_reg[3]_i_1_n_0 ;
  wire \Areg6_reg[7]_i_1_n_0 ;
  wire [25:0]Areg7;
  wire \Areg7[11]_i_2_n_0 ;
  wire \Areg7[11]_i_3_n_0 ;
  wire \Areg7[11]_i_4_n_0 ;
  wire \Areg7[11]_i_5_n_0 ;
  wire \Areg7[15]_i_2_n_0 ;
  wire \Areg7[15]_i_3_n_0 ;
  wire \Areg7[15]_i_4_n_0 ;
  wire \Areg7[15]_i_5_n_0 ;
  wire \Areg7[19]_i_2_n_0 ;
  wire \Areg7[19]_i_3_n_0 ;
  wire \Areg7[19]_i_4_n_0 ;
  wire \Areg7[19]_i_5_n_0 ;
  wire \Areg7[23]_i_2_n_0 ;
  wire \Areg7[23]_i_3_n_0 ;
  wire \Areg7[23]_i_4_n_0 ;
  wire \Areg7[23]_i_5_n_0 ;
  wire \Areg7[25]_i_2_n_0 ;
  wire \Areg7[25]_i_3_n_0 ;
  wire \Areg7[3]_i_2_n_0 ;
  wire \Areg7[3]_i_3_n_0 ;
  wire \Areg7[3]_i_4_n_0 ;
  wire \Areg7[3]_i_5_n_0 ;
  wire \Areg7[7]_i_2_n_0 ;
  wire \Areg7[7]_i_3_n_0 ;
  wire \Areg7[7]_i_4_n_0 ;
  wire \Areg7[7]_i_5_n_0 ;
  wire \Areg7_reg[11]_i_1_n_0 ;
  wire \Areg7_reg[15]_i_1_n_0 ;
  wire \Areg7_reg[19]_i_1_n_0 ;
  wire \Areg7_reg[23]_i_1_n_0 ;
  wire \Areg7_reg[3]_i_1_n_0 ;
  wire \Areg7_reg[7]_i_1_n_0 ;
  wire [25:0]Areg8;
  wire \Areg8[11]_i_2_n_0 ;
  wire \Areg8[11]_i_3_n_0 ;
  wire \Areg8[11]_i_4_n_0 ;
  wire \Areg8[11]_i_5_n_0 ;
  wire \Areg8[15]_i_2_n_0 ;
  wire \Areg8[15]_i_3_n_0 ;
  wire \Areg8[15]_i_4_n_0 ;
  wire \Areg8[15]_i_5_n_0 ;
  wire \Areg8[19]_i_2_n_0 ;
  wire \Areg8[19]_i_3_n_0 ;
  wire \Areg8[19]_i_4_n_0 ;
  wire \Areg8[19]_i_5_n_0 ;
  wire \Areg8[23]_i_2_n_0 ;
  wire \Areg8[23]_i_3_n_0 ;
  wire \Areg8[23]_i_4_n_0 ;
  wire \Areg8[23]_i_5_n_0 ;
  wire \Areg8[25]_i_2_n_0 ;
  wire \Areg8[25]_i_3_n_0 ;
  wire \Areg8[3]_i_2_n_0 ;
  wire \Areg8[3]_i_3_n_0 ;
  wire \Areg8[3]_i_4_n_0 ;
  wire \Areg8[3]_i_5_n_0 ;
  wire \Areg8[7]_i_2_n_0 ;
  wire \Areg8[7]_i_3_n_0 ;
  wire \Areg8[7]_i_4_n_0 ;
  wire \Areg8[7]_i_5_n_0 ;
  wire \Areg8_reg[11]_i_1_n_0 ;
  wire \Areg8_reg[15]_i_1_n_0 ;
  wire \Areg8_reg[19]_i_1_n_0 ;
  wire \Areg8_reg[23]_i_1_n_0 ;
  wire \Areg8_reg[3]_i_1_n_0 ;
  wire \Areg8_reg[7]_i_1_n_0 ;
  wire [25:0]Areg9;
  wire \Areg9[11]_i_2_n_0 ;
  wire \Areg9[11]_i_3_n_0 ;
  wire \Areg9[11]_i_4_n_0 ;
  wire \Areg9[11]_i_5_n_0 ;
  wire \Areg9[15]_i_2_n_0 ;
  wire \Areg9[15]_i_3_n_0 ;
  wire \Areg9[15]_i_4_n_0 ;
  wire \Areg9[15]_i_5_n_0 ;
  wire \Areg9[19]_i_2_n_0 ;
  wire \Areg9[19]_i_3_n_0 ;
  wire \Areg9[19]_i_4_n_0 ;
  wire \Areg9[19]_i_5_n_0 ;
  wire \Areg9[23]_i_2_n_0 ;
  wire \Areg9[23]_i_3_n_0 ;
  wire \Areg9[23]_i_4_n_0 ;
  wire \Areg9[23]_i_5_n_0 ;
  wire \Areg9[25]_i_2_n_0 ;
  wire \Areg9[25]_i_3_n_0 ;
  wire \Areg9[3]_i_2_n_0 ;
  wire \Areg9[3]_i_3_n_0 ;
  wire \Areg9[3]_i_4_n_0 ;
  wire \Areg9[3]_i_5_n_0 ;
  wire \Areg9[7]_i_2_n_0 ;
  wire \Areg9[7]_i_3_n_0 ;
  wire \Areg9[7]_i_4_n_0 ;
  wire \Areg9[7]_i_5_n_0 ;
  wire \Areg9_reg[11]_i_1_n_0 ;
  wire \Areg9_reg[15]_i_1_n_0 ;
  wire \Areg9_reg[19]_i_1_n_0 ;
  wire \Areg9_reg[23]_i_1_n_0 ;
  wire \Areg9_reg[3]_i_1_n_0 ;
  wire \Areg9_reg[7]_i_1_n_0 ;
  wire [31:0]a;
  wire [31:0]b;
  wire [25:25]c;
  wire [25:25]c1;
  wire [25:25]c10;
  wire [24:0]c10__0;
  wire [25:25]c11;
  wire [24:0]c11__0;
  wire [25:25]c12;
  wire [24:0]c12__0;
  wire [25:25]c13;
  wire [24:0]c13__0;
  wire [25:25]c14;
  wire [24:0]c14__0;
  wire [25:25]c15;
  wire [24:0]c15__0;
  wire [25:25]c16;
  wire [24:0]c16__0;
  wire [25:25]c17;
  wire [24:0]c17__0;
  wire [25:25]c18;
  wire [24:0]c18__0;
  wire [25:25]c19;
  wire [24:0]c19__0;
  wire [24:0]c1__0;
  wire [25:25]c2;
  wire [25:25]c20;
  wire [24:0]c20__0;
  wire [25:25]c21;
  wire [24:0]c21__0;
  wire [25:25]c22;
  wire [24:0]c22__0;
  wire [25:25]c23;
  wire [24:0]c23__0;
  wire [25:25]c24;
  wire [24:0]c24__0;
  wire [25:0]c25;
  wire [25:0]c26;
  wire [25:0]c27;
  wire [25:25]c28;
  wire [24:0]c2__0;
  wire [25:25]c3;
  wire [24:0]c3__0;
  wire [25:25]c4;
  wire [24:0]c4__0;
  wire [25:25]c5;
  wire [24:0]c5__0;
  wire [25:25]c6;
  wire [24:0]c6__0;
  wire [25:25]c7;
  wire [24:0]c7__0;
  wire [25:25]c8;
  wire [24:0]c8__0;
  wire [25:25]c9;
  wire [24:0]c9__0;
  wire [23:0]c__0;
  wire clk;
  wire [4:0]co;
  wire \exponentout28_reg[0]_srl28_n_0 ;
  wire \exponentout28_reg[1]_srl28_n_0 ;
  wire \exponentout28_reg[2]_srl28_n_0 ;
  wire \exponentout28_reg[3]_srl28_n_0 ;
  wire \exponentout28_reg[4]_srl28_n_0 ;
  wire \exponentout28_reg[5]_srl28_n_0 ;
  wire \exponentout28_reg[6]_srl28_n_0 ;
  wire \exponentout28_reg[7]_srl28_n_0 ;
  wire \exponentout[3]_i_2_n_0 ;
  wire \exponentout[3]_i_3_n_0 ;
  wire \exponentout[3]_i_4_n_0 ;
  wire \exponentout[3]_i_5_n_0 ;
  wire \exponentout[3]_i_6_n_0 ;
  wire \exponentout[3]_i_7_n_0 ;
  wire \exponentout[3]_i_8_n_0 ;
  wire \exponentout[7]_i_2_n_0 ;
  wire \exponentout[7]_i_3_n_0 ;
  wire \exponentout[7]_i_4_n_0 ;
  wire \exponentout[7]_i_5_n_0 ;
  wire \exponentout[7]_i_6_n_0 ;
  wire \exponentout[7]_i_7_n_0 ;
  wire \exponentout[7]_i_8_n_0 ;
  wire \exponentout_reg[3]_i_1_n_0 ;
  wire \exponentout_reg_n_0_[0] ;
  wire \exponentout_reg_n_0_[1] ;
  wire \exponentout_reg_n_0_[2] ;
  wire \exponentout_reg_n_0_[3] ;
  wire \exponentout_reg_n_0_[4] ;
  wire \exponentout_reg_n_0_[5] ;
  wire \exponentout_reg_n_0_[6] ;
  wire \exponentout_reg_n_0_[7] ;
  wire [1:1]ext1;
  wire \ext1_reg[2]_srl2_n_0 ;
  wire [22:0]m;
  wire [22:0]m1;
  wire [22:0]m10;
  wire [22:0]m11;
  wire [22:0]m12;
  wire [22:0]m13;
  wire [22:0]m14;
  wire [22:0]m15;
  wire [22:0]m16;
  wire [22:0]m17;
  wire [22:0]m18;
  wire [22:0]m19;
  wire [22:0]m2;
  wire [22:0]m20;
  wire [22:0]m21;
  wire [22:0]m22;
  wire [22:0]m23;
  wire [22:0]m24;
  wire [22:0]m25;
  wire [22:0]m26;
  wire [22:0]m27;
  wire [22:0]m28;
  wire [22:0]m3;
  wire [22:0]m4;
  wire [22:0]m5;
  wire [22:0]m6;
  wire [22:0]m7;
  wire [22:0]m8;
  wire [22:0]m9;
  wire [28:0]mant;
  wire [22:0]mantissaa;
  wire [23:0]mantissamdash;
  wire [27:0]mantissaout;
  wire \mantissaout[0]_i_10_n_0 ;
  wire \mantissaout[0]_i_11_n_0 ;
  wire \mantissaout[0]_i_13_n_0 ;
  wire \mantissaout[0]_i_14_n_0 ;
  wire \mantissaout[0]_i_15_n_0 ;
  wire \mantissaout[0]_i_16_n_0 ;
  wire \mantissaout[0]_i_18_n_0 ;
  wire \mantissaout[0]_i_19_n_0 ;
  wire \mantissaout[0]_i_20_n_0 ;
  wire \mantissaout[0]_i_21_n_0 ;
  wire \mantissaout[0]_i_23_n_0 ;
  wire \mantissaout[0]_i_24_n_0 ;
  wire \mantissaout[0]_i_25_n_0 ;
  wire \mantissaout[0]_i_26_n_0 ;
  wire \mantissaout[0]_i_28_n_0 ;
  wire \mantissaout[0]_i_29_n_0 ;
  wire \mantissaout[0]_i_30_n_0 ;
  wire \mantissaout[0]_i_31_n_0 ;
  wire \mantissaout[0]_i_32_n_0 ;
  wire \mantissaout[0]_i_33_n_0 ;
  wire \mantissaout[0]_i_34_n_0 ;
  wire \mantissaout[0]_i_35_n_0 ;
  wire \mantissaout[0]_i_4_n_0 ;
  wire \mantissaout[0]_i_5_n_0 ;
  wire \mantissaout[0]_i_6_n_0 ;
  wire \mantissaout[0]_i_8_n_0 ;
  wire \mantissaout[0]_i_9_n_0 ;
  wire \mantissaout_reg[0]_i_12_n_0 ;
  wire \mantissaout_reg[0]_i_17_n_0 ;
  wire \mantissaout_reg[0]_i_22_n_0 ;
  wire \mantissaout_reg[0]_i_27_n_0 ;
  wire \mantissaout_reg[0]_i_3_n_0 ;
  wire \mantissaout_reg[0]_i_7_n_0 ;
  wire [23:0]mdash;
  wire [23:0]mdash1;
  wire [23:0]mdash10;
  wire [23:0]mdash11;
  wire [23:0]mdash12;
  wire [23:0]mdash13;
  wire [23:0]mdash14;
  wire [23:0]mdash15;
  wire [23:0]mdash16;
  wire [23:0]mdash17;
  wire [23:0]mdash18;
  wire [23:0]mdash19;
  wire [23:0]mdash2;
  wire [23:0]mdash20;
  wire [23:0]mdash21;
  wire [23:0]mdash22;
  wire [23:0]mdash23;
  wire [23:0]mdash24;
  wire [23:0]mdash25;
  wire [23:0]mdash26;
  wire [23:0]mdash27;
  wire [23:0]mdash28;
  wire [23:0]mdash3;
  wire [23:0]mdash4;
  wire [23:0]mdash5;
  wire [23:0]mdash6;
  wire [23:0]mdash7;
  wire [23:0]mdash8;
  wire [23:0]mdash9;
  wire \mdash[11]_i_2_n_0 ;
  wire \mdash[11]_i_3_n_0 ;
  wire \mdash[11]_i_4_n_0 ;
  wire \mdash[11]_i_5_n_0 ;
  wire \mdash[15]_i_2_n_0 ;
  wire \mdash[15]_i_3_n_0 ;
  wire \mdash[15]_i_4_n_0 ;
  wire \mdash[15]_i_5_n_0 ;
  wire \mdash[19]_i_2_n_0 ;
  wire \mdash[19]_i_3_n_0 ;
  wire \mdash[19]_i_4_n_0 ;
  wire \mdash[19]_i_5_n_0 ;
  wire \mdash[23]_i_2_n_0 ;
  wire \mdash[23]_i_3_n_0 ;
  wire \mdash[23]_i_4_n_0 ;
  wire \mdash[3]_i_2_n_0 ;
  wire \mdash[3]_i_3_n_0 ;
  wire \mdash[3]_i_4_n_0 ;
  wire \mdash[7]_i_2_n_0 ;
  wire \mdash[7]_i_3_n_0 ;
  wire \mdash[7]_i_4_n_0 ;
  wire \mdash[7]_i_5_n_0 ;
  wire \mdash_reg[11]_i_1_n_0 ;
  wire \mdash_reg[15]_i_1_n_0 ;
  wire \mdash_reg[19]_i_1_n_0 ;
  wire \mdash_reg[3]_i_1_n_0 ;
  wire \mdash_reg[7]_i_1_n_0 ;
  wire [31:0]out;
  wire \out[0]_INST_0_i_1_n_0 ;
  wire \out[10]_INST_0_i_1_n_0 ;
  wire \out[10]_INST_0_i_2_n_0 ;
  wire \out[11]_INST_0_i_1_n_0 ;
  wire \out[11]_INST_0_i_2_n_0 ;
  wire \out[12]_INST_0_i_1_n_0 ;
  wire \out[12]_INST_0_i_2_n_0 ;
  wire \out[13]_INST_0_i_1_n_0 ;
  wire \out[13]_INST_0_i_2_n_0 ;
  wire \out[14]_INST_0_i_1_n_0 ;
  wire \out[15]_INST_0_i_1_n_0 ;
  wire \out[16]_INST_0_i_1_n_0 ;
  wire \out[16]_INST_0_i_2_n_0 ;
  wire \out[17]_INST_0_i_1_n_0 ;
  wire \out[17]_INST_0_i_2_n_0 ;
  wire \out[18]_INST_0_i_1_n_0 ;
  wire \out[18]_INST_0_i_2_n_0 ;
  wire \out[19]_INST_0_i_1_n_0 ;
  wire \out[19]_INST_0_i_2_n_0 ;
  wire \out[1]_INST_0_i_1_n_0 ;
  wire \out[20]_INST_0_i_1_n_0 ;
  wire \out[20]_INST_0_i_2_n_0 ;
  wire \out[20]_INST_0_i_3_n_0 ;
  wire \out[20]_INST_0_i_4_n_0 ;
  wire \out[20]_INST_0_i_5_n_0 ;
  wire \out[21]_INST_0_i_1_n_0 ;
  wire \out[21]_INST_0_i_2_n_0 ;
  wire \out[21]_INST_0_i_3_n_0 ;
  wire \out[21]_INST_0_i_4_n_0 ;
  wire \out[21]_INST_0_i_5_n_0 ;
  wire \out[22]_INST_0_i_1_n_0 ;
  wire \out[22]_INST_0_i_2_n_0 ;
  wire \out[22]_INST_0_i_3_n_0 ;
  wire \out[22]_INST_0_i_4_n_0 ;
  wire \out[22]_INST_0_i_5_n_0 ;
  wire \out[22]_INST_0_i_6_n_0 ;
  wire \out[2]_INST_0_i_1_n_0 ;
  wire \out[3]_INST_0_i_1_n_0 ;
  wire \out[4]_INST_0_i_1_n_0 ;
  wire \out[5]_INST_0_i_1_n_0 ;
  wire \out[6]_INST_0_i_1_n_0 ;
  wire \out[7]_INST_0_i_1_n_0 ;
  wire \out[8]_INST_0_i_1_n_0 ;
  wire \out[9]_INST_0_i_1_n_0 ;
  wire [7:0]outexponent;
  wire \outmantissa1_reg[0]_srl3_i_1_n_0 ;
  wire \outmantissa1_reg[0]_srl3_n_0 ;
  wire \outmantissa1_reg[10]_srl13_i_1_n_0 ;
  wire \outmantissa1_reg[10]_srl13_n_0 ;
  wire \outmantissa1_reg[11]_srl14_i_1_n_0 ;
  wire \outmantissa1_reg[11]_srl14_n_0 ;
  wire \outmantissa1_reg[12]_srl15_i_1_n_0 ;
  wire \outmantissa1_reg[12]_srl15_n_0 ;
  wire \outmantissa1_reg[13]_srl16_i_1_n_0 ;
  wire \outmantissa1_reg[13]_srl16_n_0 ;
  wire \outmantissa1_reg[14]_srl17_i_1_n_0 ;
  wire \outmantissa1_reg[14]_srl17_n_0 ;
  wire \outmantissa1_reg[15]_srl18_i_1_n_0 ;
  wire \outmantissa1_reg[15]_srl18_n_0 ;
  wire \outmantissa1_reg[16]_srl19_i_1_n_0 ;
  wire \outmantissa1_reg[16]_srl19_n_0 ;
  wire \outmantissa1_reg[17]_srl20_i_1_n_0 ;
  wire \outmantissa1_reg[17]_srl20_n_0 ;
  wire \outmantissa1_reg[18]_srl21_i_1_n_0 ;
  wire \outmantissa1_reg[18]_srl21_n_0 ;
  wire \outmantissa1_reg[19]_srl22_i_1_n_0 ;
  wire \outmantissa1_reg[19]_srl22_n_0 ;
  wire \outmantissa1_reg[1]_srl4_i_1_n_0 ;
  wire \outmantissa1_reg[1]_srl4_n_0 ;
  wire \outmantissa1_reg[20]_srl23_i_1_n_0 ;
  wire \outmantissa1_reg[20]_srl23_n_0 ;
  wire \outmantissa1_reg[21]_srl2_n_0 ;
  wire \outmantissa1_reg[22]_srl2_n_0 ;
  wire \outmantissa1_reg[23]_srl2_n_0 ;
  wire \outmantissa1_reg[24]_srl2_n_0 ;
  wire \outmantissa1_reg[2]_srl5_i_1_n_0 ;
  wire \outmantissa1_reg[2]_srl5_n_0 ;
  wire \outmantissa1_reg[3]_srl6_i_1_n_0 ;
  wire \outmantissa1_reg[3]_srl6_n_0 ;
  wire \outmantissa1_reg[4]_srl7_i_1_n_0 ;
  wire \outmantissa1_reg[4]_srl7_n_0 ;
  wire \outmantissa1_reg[5]_srl8_i_1_n_0 ;
  wire \outmantissa1_reg[5]_srl8_n_0 ;
  wire \outmantissa1_reg[6]_srl9_i_1_n_0 ;
  wire \outmantissa1_reg[6]_srl9_n_0 ;
  wire \outmantissa1_reg[7]_srl10_i_1_n_0 ;
  wire \outmantissa1_reg[7]_srl10_n_0 ;
  wire \outmantissa1_reg[8]_srl11_i_1_n_0 ;
  wire \outmantissa1_reg[8]_srl11_n_0 ;
  wire \outmantissa1_reg[9]_srl12_i_1_n_0 ;
  wire \outmantissa1_reg[9]_srl12_n_0 ;
  wire outsign;
  wire [0:0]p_2_out;
  wire ql25;
  wire ql26;
  wire ql27;
  wire [23:23]qreg;
  wire [24:24]qreg1;
  wire [24:24]qreg10;
  wire \qreg10_reg[23]_srl11_n_0 ;
  wire [24:24]qreg11;
  wire \qreg11_reg[23]_srl12_n_0 ;
  wire [24:24]qreg12;
  wire \qreg12_reg[23]_srl13_n_0 ;
  wire [24:24]qreg13;
  wire \qreg13_reg[23]_srl14_n_0 ;
  wire [24:24]qreg14;
  wire \qreg14_reg[23]_srl15_n_0 ;
  wire [24:24]qreg15;
  wire \qreg15_reg[23]_srl16_n_0 ;
  wire [24:24]qreg16;
  wire \qreg16_reg[23]_srl17_n_0 ;
  wire [24:24]qreg17;
  wire \qreg17_reg[23]_srl18_n_0 ;
  wire [24:24]qreg18;
  wire \qreg18_reg[23]_srl19_n_0 ;
  wire [24:24]qreg19;
  wire \qreg19_reg[23]_srl20_n_0 ;
  wire \qreg1_reg[23]_srl2_n_0 ;
  wire [24:24]qreg2;
  wire [24:24]qreg20;
  wire \qreg20_reg[23]_srl21_n_0 ;
  wire [24:24]qreg21;
  wire \qreg21_reg[23]_srl22_n_0 ;
  wire [24:24]qreg22;
  wire \qreg22_reg[23]_srl23_n_0 ;
  wire [24:24]qreg23;
  wire \qreg23_reg[23]_srl24_n_0 ;
  wire [24:24]qreg24;
  wire \qreg24_reg[20]_srl21_i_1_n_0 ;
  wire \qreg24_reg[20]_srl21_n_0 ;
  wire \qreg24_reg[21]_srl22_i_1_n_0 ;
  wire \qreg24_reg[21]_srl22_n_0 ;
  wire \qreg24_reg[22]_srl23_i_1_n_0 ;
  wire \qreg24_reg[22]_srl23_n_0 ;
  wire \qreg24_reg[23]_srl24_n_0 ;
  wire [24:21]qreg25;
  wire [24:23]qreg26;
  wire [24:24]qreg27;
  wire \qreg27_reg[23]_srl2_n_0 ;
  wire [24:24]qreg28;
  wire \qreg2_reg[23]_srl3_n_0 ;
  wire [24:24]qreg3;
  wire \qreg3_reg[23]_srl4_n_0 ;
  wire [24:24]qreg4;
  wire \qreg4_reg[23]_srl5_n_0 ;
  wire [24:24]qreg5;
  wire \qreg5_reg[23]_srl6_n_0 ;
  wire [24:24]qreg6;
  wire \qreg6_reg[23]_srl7_n_0 ;
  wire [24:24]qreg7;
  wire \qreg7_reg[23]_srl8_n_0 ;
  wire [24:24]qreg8;
  wire \qreg8_reg[23]_srl9_n_0 ;
  wire [24:24]qreg9;
  wire \qreg9_reg[23]_srl10_n_0 ;
  wire \qreg[23]_i_10_n_0 ;
  wire \qreg[23]_i_12_n_0 ;
  wire \qreg[23]_i_13_n_0 ;
  wire \qreg[23]_i_14_n_0 ;
  wire \qreg[23]_i_15_n_0 ;
  wire \qreg[23]_i_16_n_0 ;
  wire \qreg[23]_i_17_n_0 ;
  wire \qreg[23]_i_18_n_0 ;
  wire \qreg[23]_i_19_n_0 ;
  wire \qreg[23]_i_20_n_0 ;
  wire \qreg[23]_i_21_n_0 ;
  wire \qreg[23]_i_22_n_0 ;
  wire \qreg[23]_i_23_n_0 ;
  wire \qreg[23]_i_24_n_0 ;
  wire \qreg[23]_i_25_n_0 ;
  wire \qreg[23]_i_26_n_0 ;
  wire \qreg[23]_i_27_n_0 ;
  wire \qreg[23]_i_3_n_0 ;
  wire \qreg[23]_i_4_n_0 ;
  wire \qreg[23]_i_5_n_0 ;
  wire \qreg[23]_i_6_n_0 ;
  wire \qreg[23]_i_7_n_0 ;
  wire \qreg[23]_i_8_n_0 ;
  wire \qreg[23]_i_9_n_0 ;
  wire \qreg[24]_i_1_n_0 ;
  wire [24:24]qreg__0;
  wire \qreg_reg[23]_i_11_n_0 ;
  wire \qreg_reg[23]_i_1_n_0 ;
  wire \qreg_reg[23]_i_2_n_0 ;
  wire [4:0]shift;
  wire \shift[0]_i_2_n_0 ;
  wire \shift[0]_i_3_n_0 ;
  wire \shift[0]_i_4_n_0 ;
  wire \shift[0]_i_5_n_0 ;
  wire \shift[0]_i_6_n_0 ;
  wire \shift[0]_i_7_n_0 ;
  wire \shift[1]_i_2_n_0 ;
  wire \shift[1]_i_3_n_0 ;
  wire \shift[1]_i_4_n_0 ;
  wire \shift[1]_i_5_n_0 ;
  wire \shift[1]_i_6_n_0 ;
  wire \shift[1]_i_7_n_0 ;
  wire \shift[2]_i_2_n_0 ;
  wire \shift[2]_i_3_n_0 ;
  wire \shift[2]_i_4_n_0 ;
  wire \shift[2]_i_5_n_0 ;
  wire \shift[3]_i_2_n_0 ;
  wire \shift[3]_i_3_n_0 ;
  wire \shift[3]_i_4_n_0 ;
  wire \shift[4]_i_2_n_0 ;
  wire \shift[4]_i_3_n_0 ;
  wire \shift[4]_i_4_n_0 ;
  wire signout28_reg_srl29_n_0;
  wire [2:0]\NLW_Areg10_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg10_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg10_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg10_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg10_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg10_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg10_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg10_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg11_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg11_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg11_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg11_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg11_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg11_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg11_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg11_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg12_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg12_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg12_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg12_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg12_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg12_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg12_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg12_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg13_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg13_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg13_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg13_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg13_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg13_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg13_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg13_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg14_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg14_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg14_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg14_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg14_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg14_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg14_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg14_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg15_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg15_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg15_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg15_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg15_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg15_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg15_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg15_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg16_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg16_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg16_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg16_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg16_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg16_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg16_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg16_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg17_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg17_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg17_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg17_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg17_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg17_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg17_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg17_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg18_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg18_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg18_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg18_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg18_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg18_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg18_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg18_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg19_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg19_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg19_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg19_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg19_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg19_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg19_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg19_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg1_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg1_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg1_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg1_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg1_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_Areg1_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg1_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg1_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg20_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg20_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg20_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg20_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg20_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg20_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg20_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg20_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg21_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg21_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg21_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg21_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg21_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg21_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg21_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg21_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg22_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg22_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg22_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg22_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg22_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg22_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg22_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg22_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg23_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg23_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg23_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg23_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg23_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg23_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg23_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg23_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg24_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg24_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg24_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg24_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg24_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg24_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg24_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg24_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg25_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg25_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg25_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg25_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg25_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg25_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg25_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg25_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg26_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg26_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg26_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg26_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg26_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg26_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg26_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg26_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg27_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg27_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg27_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg27_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg27_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg27_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg27_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg27_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg28_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg28_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg28_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg28_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg28_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg28_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg28_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg28_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg2_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg2_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg2_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg2_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg2_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg2_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg2_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg2_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg3_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg3_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg3_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg3_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg3_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg3_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg3_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg3_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg4_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg4_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg4_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg4_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg4_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg4_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg4_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg4_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg5_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg5_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg5_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg5_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg5_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg5_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg5_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg5_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg6_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg6_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg6_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg6_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg6_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg6_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg6_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg6_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg7_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg7_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg7_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg7_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg7_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg7_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg7_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg7_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg8_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg8_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg8_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg8_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg8_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg8_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg8_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg8_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg9_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg9_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg9_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg9_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Areg9_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Areg9_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_Areg9_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_Areg9_reg[7]_i_1_CO_UNCONNECTED ;
  wire \NLW_exponentout28_reg[0]_srl28_Q31_UNCONNECTED ;
  wire \NLW_exponentout28_reg[1]_srl28_Q31_UNCONNECTED ;
  wire \NLW_exponentout28_reg[2]_srl28_Q31_UNCONNECTED ;
  wire \NLW_exponentout28_reg[3]_srl28_Q31_UNCONNECTED ;
  wire \NLW_exponentout28_reg[4]_srl28_Q31_UNCONNECTED ;
  wire \NLW_exponentout28_reg[5]_srl28_Q31_UNCONNECTED ;
  wire \NLW_exponentout28_reg[6]_srl28_Q31_UNCONNECTED ;
  wire \NLW_exponentout28_reg[7]_srl28_Q31_UNCONNECTED ;
  wire [2:0]\NLW_exponentout_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exponentout_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_mantissaout_reg[0]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissaout_reg[0]_i_12_O_UNCONNECTED ;
  wire [2:0]\NLW_mantissaout_reg[0]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissaout_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_mantissaout_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissaout_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_mantissaout_reg[0]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissaout_reg[0]_i_22_O_UNCONNECTED ;
  wire [2:0]\NLW_mantissaout_reg[0]_i_27_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissaout_reg[0]_i_27_O_UNCONNECTED ;
  wire [2:0]\NLW_mantissaout_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissaout_reg[0]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_mantissaout_reg[0]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_mantissaout_reg[0]_i_7_O_UNCONNECTED ;
  wire [2:0]\NLW_mdash_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_mdash_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_mdash_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_mdash_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mdash_reg[23]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_mdash_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_mdash_reg[7]_i_1_CO_UNCONNECTED ;
  wire \NLW_outmantissa1_reg[14]_srl17_Q31_UNCONNECTED ;
  wire \NLW_outmantissa1_reg[15]_srl18_Q31_UNCONNECTED ;
  wire \NLW_outmantissa1_reg[16]_srl19_Q31_UNCONNECTED ;
  wire \NLW_outmantissa1_reg[17]_srl20_Q31_UNCONNECTED ;
  wire \NLW_outmantissa1_reg[18]_srl21_Q31_UNCONNECTED ;
  wire \NLW_outmantissa1_reg[19]_srl22_Q31_UNCONNECTED ;
  wire \NLW_outmantissa1_reg[20]_srl23_Q31_UNCONNECTED ;
  wire \NLW_qreg16_reg[23]_srl17_Q31_UNCONNECTED ;
  wire \NLW_qreg17_reg[23]_srl18_Q31_UNCONNECTED ;
  wire \NLW_qreg18_reg[23]_srl19_Q31_UNCONNECTED ;
  wire \NLW_qreg19_reg[23]_srl20_Q31_UNCONNECTED ;
  wire \NLW_qreg20_reg[23]_srl21_Q31_UNCONNECTED ;
  wire \NLW_qreg21_reg[23]_srl22_Q31_UNCONNECTED ;
  wire \NLW_qreg22_reg[23]_srl23_Q31_UNCONNECTED ;
  wire \NLW_qreg23_reg[23]_srl24_Q31_UNCONNECTED ;
  wire \NLW_qreg24_reg[20]_srl21_Q31_UNCONNECTED ;
  wire \NLW_qreg24_reg[21]_srl22_Q31_UNCONNECTED ;
  wire \NLW_qreg24_reg[22]_srl23_Q31_UNCONNECTED ;
  wire \NLW_qreg24_reg[23]_srl24_Q31_UNCONNECTED ;
  wire [2:0]\NLW_qreg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_qreg_reg[23]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_qreg_reg[23]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_qreg_reg[23]_i_11_O_UNCONNECTED ;
  wire [2:0]\NLW_qreg_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_qreg_reg[23]_i_2_O_UNCONNECTED ;
  wire NLW_signout28_reg_srl29_Q31_UNCONNECTED;

  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[11]_i_2 
       (.I0(mdash9[11]),
        .I1(Areg9[25]),
        .I2(m9[11]),
        .I3(Areg9[10]),
        .O(\Areg10[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[11]_i_3 
       (.I0(mdash9[10]),
        .I1(Areg9[25]),
        .I2(m9[10]),
        .I3(Areg9[9]),
        .O(\Areg10[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[11]_i_4 
       (.I0(mdash9[9]),
        .I1(Areg9[25]),
        .I2(m9[9]),
        .I3(Areg9[8]),
        .O(\Areg10[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[11]_i_5 
       (.I0(mdash9[8]),
        .I1(Areg9[25]),
        .I2(m9[8]),
        .I3(Areg9[7]),
        .O(\Areg10[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[15]_i_2 
       (.I0(mdash9[15]),
        .I1(Areg9[25]),
        .I2(m9[15]),
        .I3(Areg9[14]),
        .O(\Areg10[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[15]_i_3 
       (.I0(mdash9[14]),
        .I1(Areg9[25]),
        .I2(m9[14]),
        .I3(Areg9[13]),
        .O(\Areg10[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[15]_i_4 
       (.I0(mdash9[13]),
        .I1(Areg9[25]),
        .I2(m9[13]),
        .I3(Areg9[12]),
        .O(\Areg10[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[15]_i_5 
       (.I0(mdash9[12]),
        .I1(Areg9[25]),
        .I2(m9[12]),
        .I3(Areg9[11]),
        .O(\Areg10[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[19]_i_2 
       (.I0(mdash9[19]),
        .I1(Areg9[25]),
        .I2(m9[19]),
        .I3(Areg9[18]),
        .O(\Areg10[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[19]_i_3 
       (.I0(mdash9[18]),
        .I1(Areg9[25]),
        .I2(m9[18]),
        .I3(Areg9[17]),
        .O(\Areg10[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[19]_i_4 
       (.I0(mdash9[17]),
        .I1(Areg9[25]),
        .I2(m9[17]),
        .I3(Areg9[16]),
        .O(\Areg10[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[19]_i_5 
       (.I0(mdash9[16]),
        .I1(Areg9[25]),
        .I2(m9[16]),
        .I3(Areg9[15]),
        .O(\Areg10[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg10[23]_i_2 
       (.I0(mdash9[23]),
        .I1(Areg9[25]),
        .I2(Areg9[22]),
        .O(\Areg10[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[23]_i_3 
       (.I0(mdash9[22]),
        .I1(Areg9[25]),
        .I2(m9[22]),
        .I3(Areg9[21]),
        .O(\Areg10[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[23]_i_4 
       (.I0(mdash9[21]),
        .I1(Areg9[25]),
        .I2(m9[21]),
        .I3(Areg9[20]),
        .O(\Areg10[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[23]_i_5 
       (.I0(mdash9[20]),
        .I1(Areg9[25]),
        .I2(m9[20]),
        .I3(Areg9[19]),
        .O(\Areg10[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg10[25]_i_2 
       (.I0(Areg9[25]),
        .I1(Areg9[24]),
        .O(\Areg10[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg10[25]_i_3 
       (.I0(Areg9[25]),
        .I1(Areg9[23]),
        .O(\Areg10[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[3]_i_2 
       (.I0(mdash9[3]),
        .I1(Areg9[25]),
        .I2(m9[3]),
        .I3(Areg9[2]),
        .O(\Areg10[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[3]_i_3 
       (.I0(mdash9[2]),
        .I1(Areg9[25]),
        .I2(m9[2]),
        .I3(Areg9[1]),
        .O(\Areg10[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[3]_i_4 
       (.I0(mdash9[1]),
        .I1(Areg9[25]),
        .I2(m9[1]),
        .I3(Areg9[0]),
        .O(\Areg10[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[3]_i_5 
       (.I0(mdash9[0]),
        .I1(Areg9[25]),
        .I2(m9[0]),
        .I3(qreg9),
        .O(\Areg10[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[7]_i_2 
       (.I0(mdash9[7]),
        .I1(Areg9[25]),
        .I2(m9[7]),
        .I3(Areg9[6]),
        .O(\Areg10[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[7]_i_3 
       (.I0(mdash9[6]),
        .I1(Areg9[25]),
        .I2(m9[6]),
        .I3(Areg9[5]),
        .O(\Areg10[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[7]_i_4 
       (.I0(mdash9[5]),
        .I1(Areg9[25]),
        .I2(m9[5]),
        .I3(Areg9[4]),
        .O(\Areg10[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg10[7]_i_5 
       (.I0(mdash9[4]),
        .I1(Areg9[25]),
        .I2(m9[4]),
        .I3(Areg9[3]),
        .O(\Areg10[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[0]),
        .Q(Areg10[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[10]),
        .Q(Areg10[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[11]),
        .Q(Areg10[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg10_reg[11]_i_1 
       (.CI(\Areg10_reg[7]_i_1_n_0 ),
        .CO({\Areg10_reg[11]_i_1_n_0 ,\NLW_Areg10_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg9[10:7]),
        .O(c9__0[11:8]),
        .S({\Areg10[11]_i_2_n_0 ,\Areg10[11]_i_3_n_0 ,\Areg10[11]_i_4_n_0 ,\Areg10[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[12]),
        .Q(Areg10[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[13]),
        .Q(Areg10[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[14]),
        .Q(Areg10[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[15]),
        .Q(Areg10[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg10_reg[15]_i_1 
       (.CI(\Areg10_reg[11]_i_1_n_0 ),
        .CO({\Areg10_reg[15]_i_1_n_0 ,\NLW_Areg10_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg9[14:11]),
        .O(c9__0[15:12]),
        .S({\Areg10[15]_i_2_n_0 ,\Areg10[15]_i_3_n_0 ,\Areg10[15]_i_4_n_0 ,\Areg10[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[16]),
        .Q(Areg10[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[17]),
        .Q(Areg10[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[18]),
        .Q(Areg10[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[19]),
        .Q(Areg10[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg10_reg[19]_i_1 
       (.CI(\Areg10_reg[15]_i_1_n_0 ),
        .CO({\Areg10_reg[19]_i_1_n_0 ,\NLW_Areg10_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg9[18:15]),
        .O(c9__0[19:16]),
        .S({\Areg10[19]_i_2_n_0 ,\Areg10[19]_i_3_n_0 ,\Areg10[19]_i_4_n_0 ,\Areg10[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[1]),
        .Q(Areg10[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[20]),
        .Q(Areg10[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[21]),
        .Q(Areg10[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[22]),
        .Q(Areg10[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[23]),
        .Q(Areg10[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg10_reg[23]_i_1 
       (.CI(\Areg10_reg[19]_i_1_n_0 ),
        .CO({\Areg10_reg[23]_i_1_n_0 ,\NLW_Areg10_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg9[22:19]),
        .O(c9__0[23:20]),
        .S({\Areg10[23]_i_2_n_0 ,\Areg10[23]_i_3_n_0 ,\Areg10[23]_i_4_n_0 ,\Areg10[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[24]),
        .Q(Areg10[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c9),
        .Q(Areg10[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg10_reg[25]_i_1 
       (.CI(\Areg10_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg10_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg9[23]}),
        .O({\NLW_Areg10_reg[25]_i_1_O_UNCONNECTED [3:2],c9,c9__0[24]}),
        .S({1'b0,1'b0,\Areg10[25]_i_2_n_0 ,\Areg10[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[2]),
        .Q(Areg10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[3]),
        .Q(Areg10[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg10_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg10_reg[3]_i_1_n_0 ,\NLW_Areg10_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg9[2:0],qreg9}),
        .O(c9__0[3:0]),
        .S({\Areg10[3]_i_2_n_0 ,\Areg10[3]_i_3_n_0 ,\Areg10[3]_i_4_n_0 ,\Areg10[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[4]),
        .Q(Areg10[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[5]),
        .Q(Areg10[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[6]),
        .Q(Areg10[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[7]),
        .Q(Areg10[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg10_reg[7]_i_1 
       (.CI(\Areg10_reg[3]_i_1_n_0 ),
        .CO({\Areg10_reg[7]_i_1_n_0 ,\NLW_Areg10_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg9[6:3]),
        .O(c9__0[7:4]),
        .S({\Areg10[7]_i_2_n_0 ,\Areg10[7]_i_3_n_0 ,\Areg10[7]_i_4_n_0 ,\Areg10[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[8]),
        .Q(Areg10[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg10_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c9__0[9]),
        .Q(Areg10[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[11]_i_2 
       (.I0(mdash10[11]),
        .I1(Areg10[25]),
        .I2(m10[11]),
        .I3(Areg10[10]),
        .O(\Areg11[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[11]_i_3 
       (.I0(mdash10[10]),
        .I1(Areg10[25]),
        .I2(m10[10]),
        .I3(Areg10[9]),
        .O(\Areg11[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[11]_i_4 
       (.I0(mdash10[9]),
        .I1(Areg10[25]),
        .I2(m10[9]),
        .I3(Areg10[8]),
        .O(\Areg11[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[11]_i_5 
       (.I0(mdash10[8]),
        .I1(Areg10[25]),
        .I2(m10[8]),
        .I3(Areg10[7]),
        .O(\Areg11[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[15]_i_2 
       (.I0(mdash10[15]),
        .I1(Areg10[25]),
        .I2(m10[15]),
        .I3(Areg10[14]),
        .O(\Areg11[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[15]_i_3 
       (.I0(mdash10[14]),
        .I1(Areg10[25]),
        .I2(m10[14]),
        .I3(Areg10[13]),
        .O(\Areg11[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[15]_i_4 
       (.I0(mdash10[13]),
        .I1(Areg10[25]),
        .I2(m10[13]),
        .I3(Areg10[12]),
        .O(\Areg11[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[15]_i_5 
       (.I0(mdash10[12]),
        .I1(Areg10[25]),
        .I2(m10[12]),
        .I3(Areg10[11]),
        .O(\Areg11[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[19]_i_2 
       (.I0(mdash10[19]),
        .I1(Areg10[25]),
        .I2(m10[19]),
        .I3(Areg10[18]),
        .O(\Areg11[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[19]_i_3 
       (.I0(mdash10[18]),
        .I1(Areg10[25]),
        .I2(m10[18]),
        .I3(Areg10[17]),
        .O(\Areg11[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[19]_i_4 
       (.I0(mdash10[17]),
        .I1(Areg10[25]),
        .I2(m10[17]),
        .I3(Areg10[16]),
        .O(\Areg11[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[19]_i_5 
       (.I0(mdash10[16]),
        .I1(Areg10[25]),
        .I2(m10[16]),
        .I3(Areg10[15]),
        .O(\Areg11[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg11[23]_i_2 
       (.I0(mdash10[23]),
        .I1(Areg10[25]),
        .I2(Areg10[22]),
        .O(\Areg11[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[23]_i_3 
       (.I0(mdash10[22]),
        .I1(Areg10[25]),
        .I2(m10[22]),
        .I3(Areg10[21]),
        .O(\Areg11[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[23]_i_4 
       (.I0(mdash10[21]),
        .I1(Areg10[25]),
        .I2(m10[21]),
        .I3(Areg10[20]),
        .O(\Areg11[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[23]_i_5 
       (.I0(mdash10[20]),
        .I1(Areg10[25]),
        .I2(m10[20]),
        .I3(Areg10[19]),
        .O(\Areg11[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg11[25]_i_2 
       (.I0(Areg10[25]),
        .I1(Areg10[24]),
        .O(\Areg11[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg11[25]_i_3 
       (.I0(Areg10[25]),
        .I1(Areg10[23]),
        .O(\Areg11[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[3]_i_2 
       (.I0(mdash10[3]),
        .I1(Areg10[25]),
        .I2(m10[3]),
        .I3(Areg10[2]),
        .O(\Areg11[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[3]_i_3 
       (.I0(mdash10[2]),
        .I1(Areg10[25]),
        .I2(m10[2]),
        .I3(Areg10[1]),
        .O(\Areg11[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[3]_i_4 
       (.I0(mdash10[1]),
        .I1(Areg10[25]),
        .I2(m10[1]),
        .I3(Areg10[0]),
        .O(\Areg11[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[3]_i_5 
       (.I0(mdash10[0]),
        .I1(Areg10[25]),
        .I2(m10[0]),
        .I3(qreg10),
        .O(\Areg11[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[7]_i_2 
       (.I0(mdash10[7]),
        .I1(Areg10[25]),
        .I2(m10[7]),
        .I3(Areg10[6]),
        .O(\Areg11[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[7]_i_3 
       (.I0(mdash10[6]),
        .I1(Areg10[25]),
        .I2(m10[6]),
        .I3(Areg10[5]),
        .O(\Areg11[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[7]_i_4 
       (.I0(mdash10[5]),
        .I1(Areg10[25]),
        .I2(m10[5]),
        .I3(Areg10[4]),
        .O(\Areg11[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg11[7]_i_5 
       (.I0(mdash10[4]),
        .I1(Areg10[25]),
        .I2(m10[4]),
        .I3(Areg10[3]),
        .O(\Areg11[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[0]),
        .Q(Areg11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[10]),
        .Q(Areg11[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[11]),
        .Q(Areg11[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg11_reg[11]_i_1 
       (.CI(\Areg11_reg[7]_i_1_n_0 ),
        .CO({\Areg11_reg[11]_i_1_n_0 ,\NLW_Areg11_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg10[10:7]),
        .O(c10__0[11:8]),
        .S({\Areg11[11]_i_2_n_0 ,\Areg11[11]_i_3_n_0 ,\Areg11[11]_i_4_n_0 ,\Areg11[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[12]),
        .Q(Areg11[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[13]),
        .Q(Areg11[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[14]),
        .Q(Areg11[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[15]),
        .Q(Areg11[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg11_reg[15]_i_1 
       (.CI(\Areg11_reg[11]_i_1_n_0 ),
        .CO({\Areg11_reg[15]_i_1_n_0 ,\NLW_Areg11_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg10[14:11]),
        .O(c10__0[15:12]),
        .S({\Areg11[15]_i_2_n_0 ,\Areg11[15]_i_3_n_0 ,\Areg11[15]_i_4_n_0 ,\Areg11[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[16]),
        .Q(Areg11[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[17]),
        .Q(Areg11[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[18]),
        .Q(Areg11[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[19]),
        .Q(Areg11[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg11_reg[19]_i_1 
       (.CI(\Areg11_reg[15]_i_1_n_0 ),
        .CO({\Areg11_reg[19]_i_1_n_0 ,\NLW_Areg11_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg10[18:15]),
        .O(c10__0[19:16]),
        .S({\Areg11[19]_i_2_n_0 ,\Areg11[19]_i_3_n_0 ,\Areg11[19]_i_4_n_0 ,\Areg11[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[1]),
        .Q(Areg11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[20]),
        .Q(Areg11[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[21]),
        .Q(Areg11[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[22]),
        .Q(Areg11[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[23]),
        .Q(Areg11[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg11_reg[23]_i_1 
       (.CI(\Areg11_reg[19]_i_1_n_0 ),
        .CO({\Areg11_reg[23]_i_1_n_0 ,\NLW_Areg11_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg10[22:19]),
        .O(c10__0[23:20]),
        .S({\Areg11[23]_i_2_n_0 ,\Areg11[23]_i_3_n_0 ,\Areg11[23]_i_4_n_0 ,\Areg11[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[24]),
        .Q(Areg11[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c10),
        .Q(Areg11[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg11_reg[25]_i_1 
       (.CI(\Areg11_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg11_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg10[23]}),
        .O({\NLW_Areg11_reg[25]_i_1_O_UNCONNECTED [3:2],c10,c10__0[24]}),
        .S({1'b0,1'b0,\Areg11[25]_i_2_n_0 ,\Areg11[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[2]),
        .Q(Areg11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[3]),
        .Q(Areg11[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg11_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg11_reg[3]_i_1_n_0 ,\NLW_Areg11_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg10[2:0],qreg10}),
        .O(c10__0[3:0]),
        .S({\Areg11[3]_i_2_n_0 ,\Areg11[3]_i_3_n_0 ,\Areg11[3]_i_4_n_0 ,\Areg11[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[4]),
        .Q(Areg11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[5]),
        .Q(Areg11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[6]),
        .Q(Areg11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[7]),
        .Q(Areg11[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg11_reg[7]_i_1 
       (.CI(\Areg11_reg[3]_i_1_n_0 ),
        .CO({\Areg11_reg[7]_i_1_n_0 ,\NLW_Areg11_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg10[6:3]),
        .O(c10__0[7:4]),
        .S({\Areg11[7]_i_2_n_0 ,\Areg11[7]_i_3_n_0 ,\Areg11[7]_i_4_n_0 ,\Areg11[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[8]),
        .Q(Areg11[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg11_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c10__0[9]),
        .Q(Areg11[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[11]_i_2 
       (.I0(mdash11[11]),
        .I1(Areg11[25]),
        .I2(m11[11]),
        .I3(Areg11[10]),
        .O(\Areg12[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[11]_i_3 
       (.I0(mdash11[10]),
        .I1(Areg11[25]),
        .I2(m11[10]),
        .I3(Areg11[9]),
        .O(\Areg12[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[11]_i_4 
       (.I0(mdash11[9]),
        .I1(Areg11[25]),
        .I2(m11[9]),
        .I3(Areg11[8]),
        .O(\Areg12[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[11]_i_5 
       (.I0(mdash11[8]),
        .I1(Areg11[25]),
        .I2(m11[8]),
        .I3(Areg11[7]),
        .O(\Areg12[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[15]_i_2 
       (.I0(mdash11[15]),
        .I1(Areg11[25]),
        .I2(m11[15]),
        .I3(Areg11[14]),
        .O(\Areg12[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[15]_i_3 
       (.I0(mdash11[14]),
        .I1(Areg11[25]),
        .I2(m11[14]),
        .I3(Areg11[13]),
        .O(\Areg12[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[15]_i_4 
       (.I0(mdash11[13]),
        .I1(Areg11[25]),
        .I2(m11[13]),
        .I3(Areg11[12]),
        .O(\Areg12[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[15]_i_5 
       (.I0(mdash11[12]),
        .I1(Areg11[25]),
        .I2(m11[12]),
        .I3(Areg11[11]),
        .O(\Areg12[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[19]_i_2 
       (.I0(mdash11[19]),
        .I1(Areg11[25]),
        .I2(m11[19]),
        .I3(Areg11[18]),
        .O(\Areg12[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[19]_i_3 
       (.I0(mdash11[18]),
        .I1(Areg11[25]),
        .I2(m11[18]),
        .I3(Areg11[17]),
        .O(\Areg12[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[19]_i_4 
       (.I0(mdash11[17]),
        .I1(Areg11[25]),
        .I2(m11[17]),
        .I3(Areg11[16]),
        .O(\Areg12[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[19]_i_5 
       (.I0(mdash11[16]),
        .I1(Areg11[25]),
        .I2(m11[16]),
        .I3(Areg11[15]),
        .O(\Areg12[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg12[23]_i_2 
       (.I0(mdash11[23]),
        .I1(Areg11[25]),
        .I2(Areg11[22]),
        .O(\Areg12[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[23]_i_3 
       (.I0(mdash11[22]),
        .I1(Areg11[25]),
        .I2(m11[22]),
        .I3(Areg11[21]),
        .O(\Areg12[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[23]_i_4 
       (.I0(mdash11[21]),
        .I1(Areg11[25]),
        .I2(m11[21]),
        .I3(Areg11[20]),
        .O(\Areg12[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[23]_i_5 
       (.I0(mdash11[20]),
        .I1(Areg11[25]),
        .I2(m11[20]),
        .I3(Areg11[19]),
        .O(\Areg12[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg12[25]_i_2 
       (.I0(Areg11[25]),
        .I1(Areg11[24]),
        .O(\Areg12[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg12[25]_i_3 
       (.I0(Areg11[25]),
        .I1(Areg11[23]),
        .O(\Areg12[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[3]_i_2 
       (.I0(mdash11[3]),
        .I1(Areg11[25]),
        .I2(m11[3]),
        .I3(Areg11[2]),
        .O(\Areg12[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[3]_i_3 
       (.I0(mdash11[2]),
        .I1(Areg11[25]),
        .I2(m11[2]),
        .I3(Areg11[1]),
        .O(\Areg12[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[3]_i_4 
       (.I0(mdash11[1]),
        .I1(Areg11[25]),
        .I2(m11[1]),
        .I3(Areg11[0]),
        .O(\Areg12[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[3]_i_5 
       (.I0(mdash11[0]),
        .I1(Areg11[25]),
        .I2(m11[0]),
        .I3(qreg11),
        .O(\Areg12[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[7]_i_2 
       (.I0(mdash11[7]),
        .I1(Areg11[25]),
        .I2(m11[7]),
        .I3(Areg11[6]),
        .O(\Areg12[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[7]_i_3 
       (.I0(mdash11[6]),
        .I1(Areg11[25]),
        .I2(m11[6]),
        .I3(Areg11[5]),
        .O(\Areg12[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[7]_i_4 
       (.I0(mdash11[5]),
        .I1(Areg11[25]),
        .I2(m11[5]),
        .I3(Areg11[4]),
        .O(\Areg12[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg12[7]_i_5 
       (.I0(mdash11[4]),
        .I1(Areg11[25]),
        .I2(m11[4]),
        .I3(Areg11[3]),
        .O(\Areg12[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[0]),
        .Q(Areg12[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[10]),
        .Q(Areg12[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[11]),
        .Q(Areg12[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg12_reg[11]_i_1 
       (.CI(\Areg12_reg[7]_i_1_n_0 ),
        .CO({\Areg12_reg[11]_i_1_n_0 ,\NLW_Areg12_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg11[10:7]),
        .O(c11__0[11:8]),
        .S({\Areg12[11]_i_2_n_0 ,\Areg12[11]_i_3_n_0 ,\Areg12[11]_i_4_n_0 ,\Areg12[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[12]),
        .Q(Areg12[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[13]),
        .Q(Areg12[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[14]),
        .Q(Areg12[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[15]),
        .Q(Areg12[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg12_reg[15]_i_1 
       (.CI(\Areg12_reg[11]_i_1_n_0 ),
        .CO({\Areg12_reg[15]_i_1_n_0 ,\NLW_Areg12_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg11[14:11]),
        .O(c11__0[15:12]),
        .S({\Areg12[15]_i_2_n_0 ,\Areg12[15]_i_3_n_0 ,\Areg12[15]_i_4_n_0 ,\Areg12[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[16]),
        .Q(Areg12[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[17]),
        .Q(Areg12[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[18]),
        .Q(Areg12[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[19]),
        .Q(Areg12[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg12_reg[19]_i_1 
       (.CI(\Areg12_reg[15]_i_1_n_0 ),
        .CO({\Areg12_reg[19]_i_1_n_0 ,\NLW_Areg12_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg11[18:15]),
        .O(c11__0[19:16]),
        .S({\Areg12[19]_i_2_n_0 ,\Areg12[19]_i_3_n_0 ,\Areg12[19]_i_4_n_0 ,\Areg12[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[1]),
        .Q(Areg12[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[20]),
        .Q(Areg12[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[21]),
        .Q(Areg12[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[22]),
        .Q(Areg12[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[23]),
        .Q(Areg12[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg12_reg[23]_i_1 
       (.CI(\Areg12_reg[19]_i_1_n_0 ),
        .CO({\Areg12_reg[23]_i_1_n_0 ,\NLW_Areg12_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg11[22:19]),
        .O(c11__0[23:20]),
        .S({\Areg12[23]_i_2_n_0 ,\Areg12[23]_i_3_n_0 ,\Areg12[23]_i_4_n_0 ,\Areg12[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[24]),
        .Q(Areg12[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c11),
        .Q(Areg12[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg12_reg[25]_i_1 
       (.CI(\Areg12_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg12_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg11[23]}),
        .O({\NLW_Areg12_reg[25]_i_1_O_UNCONNECTED [3:2],c11,c11__0[24]}),
        .S({1'b0,1'b0,\Areg12[25]_i_2_n_0 ,\Areg12[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[2]),
        .Q(Areg12[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[3]),
        .Q(Areg12[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg12_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg12_reg[3]_i_1_n_0 ,\NLW_Areg12_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg11[2:0],qreg11}),
        .O(c11__0[3:0]),
        .S({\Areg12[3]_i_2_n_0 ,\Areg12[3]_i_3_n_0 ,\Areg12[3]_i_4_n_0 ,\Areg12[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[4]),
        .Q(Areg12[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[5]),
        .Q(Areg12[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[6]),
        .Q(Areg12[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[7]),
        .Q(Areg12[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg12_reg[7]_i_1 
       (.CI(\Areg12_reg[3]_i_1_n_0 ),
        .CO({\Areg12_reg[7]_i_1_n_0 ,\NLW_Areg12_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg11[6:3]),
        .O(c11__0[7:4]),
        .S({\Areg12[7]_i_2_n_0 ,\Areg12[7]_i_3_n_0 ,\Areg12[7]_i_4_n_0 ,\Areg12[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[8]),
        .Q(Areg12[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg12_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c11__0[9]),
        .Q(Areg12[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[11]_i_2 
       (.I0(mdash12[11]),
        .I1(Areg12[25]),
        .I2(m12[11]),
        .I3(Areg12[10]),
        .O(\Areg13[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[11]_i_3 
       (.I0(mdash12[10]),
        .I1(Areg12[25]),
        .I2(m12[10]),
        .I3(Areg12[9]),
        .O(\Areg13[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[11]_i_4 
       (.I0(mdash12[9]),
        .I1(Areg12[25]),
        .I2(m12[9]),
        .I3(Areg12[8]),
        .O(\Areg13[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[11]_i_5 
       (.I0(mdash12[8]),
        .I1(Areg12[25]),
        .I2(m12[8]),
        .I3(Areg12[7]),
        .O(\Areg13[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[15]_i_2 
       (.I0(mdash12[15]),
        .I1(Areg12[25]),
        .I2(m12[15]),
        .I3(Areg12[14]),
        .O(\Areg13[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[15]_i_3 
       (.I0(mdash12[14]),
        .I1(Areg12[25]),
        .I2(m12[14]),
        .I3(Areg12[13]),
        .O(\Areg13[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[15]_i_4 
       (.I0(mdash12[13]),
        .I1(Areg12[25]),
        .I2(m12[13]),
        .I3(Areg12[12]),
        .O(\Areg13[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[15]_i_5 
       (.I0(mdash12[12]),
        .I1(Areg12[25]),
        .I2(m12[12]),
        .I3(Areg12[11]),
        .O(\Areg13[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[19]_i_2 
       (.I0(mdash12[19]),
        .I1(Areg12[25]),
        .I2(m12[19]),
        .I3(Areg12[18]),
        .O(\Areg13[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[19]_i_3 
       (.I0(mdash12[18]),
        .I1(Areg12[25]),
        .I2(m12[18]),
        .I3(Areg12[17]),
        .O(\Areg13[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[19]_i_4 
       (.I0(mdash12[17]),
        .I1(Areg12[25]),
        .I2(m12[17]),
        .I3(Areg12[16]),
        .O(\Areg13[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[19]_i_5 
       (.I0(mdash12[16]),
        .I1(Areg12[25]),
        .I2(m12[16]),
        .I3(Areg12[15]),
        .O(\Areg13[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg13[23]_i_2 
       (.I0(mdash12[23]),
        .I1(Areg12[25]),
        .I2(Areg12[22]),
        .O(\Areg13[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[23]_i_3 
       (.I0(mdash12[22]),
        .I1(Areg12[25]),
        .I2(m12[22]),
        .I3(Areg12[21]),
        .O(\Areg13[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[23]_i_4 
       (.I0(mdash12[21]),
        .I1(Areg12[25]),
        .I2(m12[21]),
        .I3(Areg12[20]),
        .O(\Areg13[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[23]_i_5 
       (.I0(mdash12[20]),
        .I1(Areg12[25]),
        .I2(m12[20]),
        .I3(Areg12[19]),
        .O(\Areg13[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg13[25]_i_2 
       (.I0(Areg12[25]),
        .I1(Areg12[24]),
        .O(\Areg13[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg13[25]_i_3 
       (.I0(Areg12[25]),
        .I1(Areg12[23]),
        .O(\Areg13[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[3]_i_2 
       (.I0(mdash12[3]),
        .I1(Areg12[25]),
        .I2(m12[3]),
        .I3(Areg12[2]),
        .O(\Areg13[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[3]_i_3 
       (.I0(mdash12[2]),
        .I1(Areg12[25]),
        .I2(m12[2]),
        .I3(Areg12[1]),
        .O(\Areg13[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[3]_i_4 
       (.I0(mdash12[1]),
        .I1(Areg12[25]),
        .I2(m12[1]),
        .I3(Areg12[0]),
        .O(\Areg13[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[3]_i_5 
       (.I0(mdash12[0]),
        .I1(Areg12[25]),
        .I2(m12[0]),
        .I3(qreg12),
        .O(\Areg13[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[7]_i_2 
       (.I0(mdash12[7]),
        .I1(Areg12[25]),
        .I2(m12[7]),
        .I3(Areg12[6]),
        .O(\Areg13[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[7]_i_3 
       (.I0(mdash12[6]),
        .I1(Areg12[25]),
        .I2(m12[6]),
        .I3(Areg12[5]),
        .O(\Areg13[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[7]_i_4 
       (.I0(mdash12[5]),
        .I1(Areg12[25]),
        .I2(m12[5]),
        .I3(Areg12[4]),
        .O(\Areg13[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg13[7]_i_5 
       (.I0(mdash12[4]),
        .I1(Areg12[25]),
        .I2(m12[4]),
        .I3(Areg12[3]),
        .O(\Areg13[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[0]),
        .Q(Areg13[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[10]),
        .Q(Areg13[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[11]),
        .Q(Areg13[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg13_reg[11]_i_1 
       (.CI(\Areg13_reg[7]_i_1_n_0 ),
        .CO({\Areg13_reg[11]_i_1_n_0 ,\NLW_Areg13_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg12[10:7]),
        .O(c12__0[11:8]),
        .S({\Areg13[11]_i_2_n_0 ,\Areg13[11]_i_3_n_0 ,\Areg13[11]_i_4_n_0 ,\Areg13[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[12]),
        .Q(Areg13[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[13]),
        .Q(Areg13[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[14]),
        .Q(Areg13[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[15]),
        .Q(Areg13[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg13_reg[15]_i_1 
       (.CI(\Areg13_reg[11]_i_1_n_0 ),
        .CO({\Areg13_reg[15]_i_1_n_0 ,\NLW_Areg13_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg12[14:11]),
        .O(c12__0[15:12]),
        .S({\Areg13[15]_i_2_n_0 ,\Areg13[15]_i_3_n_0 ,\Areg13[15]_i_4_n_0 ,\Areg13[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[16]),
        .Q(Areg13[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[17]),
        .Q(Areg13[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[18]),
        .Q(Areg13[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[19]),
        .Q(Areg13[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg13_reg[19]_i_1 
       (.CI(\Areg13_reg[15]_i_1_n_0 ),
        .CO({\Areg13_reg[19]_i_1_n_0 ,\NLW_Areg13_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg12[18:15]),
        .O(c12__0[19:16]),
        .S({\Areg13[19]_i_2_n_0 ,\Areg13[19]_i_3_n_0 ,\Areg13[19]_i_4_n_0 ,\Areg13[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[1]),
        .Q(Areg13[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[20]),
        .Q(Areg13[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[21]),
        .Q(Areg13[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[22]),
        .Q(Areg13[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[23]),
        .Q(Areg13[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg13_reg[23]_i_1 
       (.CI(\Areg13_reg[19]_i_1_n_0 ),
        .CO({\Areg13_reg[23]_i_1_n_0 ,\NLW_Areg13_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg12[22:19]),
        .O(c12__0[23:20]),
        .S({\Areg13[23]_i_2_n_0 ,\Areg13[23]_i_3_n_0 ,\Areg13[23]_i_4_n_0 ,\Areg13[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[24]),
        .Q(Areg13[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c12),
        .Q(Areg13[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg13_reg[25]_i_1 
       (.CI(\Areg13_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg13_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg12[23]}),
        .O({\NLW_Areg13_reg[25]_i_1_O_UNCONNECTED [3:2],c12,c12__0[24]}),
        .S({1'b0,1'b0,\Areg13[25]_i_2_n_0 ,\Areg13[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[2]),
        .Q(Areg13[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[3]),
        .Q(Areg13[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg13_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg13_reg[3]_i_1_n_0 ,\NLW_Areg13_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg12[2:0],qreg12}),
        .O(c12__0[3:0]),
        .S({\Areg13[3]_i_2_n_0 ,\Areg13[3]_i_3_n_0 ,\Areg13[3]_i_4_n_0 ,\Areg13[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[4]),
        .Q(Areg13[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[5]),
        .Q(Areg13[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[6]),
        .Q(Areg13[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[7]),
        .Q(Areg13[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg13_reg[7]_i_1 
       (.CI(\Areg13_reg[3]_i_1_n_0 ),
        .CO({\Areg13_reg[7]_i_1_n_0 ,\NLW_Areg13_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg12[6:3]),
        .O(c12__0[7:4]),
        .S({\Areg13[7]_i_2_n_0 ,\Areg13[7]_i_3_n_0 ,\Areg13[7]_i_4_n_0 ,\Areg13[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[8]),
        .Q(Areg13[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg13_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c12__0[9]),
        .Q(Areg13[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[11]_i_2 
       (.I0(mdash13[11]),
        .I1(Areg13[25]),
        .I2(m13[11]),
        .I3(Areg13[10]),
        .O(\Areg14[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[11]_i_3 
       (.I0(mdash13[10]),
        .I1(Areg13[25]),
        .I2(m13[10]),
        .I3(Areg13[9]),
        .O(\Areg14[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[11]_i_4 
       (.I0(mdash13[9]),
        .I1(Areg13[25]),
        .I2(m13[9]),
        .I3(Areg13[8]),
        .O(\Areg14[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[11]_i_5 
       (.I0(mdash13[8]),
        .I1(Areg13[25]),
        .I2(m13[8]),
        .I3(Areg13[7]),
        .O(\Areg14[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[15]_i_2 
       (.I0(mdash13[15]),
        .I1(Areg13[25]),
        .I2(m13[15]),
        .I3(Areg13[14]),
        .O(\Areg14[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[15]_i_3 
       (.I0(mdash13[14]),
        .I1(Areg13[25]),
        .I2(m13[14]),
        .I3(Areg13[13]),
        .O(\Areg14[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[15]_i_4 
       (.I0(mdash13[13]),
        .I1(Areg13[25]),
        .I2(m13[13]),
        .I3(Areg13[12]),
        .O(\Areg14[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[15]_i_5 
       (.I0(mdash13[12]),
        .I1(Areg13[25]),
        .I2(m13[12]),
        .I3(Areg13[11]),
        .O(\Areg14[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[19]_i_2 
       (.I0(mdash13[19]),
        .I1(Areg13[25]),
        .I2(m13[19]),
        .I3(Areg13[18]),
        .O(\Areg14[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[19]_i_3 
       (.I0(mdash13[18]),
        .I1(Areg13[25]),
        .I2(m13[18]),
        .I3(Areg13[17]),
        .O(\Areg14[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[19]_i_4 
       (.I0(mdash13[17]),
        .I1(Areg13[25]),
        .I2(m13[17]),
        .I3(Areg13[16]),
        .O(\Areg14[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[19]_i_5 
       (.I0(mdash13[16]),
        .I1(Areg13[25]),
        .I2(m13[16]),
        .I3(Areg13[15]),
        .O(\Areg14[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg14[23]_i_2 
       (.I0(mdash13[23]),
        .I1(Areg13[25]),
        .I2(Areg13[22]),
        .O(\Areg14[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[23]_i_3 
       (.I0(mdash13[22]),
        .I1(Areg13[25]),
        .I2(m13[22]),
        .I3(Areg13[21]),
        .O(\Areg14[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[23]_i_4 
       (.I0(mdash13[21]),
        .I1(Areg13[25]),
        .I2(m13[21]),
        .I3(Areg13[20]),
        .O(\Areg14[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[23]_i_5 
       (.I0(mdash13[20]),
        .I1(Areg13[25]),
        .I2(m13[20]),
        .I3(Areg13[19]),
        .O(\Areg14[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg14[25]_i_2 
       (.I0(Areg13[25]),
        .I1(Areg13[24]),
        .O(\Areg14[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg14[25]_i_3 
       (.I0(Areg13[25]),
        .I1(Areg13[23]),
        .O(\Areg14[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[3]_i_2 
       (.I0(mdash13[3]),
        .I1(Areg13[25]),
        .I2(m13[3]),
        .I3(Areg13[2]),
        .O(\Areg14[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[3]_i_3 
       (.I0(mdash13[2]),
        .I1(Areg13[25]),
        .I2(m13[2]),
        .I3(Areg13[1]),
        .O(\Areg14[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[3]_i_4 
       (.I0(mdash13[1]),
        .I1(Areg13[25]),
        .I2(m13[1]),
        .I3(Areg13[0]),
        .O(\Areg14[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[3]_i_5 
       (.I0(mdash13[0]),
        .I1(Areg13[25]),
        .I2(m13[0]),
        .I3(qreg13),
        .O(\Areg14[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[7]_i_2 
       (.I0(mdash13[7]),
        .I1(Areg13[25]),
        .I2(m13[7]),
        .I3(Areg13[6]),
        .O(\Areg14[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[7]_i_3 
       (.I0(mdash13[6]),
        .I1(Areg13[25]),
        .I2(m13[6]),
        .I3(Areg13[5]),
        .O(\Areg14[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[7]_i_4 
       (.I0(mdash13[5]),
        .I1(Areg13[25]),
        .I2(m13[5]),
        .I3(Areg13[4]),
        .O(\Areg14[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg14[7]_i_5 
       (.I0(mdash13[4]),
        .I1(Areg13[25]),
        .I2(m13[4]),
        .I3(Areg13[3]),
        .O(\Areg14[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[0]),
        .Q(Areg14[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[10]),
        .Q(Areg14[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[11]),
        .Q(Areg14[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg14_reg[11]_i_1 
       (.CI(\Areg14_reg[7]_i_1_n_0 ),
        .CO({\Areg14_reg[11]_i_1_n_0 ,\NLW_Areg14_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg13[10:7]),
        .O(c13__0[11:8]),
        .S({\Areg14[11]_i_2_n_0 ,\Areg14[11]_i_3_n_0 ,\Areg14[11]_i_4_n_0 ,\Areg14[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[12]),
        .Q(Areg14[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[13]),
        .Q(Areg14[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[14]),
        .Q(Areg14[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[15]),
        .Q(Areg14[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg14_reg[15]_i_1 
       (.CI(\Areg14_reg[11]_i_1_n_0 ),
        .CO({\Areg14_reg[15]_i_1_n_0 ,\NLW_Areg14_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg13[14:11]),
        .O(c13__0[15:12]),
        .S({\Areg14[15]_i_2_n_0 ,\Areg14[15]_i_3_n_0 ,\Areg14[15]_i_4_n_0 ,\Areg14[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[16]),
        .Q(Areg14[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[17]),
        .Q(Areg14[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[18]),
        .Q(Areg14[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[19]),
        .Q(Areg14[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg14_reg[19]_i_1 
       (.CI(\Areg14_reg[15]_i_1_n_0 ),
        .CO({\Areg14_reg[19]_i_1_n_0 ,\NLW_Areg14_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg13[18:15]),
        .O(c13__0[19:16]),
        .S({\Areg14[19]_i_2_n_0 ,\Areg14[19]_i_3_n_0 ,\Areg14[19]_i_4_n_0 ,\Areg14[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[1]),
        .Q(Areg14[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[20]),
        .Q(Areg14[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[21]),
        .Q(Areg14[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[22]),
        .Q(Areg14[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[23]),
        .Q(Areg14[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg14_reg[23]_i_1 
       (.CI(\Areg14_reg[19]_i_1_n_0 ),
        .CO({\Areg14_reg[23]_i_1_n_0 ,\NLW_Areg14_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg13[22:19]),
        .O(c13__0[23:20]),
        .S({\Areg14[23]_i_2_n_0 ,\Areg14[23]_i_3_n_0 ,\Areg14[23]_i_4_n_0 ,\Areg14[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[24]),
        .Q(Areg14[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c13),
        .Q(Areg14[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg14_reg[25]_i_1 
       (.CI(\Areg14_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg14_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg13[23]}),
        .O({\NLW_Areg14_reg[25]_i_1_O_UNCONNECTED [3:2],c13,c13__0[24]}),
        .S({1'b0,1'b0,\Areg14[25]_i_2_n_0 ,\Areg14[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[2]),
        .Q(Areg14[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[3]),
        .Q(Areg14[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg14_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg14_reg[3]_i_1_n_0 ,\NLW_Areg14_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg13[2:0],qreg13}),
        .O(c13__0[3:0]),
        .S({\Areg14[3]_i_2_n_0 ,\Areg14[3]_i_3_n_0 ,\Areg14[3]_i_4_n_0 ,\Areg14[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[4]),
        .Q(Areg14[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[5]),
        .Q(Areg14[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[6]),
        .Q(Areg14[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[7]),
        .Q(Areg14[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg14_reg[7]_i_1 
       (.CI(\Areg14_reg[3]_i_1_n_0 ),
        .CO({\Areg14_reg[7]_i_1_n_0 ,\NLW_Areg14_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg13[6:3]),
        .O(c13__0[7:4]),
        .S({\Areg14[7]_i_2_n_0 ,\Areg14[7]_i_3_n_0 ,\Areg14[7]_i_4_n_0 ,\Areg14[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[8]),
        .Q(Areg14[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg14_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c13__0[9]),
        .Q(Areg14[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[11]_i_2 
       (.I0(mdash14[11]),
        .I1(Areg14[25]),
        .I2(m14[11]),
        .I3(Areg14[10]),
        .O(\Areg15[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[11]_i_3 
       (.I0(mdash14[10]),
        .I1(Areg14[25]),
        .I2(m14[10]),
        .I3(Areg14[9]),
        .O(\Areg15[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[11]_i_4 
       (.I0(mdash14[9]),
        .I1(Areg14[25]),
        .I2(m14[9]),
        .I3(Areg14[8]),
        .O(\Areg15[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[11]_i_5 
       (.I0(mdash14[8]),
        .I1(Areg14[25]),
        .I2(m14[8]),
        .I3(Areg14[7]),
        .O(\Areg15[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[15]_i_2 
       (.I0(mdash14[15]),
        .I1(Areg14[25]),
        .I2(m14[15]),
        .I3(Areg14[14]),
        .O(\Areg15[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[15]_i_3 
       (.I0(mdash14[14]),
        .I1(Areg14[25]),
        .I2(m14[14]),
        .I3(Areg14[13]),
        .O(\Areg15[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[15]_i_4 
       (.I0(mdash14[13]),
        .I1(Areg14[25]),
        .I2(m14[13]),
        .I3(Areg14[12]),
        .O(\Areg15[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[15]_i_5 
       (.I0(mdash14[12]),
        .I1(Areg14[25]),
        .I2(m14[12]),
        .I3(Areg14[11]),
        .O(\Areg15[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[19]_i_2 
       (.I0(mdash14[19]),
        .I1(Areg14[25]),
        .I2(m14[19]),
        .I3(Areg14[18]),
        .O(\Areg15[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[19]_i_3 
       (.I0(mdash14[18]),
        .I1(Areg14[25]),
        .I2(m14[18]),
        .I3(Areg14[17]),
        .O(\Areg15[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[19]_i_4 
       (.I0(mdash14[17]),
        .I1(Areg14[25]),
        .I2(m14[17]),
        .I3(Areg14[16]),
        .O(\Areg15[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[19]_i_5 
       (.I0(mdash14[16]),
        .I1(Areg14[25]),
        .I2(m14[16]),
        .I3(Areg14[15]),
        .O(\Areg15[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg15[23]_i_2 
       (.I0(mdash14[23]),
        .I1(Areg14[25]),
        .I2(Areg14[22]),
        .O(\Areg15[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[23]_i_3 
       (.I0(mdash14[22]),
        .I1(Areg14[25]),
        .I2(m14[22]),
        .I3(Areg14[21]),
        .O(\Areg15[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[23]_i_4 
       (.I0(mdash14[21]),
        .I1(Areg14[25]),
        .I2(m14[21]),
        .I3(Areg14[20]),
        .O(\Areg15[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[23]_i_5 
       (.I0(mdash14[20]),
        .I1(Areg14[25]),
        .I2(m14[20]),
        .I3(Areg14[19]),
        .O(\Areg15[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg15[25]_i_2 
       (.I0(Areg14[25]),
        .I1(Areg14[24]),
        .O(\Areg15[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg15[25]_i_3 
       (.I0(Areg14[25]),
        .I1(Areg14[23]),
        .O(\Areg15[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[3]_i_2 
       (.I0(mdash14[3]),
        .I1(Areg14[25]),
        .I2(m14[3]),
        .I3(Areg14[2]),
        .O(\Areg15[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[3]_i_3 
       (.I0(mdash14[2]),
        .I1(Areg14[25]),
        .I2(m14[2]),
        .I3(Areg14[1]),
        .O(\Areg15[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[3]_i_4 
       (.I0(mdash14[1]),
        .I1(Areg14[25]),
        .I2(m14[1]),
        .I3(Areg14[0]),
        .O(\Areg15[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[3]_i_5 
       (.I0(mdash14[0]),
        .I1(Areg14[25]),
        .I2(m14[0]),
        .I3(qreg14),
        .O(\Areg15[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[7]_i_2 
       (.I0(mdash14[7]),
        .I1(Areg14[25]),
        .I2(m14[7]),
        .I3(Areg14[6]),
        .O(\Areg15[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[7]_i_3 
       (.I0(mdash14[6]),
        .I1(Areg14[25]),
        .I2(m14[6]),
        .I3(Areg14[5]),
        .O(\Areg15[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[7]_i_4 
       (.I0(mdash14[5]),
        .I1(Areg14[25]),
        .I2(m14[5]),
        .I3(Areg14[4]),
        .O(\Areg15[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg15[7]_i_5 
       (.I0(mdash14[4]),
        .I1(Areg14[25]),
        .I2(m14[4]),
        .I3(Areg14[3]),
        .O(\Areg15[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[0]),
        .Q(Areg15[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[10]),
        .Q(Areg15[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[11]),
        .Q(Areg15[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg15_reg[11]_i_1 
       (.CI(\Areg15_reg[7]_i_1_n_0 ),
        .CO({\Areg15_reg[11]_i_1_n_0 ,\NLW_Areg15_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg14[10:7]),
        .O(c14__0[11:8]),
        .S({\Areg15[11]_i_2_n_0 ,\Areg15[11]_i_3_n_0 ,\Areg15[11]_i_4_n_0 ,\Areg15[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[12]),
        .Q(Areg15[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[13]),
        .Q(Areg15[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[14]),
        .Q(Areg15[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[15]),
        .Q(Areg15[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg15_reg[15]_i_1 
       (.CI(\Areg15_reg[11]_i_1_n_0 ),
        .CO({\Areg15_reg[15]_i_1_n_0 ,\NLW_Areg15_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg14[14:11]),
        .O(c14__0[15:12]),
        .S({\Areg15[15]_i_2_n_0 ,\Areg15[15]_i_3_n_0 ,\Areg15[15]_i_4_n_0 ,\Areg15[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[16]),
        .Q(Areg15[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[17]),
        .Q(Areg15[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[18]),
        .Q(Areg15[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[19]),
        .Q(Areg15[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg15_reg[19]_i_1 
       (.CI(\Areg15_reg[15]_i_1_n_0 ),
        .CO({\Areg15_reg[19]_i_1_n_0 ,\NLW_Areg15_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg14[18:15]),
        .O(c14__0[19:16]),
        .S({\Areg15[19]_i_2_n_0 ,\Areg15[19]_i_3_n_0 ,\Areg15[19]_i_4_n_0 ,\Areg15[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[1]),
        .Q(Areg15[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[20]),
        .Q(Areg15[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[21]),
        .Q(Areg15[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[22]),
        .Q(Areg15[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[23]),
        .Q(Areg15[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg15_reg[23]_i_1 
       (.CI(\Areg15_reg[19]_i_1_n_0 ),
        .CO({\Areg15_reg[23]_i_1_n_0 ,\NLW_Areg15_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg14[22:19]),
        .O(c14__0[23:20]),
        .S({\Areg15[23]_i_2_n_0 ,\Areg15[23]_i_3_n_0 ,\Areg15[23]_i_4_n_0 ,\Areg15[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[24]),
        .Q(Areg15[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c14),
        .Q(Areg15[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg15_reg[25]_i_1 
       (.CI(\Areg15_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg15_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg14[23]}),
        .O({\NLW_Areg15_reg[25]_i_1_O_UNCONNECTED [3:2],c14,c14__0[24]}),
        .S({1'b0,1'b0,\Areg15[25]_i_2_n_0 ,\Areg15[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[2]),
        .Q(Areg15[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[3]),
        .Q(Areg15[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg15_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg15_reg[3]_i_1_n_0 ,\NLW_Areg15_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg14[2:0],qreg14}),
        .O(c14__0[3:0]),
        .S({\Areg15[3]_i_2_n_0 ,\Areg15[3]_i_3_n_0 ,\Areg15[3]_i_4_n_0 ,\Areg15[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[4]),
        .Q(Areg15[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[5]),
        .Q(Areg15[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[6]),
        .Q(Areg15[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[7]),
        .Q(Areg15[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg15_reg[7]_i_1 
       (.CI(\Areg15_reg[3]_i_1_n_0 ),
        .CO({\Areg15_reg[7]_i_1_n_0 ,\NLW_Areg15_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg14[6:3]),
        .O(c14__0[7:4]),
        .S({\Areg15[7]_i_2_n_0 ,\Areg15[7]_i_3_n_0 ,\Areg15[7]_i_4_n_0 ,\Areg15[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[8]),
        .Q(Areg15[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg15_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c14__0[9]),
        .Q(Areg15[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[11]_i_2 
       (.I0(mdash15[11]),
        .I1(Areg15[25]),
        .I2(m15[11]),
        .I3(Areg15[10]),
        .O(\Areg16[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[11]_i_3 
       (.I0(mdash15[10]),
        .I1(Areg15[25]),
        .I2(m15[10]),
        .I3(Areg15[9]),
        .O(\Areg16[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[11]_i_4 
       (.I0(mdash15[9]),
        .I1(Areg15[25]),
        .I2(m15[9]),
        .I3(Areg15[8]),
        .O(\Areg16[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[11]_i_5 
       (.I0(mdash15[8]),
        .I1(Areg15[25]),
        .I2(m15[8]),
        .I3(Areg15[7]),
        .O(\Areg16[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[15]_i_2 
       (.I0(mdash15[15]),
        .I1(Areg15[25]),
        .I2(m15[15]),
        .I3(Areg15[14]),
        .O(\Areg16[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[15]_i_3 
       (.I0(mdash15[14]),
        .I1(Areg15[25]),
        .I2(m15[14]),
        .I3(Areg15[13]),
        .O(\Areg16[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[15]_i_4 
       (.I0(mdash15[13]),
        .I1(Areg15[25]),
        .I2(m15[13]),
        .I3(Areg15[12]),
        .O(\Areg16[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[15]_i_5 
       (.I0(mdash15[12]),
        .I1(Areg15[25]),
        .I2(m15[12]),
        .I3(Areg15[11]),
        .O(\Areg16[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[19]_i_2 
       (.I0(mdash15[19]),
        .I1(Areg15[25]),
        .I2(m15[19]),
        .I3(Areg15[18]),
        .O(\Areg16[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[19]_i_3 
       (.I0(mdash15[18]),
        .I1(Areg15[25]),
        .I2(m15[18]),
        .I3(Areg15[17]),
        .O(\Areg16[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[19]_i_4 
       (.I0(mdash15[17]),
        .I1(Areg15[25]),
        .I2(m15[17]),
        .I3(Areg15[16]),
        .O(\Areg16[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[19]_i_5 
       (.I0(mdash15[16]),
        .I1(Areg15[25]),
        .I2(m15[16]),
        .I3(Areg15[15]),
        .O(\Areg16[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg16[23]_i_2 
       (.I0(mdash15[23]),
        .I1(Areg15[25]),
        .I2(Areg15[22]),
        .O(\Areg16[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[23]_i_3 
       (.I0(mdash15[22]),
        .I1(Areg15[25]),
        .I2(m15[22]),
        .I3(Areg15[21]),
        .O(\Areg16[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[23]_i_4 
       (.I0(mdash15[21]),
        .I1(Areg15[25]),
        .I2(m15[21]),
        .I3(Areg15[20]),
        .O(\Areg16[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[23]_i_5 
       (.I0(mdash15[20]),
        .I1(Areg15[25]),
        .I2(m15[20]),
        .I3(Areg15[19]),
        .O(\Areg16[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg16[25]_i_2 
       (.I0(Areg15[25]),
        .I1(Areg15[24]),
        .O(\Areg16[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg16[25]_i_3 
       (.I0(Areg15[25]),
        .I1(Areg15[23]),
        .O(\Areg16[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[3]_i_2 
       (.I0(mdash15[3]),
        .I1(Areg15[25]),
        .I2(m15[3]),
        .I3(Areg15[2]),
        .O(\Areg16[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[3]_i_3 
       (.I0(mdash15[2]),
        .I1(Areg15[25]),
        .I2(m15[2]),
        .I3(Areg15[1]),
        .O(\Areg16[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[3]_i_4 
       (.I0(mdash15[1]),
        .I1(Areg15[25]),
        .I2(m15[1]),
        .I3(Areg15[0]),
        .O(\Areg16[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[3]_i_5 
       (.I0(mdash15[0]),
        .I1(Areg15[25]),
        .I2(m15[0]),
        .I3(qreg15),
        .O(\Areg16[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[7]_i_2 
       (.I0(mdash15[7]),
        .I1(Areg15[25]),
        .I2(m15[7]),
        .I3(Areg15[6]),
        .O(\Areg16[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[7]_i_3 
       (.I0(mdash15[6]),
        .I1(Areg15[25]),
        .I2(m15[6]),
        .I3(Areg15[5]),
        .O(\Areg16[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[7]_i_4 
       (.I0(mdash15[5]),
        .I1(Areg15[25]),
        .I2(m15[5]),
        .I3(Areg15[4]),
        .O(\Areg16[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg16[7]_i_5 
       (.I0(mdash15[4]),
        .I1(Areg15[25]),
        .I2(m15[4]),
        .I3(Areg15[3]),
        .O(\Areg16[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[0]),
        .Q(Areg16[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[10]),
        .Q(Areg16[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[11]),
        .Q(Areg16[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg16_reg[11]_i_1 
       (.CI(\Areg16_reg[7]_i_1_n_0 ),
        .CO({\Areg16_reg[11]_i_1_n_0 ,\NLW_Areg16_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg15[10:7]),
        .O(c15__0[11:8]),
        .S({\Areg16[11]_i_2_n_0 ,\Areg16[11]_i_3_n_0 ,\Areg16[11]_i_4_n_0 ,\Areg16[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[12]),
        .Q(Areg16[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[13]),
        .Q(Areg16[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[14]),
        .Q(Areg16[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[15]),
        .Q(Areg16[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg16_reg[15]_i_1 
       (.CI(\Areg16_reg[11]_i_1_n_0 ),
        .CO({\Areg16_reg[15]_i_1_n_0 ,\NLW_Areg16_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg15[14:11]),
        .O(c15__0[15:12]),
        .S({\Areg16[15]_i_2_n_0 ,\Areg16[15]_i_3_n_0 ,\Areg16[15]_i_4_n_0 ,\Areg16[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[16]),
        .Q(Areg16[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[17]),
        .Q(Areg16[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[18]),
        .Q(Areg16[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[19]),
        .Q(Areg16[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg16_reg[19]_i_1 
       (.CI(\Areg16_reg[15]_i_1_n_0 ),
        .CO({\Areg16_reg[19]_i_1_n_0 ,\NLW_Areg16_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg15[18:15]),
        .O(c15__0[19:16]),
        .S({\Areg16[19]_i_2_n_0 ,\Areg16[19]_i_3_n_0 ,\Areg16[19]_i_4_n_0 ,\Areg16[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[1]),
        .Q(Areg16[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[20]),
        .Q(Areg16[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[21]),
        .Q(Areg16[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[22]),
        .Q(Areg16[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[23]),
        .Q(Areg16[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg16_reg[23]_i_1 
       (.CI(\Areg16_reg[19]_i_1_n_0 ),
        .CO({\Areg16_reg[23]_i_1_n_0 ,\NLW_Areg16_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg15[22:19]),
        .O(c15__0[23:20]),
        .S({\Areg16[23]_i_2_n_0 ,\Areg16[23]_i_3_n_0 ,\Areg16[23]_i_4_n_0 ,\Areg16[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[24]),
        .Q(Areg16[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c15),
        .Q(Areg16[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg16_reg[25]_i_1 
       (.CI(\Areg16_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg16_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg15[23]}),
        .O({\NLW_Areg16_reg[25]_i_1_O_UNCONNECTED [3:2],c15,c15__0[24]}),
        .S({1'b0,1'b0,\Areg16[25]_i_2_n_0 ,\Areg16[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[2]),
        .Q(Areg16[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[3]),
        .Q(Areg16[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg16_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg16_reg[3]_i_1_n_0 ,\NLW_Areg16_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg15[2:0],qreg15}),
        .O(c15__0[3:0]),
        .S({\Areg16[3]_i_2_n_0 ,\Areg16[3]_i_3_n_0 ,\Areg16[3]_i_4_n_0 ,\Areg16[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[4]),
        .Q(Areg16[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[5]),
        .Q(Areg16[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[6]),
        .Q(Areg16[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[7]),
        .Q(Areg16[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg16_reg[7]_i_1 
       (.CI(\Areg16_reg[3]_i_1_n_0 ),
        .CO({\Areg16_reg[7]_i_1_n_0 ,\NLW_Areg16_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg15[6:3]),
        .O(c15__0[7:4]),
        .S({\Areg16[7]_i_2_n_0 ,\Areg16[7]_i_3_n_0 ,\Areg16[7]_i_4_n_0 ,\Areg16[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[8]),
        .Q(Areg16[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg16_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c15__0[9]),
        .Q(Areg16[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[11]_i_2 
       (.I0(mdash16[11]),
        .I1(Areg16[25]),
        .I2(m16[11]),
        .I3(Areg16[10]),
        .O(\Areg17[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[11]_i_3 
       (.I0(mdash16[10]),
        .I1(Areg16[25]),
        .I2(m16[10]),
        .I3(Areg16[9]),
        .O(\Areg17[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[11]_i_4 
       (.I0(mdash16[9]),
        .I1(Areg16[25]),
        .I2(m16[9]),
        .I3(Areg16[8]),
        .O(\Areg17[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[11]_i_5 
       (.I0(mdash16[8]),
        .I1(Areg16[25]),
        .I2(m16[8]),
        .I3(Areg16[7]),
        .O(\Areg17[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[15]_i_2 
       (.I0(mdash16[15]),
        .I1(Areg16[25]),
        .I2(m16[15]),
        .I3(Areg16[14]),
        .O(\Areg17[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[15]_i_3 
       (.I0(mdash16[14]),
        .I1(Areg16[25]),
        .I2(m16[14]),
        .I3(Areg16[13]),
        .O(\Areg17[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[15]_i_4 
       (.I0(mdash16[13]),
        .I1(Areg16[25]),
        .I2(m16[13]),
        .I3(Areg16[12]),
        .O(\Areg17[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[15]_i_5 
       (.I0(mdash16[12]),
        .I1(Areg16[25]),
        .I2(m16[12]),
        .I3(Areg16[11]),
        .O(\Areg17[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[19]_i_2 
       (.I0(mdash16[19]),
        .I1(Areg16[25]),
        .I2(m16[19]),
        .I3(Areg16[18]),
        .O(\Areg17[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[19]_i_3 
       (.I0(mdash16[18]),
        .I1(Areg16[25]),
        .I2(m16[18]),
        .I3(Areg16[17]),
        .O(\Areg17[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[19]_i_4 
       (.I0(mdash16[17]),
        .I1(Areg16[25]),
        .I2(m16[17]),
        .I3(Areg16[16]),
        .O(\Areg17[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[19]_i_5 
       (.I0(mdash16[16]),
        .I1(Areg16[25]),
        .I2(m16[16]),
        .I3(Areg16[15]),
        .O(\Areg17[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg17[23]_i_2 
       (.I0(mdash16[23]),
        .I1(Areg16[25]),
        .I2(Areg16[22]),
        .O(\Areg17[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[23]_i_3 
       (.I0(mdash16[22]),
        .I1(Areg16[25]),
        .I2(m16[22]),
        .I3(Areg16[21]),
        .O(\Areg17[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[23]_i_4 
       (.I0(mdash16[21]),
        .I1(Areg16[25]),
        .I2(m16[21]),
        .I3(Areg16[20]),
        .O(\Areg17[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[23]_i_5 
       (.I0(mdash16[20]),
        .I1(Areg16[25]),
        .I2(m16[20]),
        .I3(Areg16[19]),
        .O(\Areg17[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg17[25]_i_2 
       (.I0(Areg16[25]),
        .I1(Areg16[24]),
        .O(\Areg17[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg17[25]_i_3 
       (.I0(Areg16[25]),
        .I1(Areg16[23]),
        .O(\Areg17[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[3]_i_2 
       (.I0(mdash16[3]),
        .I1(Areg16[25]),
        .I2(m16[3]),
        .I3(Areg16[2]),
        .O(\Areg17[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[3]_i_3 
       (.I0(mdash16[2]),
        .I1(Areg16[25]),
        .I2(m16[2]),
        .I3(Areg16[1]),
        .O(\Areg17[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[3]_i_4 
       (.I0(mdash16[1]),
        .I1(Areg16[25]),
        .I2(m16[1]),
        .I3(Areg16[0]),
        .O(\Areg17[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[3]_i_5 
       (.I0(mdash16[0]),
        .I1(Areg16[25]),
        .I2(m16[0]),
        .I3(qreg16),
        .O(\Areg17[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[7]_i_2 
       (.I0(mdash16[7]),
        .I1(Areg16[25]),
        .I2(m16[7]),
        .I3(Areg16[6]),
        .O(\Areg17[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[7]_i_3 
       (.I0(mdash16[6]),
        .I1(Areg16[25]),
        .I2(m16[6]),
        .I3(Areg16[5]),
        .O(\Areg17[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[7]_i_4 
       (.I0(mdash16[5]),
        .I1(Areg16[25]),
        .I2(m16[5]),
        .I3(Areg16[4]),
        .O(\Areg17[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg17[7]_i_5 
       (.I0(mdash16[4]),
        .I1(Areg16[25]),
        .I2(m16[4]),
        .I3(Areg16[3]),
        .O(\Areg17[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[0]),
        .Q(Areg17[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[10]),
        .Q(Areg17[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[11]),
        .Q(Areg17[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg17_reg[11]_i_1 
       (.CI(\Areg17_reg[7]_i_1_n_0 ),
        .CO({\Areg17_reg[11]_i_1_n_0 ,\NLW_Areg17_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg16[10:7]),
        .O(c16__0[11:8]),
        .S({\Areg17[11]_i_2_n_0 ,\Areg17[11]_i_3_n_0 ,\Areg17[11]_i_4_n_0 ,\Areg17[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[12]),
        .Q(Areg17[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[13]),
        .Q(Areg17[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[14]),
        .Q(Areg17[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[15]),
        .Q(Areg17[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg17_reg[15]_i_1 
       (.CI(\Areg17_reg[11]_i_1_n_0 ),
        .CO({\Areg17_reg[15]_i_1_n_0 ,\NLW_Areg17_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg16[14:11]),
        .O(c16__0[15:12]),
        .S({\Areg17[15]_i_2_n_0 ,\Areg17[15]_i_3_n_0 ,\Areg17[15]_i_4_n_0 ,\Areg17[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[16]),
        .Q(Areg17[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[17]),
        .Q(Areg17[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[18]),
        .Q(Areg17[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[19]),
        .Q(Areg17[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg17_reg[19]_i_1 
       (.CI(\Areg17_reg[15]_i_1_n_0 ),
        .CO({\Areg17_reg[19]_i_1_n_0 ,\NLW_Areg17_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg16[18:15]),
        .O(c16__0[19:16]),
        .S({\Areg17[19]_i_2_n_0 ,\Areg17[19]_i_3_n_0 ,\Areg17[19]_i_4_n_0 ,\Areg17[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[1]),
        .Q(Areg17[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[20]),
        .Q(Areg17[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[21]),
        .Q(Areg17[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[22]),
        .Q(Areg17[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[23]),
        .Q(Areg17[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg17_reg[23]_i_1 
       (.CI(\Areg17_reg[19]_i_1_n_0 ),
        .CO({\Areg17_reg[23]_i_1_n_0 ,\NLW_Areg17_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg16[22:19]),
        .O(c16__0[23:20]),
        .S({\Areg17[23]_i_2_n_0 ,\Areg17[23]_i_3_n_0 ,\Areg17[23]_i_4_n_0 ,\Areg17[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[24]),
        .Q(Areg17[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c16),
        .Q(Areg17[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg17_reg[25]_i_1 
       (.CI(\Areg17_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg17_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg16[23]}),
        .O({\NLW_Areg17_reg[25]_i_1_O_UNCONNECTED [3:2],c16,c16__0[24]}),
        .S({1'b0,1'b0,\Areg17[25]_i_2_n_0 ,\Areg17[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[2]),
        .Q(Areg17[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[3]),
        .Q(Areg17[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg17_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg17_reg[3]_i_1_n_0 ,\NLW_Areg17_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg16[2:0],qreg16}),
        .O(c16__0[3:0]),
        .S({\Areg17[3]_i_2_n_0 ,\Areg17[3]_i_3_n_0 ,\Areg17[3]_i_4_n_0 ,\Areg17[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[4]),
        .Q(Areg17[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[5]),
        .Q(Areg17[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[6]),
        .Q(Areg17[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[7]),
        .Q(Areg17[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg17_reg[7]_i_1 
       (.CI(\Areg17_reg[3]_i_1_n_0 ),
        .CO({\Areg17_reg[7]_i_1_n_0 ,\NLW_Areg17_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg16[6:3]),
        .O(c16__0[7:4]),
        .S({\Areg17[7]_i_2_n_0 ,\Areg17[7]_i_3_n_0 ,\Areg17[7]_i_4_n_0 ,\Areg17[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[8]),
        .Q(Areg17[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg17_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c16__0[9]),
        .Q(Areg17[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[11]_i_2 
       (.I0(mdash17[11]),
        .I1(Areg17[25]),
        .I2(m17[11]),
        .I3(Areg17[10]),
        .O(\Areg18[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[11]_i_3 
       (.I0(mdash17[10]),
        .I1(Areg17[25]),
        .I2(m17[10]),
        .I3(Areg17[9]),
        .O(\Areg18[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[11]_i_4 
       (.I0(mdash17[9]),
        .I1(Areg17[25]),
        .I2(m17[9]),
        .I3(Areg17[8]),
        .O(\Areg18[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[11]_i_5 
       (.I0(mdash17[8]),
        .I1(Areg17[25]),
        .I2(m17[8]),
        .I3(Areg17[7]),
        .O(\Areg18[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[15]_i_2 
       (.I0(mdash17[15]),
        .I1(Areg17[25]),
        .I2(m17[15]),
        .I3(Areg17[14]),
        .O(\Areg18[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[15]_i_3 
       (.I0(mdash17[14]),
        .I1(Areg17[25]),
        .I2(m17[14]),
        .I3(Areg17[13]),
        .O(\Areg18[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[15]_i_4 
       (.I0(mdash17[13]),
        .I1(Areg17[25]),
        .I2(m17[13]),
        .I3(Areg17[12]),
        .O(\Areg18[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[15]_i_5 
       (.I0(mdash17[12]),
        .I1(Areg17[25]),
        .I2(m17[12]),
        .I3(Areg17[11]),
        .O(\Areg18[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[19]_i_2 
       (.I0(mdash17[19]),
        .I1(Areg17[25]),
        .I2(m17[19]),
        .I3(Areg17[18]),
        .O(\Areg18[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[19]_i_3 
       (.I0(mdash17[18]),
        .I1(Areg17[25]),
        .I2(m17[18]),
        .I3(Areg17[17]),
        .O(\Areg18[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[19]_i_4 
       (.I0(mdash17[17]),
        .I1(Areg17[25]),
        .I2(m17[17]),
        .I3(Areg17[16]),
        .O(\Areg18[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[19]_i_5 
       (.I0(mdash17[16]),
        .I1(Areg17[25]),
        .I2(m17[16]),
        .I3(Areg17[15]),
        .O(\Areg18[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg18[23]_i_2 
       (.I0(mdash17[23]),
        .I1(Areg17[25]),
        .I2(Areg17[22]),
        .O(\Areg18[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[23]_i_3 
       (.I0(mdash17[22]),
        .I1(Areg17[25]),
        .I2(m17[22]),
        .I3(Areg17[21]),
        .O(\Areg18[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[23]_i_4 
       (.I0(mdash17[21]),
        .I1(Areg17[25]),
        .I2(m17[21]),
        .I3(Areg17[20]),
        .O(\Areg18[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[23]_i_5 
       (.I0(mdash17[20]),
        .I1(Areg17[25]),
        .I2(m17[20]),
        .I3(Areg17[19]),
        .O(\Areg18[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg18[25]_i_2 
       (.I0(Areg17[25]),
        .I1(Areg17[24]),
        .O(\Areg18[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg18[25]_i_3 
       (.I0(Areg17[25]),
        .I1(Areg17[23]),
        .O(\Areg18[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[3]_i_2 
       (.I0(mdash17[3]),
        .I1(Areg17[25]),
        .I2(m17[3]),
        .I3(Areg17[2]),
        .O(\Areg18[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[3]_i_3 
       (.I0(mdash17[2]),
        .I1(Areg17[25]),
        .I2(m17[2]),
        .I3(Areg17[1]),
        .O(\Areg18[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[3]_i_4 
       (.I0(mdash17[1]),
        .I1(Areg17[25]),
        .I2(m17[1]),
        .I3(Areg17[0]),
        .O(\Areg18[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[3]_i_5 
       (.I0(mdash17[0]),
        .I1(Areg17[25]),
        .I2(m17[0]),
        .I3(qreg17),
        .O(\Areg18[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[7]_i_2 
       (.I0(mdash17[7]),
        .I1(Areg17[25]),
        .I2(m17[7]),
        .I3(Areg17[6]),
        .O(\Areg18[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[7]_i_3 
       (.I0(mdash17[6]),
        .I1(Areg17[25]),
        .I2(m17[6]),
        .I3(Areg17[5]),
        .O(\Areg18[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[7]_i_4 
       (.I0(mdash17[5]),
        .I1(Areg17[25]),
        .I2(m17[5]),
        .I3(Areg17[4]),
        .O(\Areg18[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg18[7]_i_5 
       (.I0(mdash17[4]),
        .I1(Areg17[25]),
        .I2(m17[4]),
        .I3(Areg17[3]),
        .O(\Areg18[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[0]),
        .Q(Areg18[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[10]),
        .Q(Areg18[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[11]),
        .Q(Areg18[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg18_reg[11]_i_1 
       (.CI(\Areg18_reg[7]_i_1_n_0 ),
        .CO({\Areg18_reg[11]_i_1_n_0 ,\NLW_Areg18_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg17[10:7]),
        .O(c17__0[11:8]),
        .S({\Areg18[11]_i_2_n_0 ,\Areg18[11]_i_3_n_0 ,\Areg18[11]_i_4_n_0 ,\Areg18[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[12]),
        .Q(Areg18[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[13]),
        .Q(Areg18[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[14]),
        .Q(Areg18[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[15]),
        .Q(Areg18[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg18_reg[15]_i_1 
       (.CI(\Areg18_reg[11]_i_1_n_0 ),
        .CO({\Areg18_reg[15]_i_1_n_0 ,\NLW_Areg18_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg17[14:11]),
        .O(c17__0[15:12]),
        .S({\Areg18[15]_i_2_n_0 ,\Areg18[15]_i_3_n_0 ,\Areg18[15]_i_4_n_0 ,\Areg18[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[16]),
        .Q(Areg18[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[17]),
        .Q(Areg18[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[18]),
        .Q(Areg18[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[19]),
        .Q(Areg18[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg18_reg[19]_i_1 
       (.CI(\Areg18_reg[15]_i_1_n_0 ),
        .CO({\Areg18_reg[19]_i_1_n_0 ,\NLW_Areg18_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg17[18:15]),
        .O(c17__0[19:16]),
        .S({\Areg18[19]_i_2_n_0 ,\Areg18[19]_i_3_n_0 ,\Areg18[19]_i_4_n_0 ,\Areg18[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[1]),
        .Q(Areg18[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[20]),
        .Q(Areg18[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[21]),
        .Q(Areg18[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[22]),
        .Q(Areg18[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[23]),
        .Q(Areg18[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg18_reg[23]_i_1 
       (.CI(\Areg18_reg[19]_i_1_n_0 ),
        .CO({\Areg18_reg[23]_i_1_n_0 ,\NLW_Areg18_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg17[22:19]),
        .O(c17__0[23:20]),
        .S({\Areg18[23]_i_2_n_0 ,\Areg18[23]_i_3_n_0 ,\Areg18[23]_i_4_n_0 ,\Areg18[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[24]),
        .Q(Areg18[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c17),
        .Q(Areg18[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg18_reg[25]_i_1 
       (.CI(\Areg18_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg18_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg17[23]}),
        .O({\NLW_Areg18_reg[25]_i_1_O_UNCONNECTED [3:2],c17,c17__0[24]}),
        .S({1'b0,1'b0,\Areg18[25]_i_2_n_0 ,\Areg18[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[2]),
        .Q(Areg18[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[3]),
        .Q(Areg18[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg18_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg18_reg[3]_i_1_n_0 ,\NLW_Areg18_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg17[2:0],qreg17}),
        .O(c17__0[3:0]),
        .S({\Areg18[3]_i_2_n_0 ,\Areg18[3]_i_3_n_0 ,\Areg18[3]_i_4_n_0 ,\Areg18[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[4]),
        .Q(Areg18[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[5]),
        .Q(Areg18[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[6]),
        .Q(Areg18[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[7]),
        .Q(Areg18[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg18_reg[7]_i_1 
       (.CI(\Areg18_reg[3]_i_1_n_0 ),
        .CO({\Areg18_reg[7]_i_1_n_0 ,\NLW_Areg18_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg17[6:3]),
        .O(c17__0[7:4]),
        .S({\Areg18[7]_i_2_n_0 ,\Areg18[7]_i_3_n_0 ,\Areg18[7]_i_4_n_0 ,\Areg18[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[8]),
        .Q(Areg18[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg18_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c17__0[9]),
        .Q(Areg18[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[11]_i_2 
       (.I0(mdash18[11]),
        .I1(Areg18[25]),
        .I2(m18[11]),
        .I3(Areg18[10]),
        .O(\Areg19[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[11]_i_3 
       (.I0(mdash18[10]),
        .I1(Areg18[25]),
        .I2(m18[10]),
        .I3(Areg18[9]),
        .O(\Areg19[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[11]_i_4 
       (.I0(mdash18[9]),
        .I1(Areg18[25]),
        .I2(m18[9]),
        .I3(Areg18[8]),
        .O(\Areg19[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[11]_i_5 
       (.I0(mdash18[8]),
        .I1(Areg18[25]),
        .I2(m18[8]),
        .I3(Areg18[7]),
        .O(\Areg19[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[15]_i_2 
       (.I0(mdash18[15]),
        .I1(Areg18[25]),
        .I2(m18[15]),
        .I3(Areg18[14]),
        .O(\Areg19[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[15]_i_3 
       (.I0(mdash18[14]),
        .I1(Areg18[25]),
        .I2(m18[14]),
        .I3(Areg18[13]),
        .O(\Areg19[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[15]_i_4 
       (.I0(mdash18[13]),
        .I1(Areg18[25]),
        .I2(m18[13]),
        .I3(Areg18[12]),
        .O(\Areg19[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[15]_i_5 
       (.I0(mdash18[12]),
        .I1(Areg18[25]),
        .I2(m18[12]),
        .I3(Areg18[11]),
        .O(\Areg19[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[19]_i_2 
       (.I0(mdash18[19]),
        .I1(Areg18[25]),
        .I2(m18[19]),
        .I3(Areg18[18]),
        .O(\Areg19[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[19]_i_3 
       (.I0(mdash18[18]),
        .I1(Areg18[25]),
        .I2(m18[18]),
        .I3(Areg18[17]),
        .O(\Areg19[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[19]_i_4 
       (.I0(mdash18[17]),
        .I1(Areg18[25]),
        .I2(m18[17]),
        .I3(Areg18[16]),
        .O(\Areg19[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[19]_i_5 
       (.I0(mdash18[16]),
        .I1(Areg18[25]),
        .I2(m18[16]),
        .I3(Areg18[15]),
        .O(\Areg19[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg19[23]_i_2 
       (.I0(mdash18[23]),
        .I1(Areg18[25]),
        .I2(Areg18[22]),
        .O(\Areg19[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[23]_i_3 
       (.I0(mdash18[22]),
        .I1(Areg18[25]),
        .I2(m18[22]),
        .I3(Areg18[21]),
        .O(\Areg19[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[23]_i_4 
       (.I0(mdash18[21]),
        .I1(Areg18[25]),
        .I2(m18[21]),
        .I3(Areg18[20]),
        .O(\Areg19[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[23]_i_5 
       (.I0(mdash18[20]),
        .I1(Areg18[25]),
        .I2(m18[20]),
        .I3(Areg18[19]),
        .O(\Areg19[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg19[25]_i_2 
       (.I0(Areg18[25]),
        .I1(Areg18[24]),
        .O(\Areg19[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg19[25]_i_3 
       (.I0(Areg18[25]),
        .I1(Areg18[23]),
        .O(\Areg19[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[3]_i_2 
       (.I0(mdash18[3]),
        .I1(Areg18[25]),
        .I2(m18[3]),
        .I3(Areg18[2]),
        .O(\Areg19[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[3]_i_3 
       (.I0(mdash18[2]),
        .I1(Areg18[25]),
        .I2(m18[2]),
        .I3(Areg18[1]),
        .O(\Areg19[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[3]_i_4 
       (.I0(mdash18[1]),
        .I1(Areg18[25]),
        .I2(m18[1]),
        .I3(Areg18[0]),
        .O(\Areg19[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[3]_i_5 
       (.I0(mdash18[0]),
        .I1(Areg18[25]),
        .I2(m18[0]),
        .I3(qreg18),
        .O(\Areg19[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[7]_i_2 
       (.I0(mdash18[7]),
        .I1(Areg18[25]),
        .I2(m18[7]),
        .I3(Areg18[6]),
        .O(\Areg19[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[7]_i_3 
       (.I0(mdash18[6]),
        .I1(Areg18[25]),
        .I2(m18[6]),
        .I3(Areg18[5]),
        .O(\Areg19[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[7]_i_4 
       (.I0(mdash18[5]),
        .I1(Areg18[25]),
        .I2(m18[5]),
        .I3(Areg18[4]),
        .O(\Areg19[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg19[7]_i_5 
       (.I0(mdash18[4]),
        .I1(Areg18[25]),
        .I2(m18[4]),
        .I3(Areg18[3]),
        .O(\Areg19[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[0]),
        .Q(Areg19[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[10]),
        .Q(Areg19[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[11]),
        .Q(Areg19[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg19_reg[11]_i_1 
       (.CI(\Areg19_reg[7]_i_1_n_0 ),
        .CO({\Areg19_reg[11]_i_1_n_0 ,\NLW_Areg19_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg18[10:7]),
        .O(c18__0[11:8]),
        .S({\Areg19[11]_i_2_n_0 ,\Areg19[11]_i_3_n_0 ,\Areg19[11]_i_4_n_0 ,\Areg19[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[12]),
        .Q(Areg19[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[13]),
        .Q(Areg19[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[14]),
        .Q(Areg19[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[15]),
        .Q(Areg19[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg19_reg[15]_i_1 
       (.CI(\Areg19_reg[11]_i_1_n_0 ),
        .CO({\Areg19_reg[15]_i_1_n_0 ,\NLW_Areg19_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg18[14:11]),
        .O(c18__0[15:12]),
        .S({\Areg19[15]_i_2_n_0 ,\Areg19[15]_i_3_n_0 ,\Areg19[15]_i_4_n_0 ,\Areg19[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[16]),
        .Q(Areg19[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[17]),
        .Q(Areg19[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[18]),
        .Q(Areg19[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[19]),
        .Q(Areg19[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg19_reg[19]_i_1 
       (.CI(\Areg19_reg[15]_i_1_n_0 ),
        .CO({\Areg19_reg[19]_i_1_n_0 ,\NLW_Areg19_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg18[18:15]),
        .O(c18__0[19:16]),
        .S({\Areg19[19]_i_2_n_0 ,\Areg19[19]_i_3_n_0 ,\Areg19[19]_i_4_n_0 ,\Areg19[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[1]),
        .Q(Areg19[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[20]),
        .Q(Areg19[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[21]),
        .Q(Areg19[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[22]),
        .Q(Areg19[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[23]),
        .Q(Areg19[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg19_reg[23]_i_1 
       (.CI(\Areg19_reg[19]_i_1_n_0 ),
        .CO({\Areg19_reg[23]_i_1_n_0 ,\NLW_Areg19_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg18[22:19]),
        .O(c18__0[23:20]),
        .S({\Areg19[23]_i_2_n_0 ,\Areg19[23]_i_3_n_0 ,\Areg19[23]_i_4_n_0 ,\Areg19[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[24]),
        .Q(Areg19[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c18),
        .Q(Areg19[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg19_reg[25]_i_1 
       (.CI(\Areg19_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg19_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg18[23]}),
        .O({\NLW_Areg19_reg[25]_i_1_O_UNCONNECTED [3:2],c18,c18__0[24]}),
        .S({1'b0,1'b0,\Areg19[25]_i_2_n_0 ,\Areg19[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[2]),
        .Q(Areg19[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[3]),
        .Q(Areg19[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg19_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg19_reg[3]_i_1_n_0 ,\NLW_Areg19_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg18[2:0],qreg18}),
        .O(c18__0[3:0]),
        .S({\Areg19[3]_i_2_n_0 ,\Areg19[3]_i_3_n_0 ,\Areg19[3]_i_4_n_0 ,\Areg19[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[4]),
        .Q(Areg19[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[5]),
        .Q(Areg19[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[6]),
        .Q(Areg19[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[7]),
        .Q(Areg19[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg19_reg[7]_i_1 
       (.CI(\Areg19_reg[3]_i_1_n_0 ),
        .CO({\Areg19_reg[7]_i_1_n_0 ,\NLW_Areg19_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg18[6:3]),
        .O(c18__0[7:4]),
        .S({\Areg19[7]_i_2_n_0 ,\Areg19[7]_i_3_n_0 ,\Areg19[7]_i_4_n_0 ,\Areg19[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[8]),
        .Q(Areg19[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg19_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c18__0[9]),
        .Q(Areg19[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \Areg1[3]_i_2 
       (.I0(mdash[0]),
        .I1(qreg__0),
        .O(\Areg1[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[0]),
        .Q(Areg1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[10]),
        .Q(Areg1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[11]),
        .Q(Areg1[11]),
        .R(1'b0));
  CARRY4 \Areg1_reg[11]_i_1 
       (.CI(\Areg1_reg[7]_i_1_n_0 ),
        .CO({\Areg1_reg[11]_i_1_n_0 ,\NLW_Areg1_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(mdash[11:8]),
        .O(c__0[11:8]),
        .S(mdash[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[12]),
        .Q(Areg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[13]),
        .Q(Areg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[14]),
        .Q(Areg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[15]),
        .Q(Areg1[15]),
        .R(1'b0));
  CARRY4 \Areg1_reg[15]_i_1 
       (.CI(\Areg1_reg[11]_i_1_n_0 ),
        .CO({\Areg1_reg[15]_i_1_n_0 ,\NLW_Areg1_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(mdash[15:12]),
        .O(c__0[15:12]),
        .S(mdash[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[16]),
        .Q(Areg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[17]),
        .Q(Areg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[18]),
        .Q(Areg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[19]),
        .Q(Areg1[19]),
        .R(1'b0));
  CARRY4 \Areg1_reg[19]_i_1 
       (.CI(\Areg1_reg[15]_i_1_n_0 ),
        .CO({\Areg1_reg[19]_i_1_n_0 ,\NLW_Areg1_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(mdash[19:16]),
        .O(c__0[19:16]),
        .S(mdash[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[1]),
        .Q(Areg1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[20]),
        .Q(Areg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[21]),
        .Q(Areg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[22]),
        .Q(Areg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[23]),
        .Q(Areg1[23]),
        .R(1'b0));
  CARRY4 \Areg1_reg[23]_i_1 
       (.CI(\Areg1_reg[19]_i_1_n_0 ),
        .CO({p_2_out,\NLW_Areg1_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(mdash[23:20]),
        .O(c__0[23:20]),
        .S(mdash[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c),
        .Q(Areg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c),
        .Q(Areg1[25]),
        .R(1'b0));
  CARRY4 \Areg1_reg[25]_i_1 
       (.CI(p_2_out),
        .CO(\NLW_Areg1_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Areg1_reg[25]_i_1_O_UNCONNECTED [3:1],c}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[2]),
        .Q(Areg1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[3]),
        .Q(Areg1[3]),
        .R(1'b0));
  CARRY4 \Areg1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg1_reg[3]_i_1_n_0 ,\NLW_Areg1_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(mdash[3:0]),
        .O(c__0[3:0]),
        .S({mdash[3:1],\Areg1[3]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[4]),
        .Q(Areg1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[5]),
        .Q(Areg1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[6]),
        .Q(Areg1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[7]),
        .Q(Areg1[7]),
        .R(1'b0));
  CARRY4 \Areg1_reg[7]_i_1 
       (.CI(\Areg1_reg[3]_i_1_n_0 ),
        .CO({\Areg1_reg[7]_i_1_n_0 ,\NLW_Areg1_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(mdash[7:4]),
        .O(c__0[7:4]),
        .S(mdash[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[8]),
        .Q(Areg1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c__0[9]),
        .Q(Areg1[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[11]_i_2 
       (.I0(mdash19[11]),
        .I1(Areg19[25]),
        .I2(m19[11]),
        .I3(Areg19[10]),
        .O(\Areg20[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[11]_i_3 
       (.I0(mdash19[10]),
        .I1(Areg19[25]),
        .I2(m19[10]),
        .I3(Areg19[9]),
        .O(\Areg20[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[11]_i_4 
       (.I0(mdash19[9]),
        .I1(Areg19[25]),
        .I2(m19[9]),
        .I3(Areg19[8]),
        .O(\Areg20[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[11]_i_5 
       (.I0(mdash19[8]),
        .I1(Areg19[25]),
        .I2(m19[8]),
        .I3(Areg19[7]),
        .O(\Areg20[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[15]_i_2 
       (.I0(mdash19[15]),
        .I1(Areg19[25]),
        .I2(m19[15]),
        .I3(Areg19[14]),
        .O(\Areg20[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[15]_i_3 
       (.I0(mdash19[14]),
        .I1(Areg19[25]),
        .I2(m19[14]),
        .I3(Areg19[13]),
        .O(\Areg20[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[15]_i_4 
       (.I0(mdash19[13]),
        .I1(Areg19[25]),
        .I2(m19[13]),
        .I3(Areg19[12]),
        .O(\Areg20[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[15]_i_5 
       (.I0(mdash19[12]),
        .I1(Areg19[25]),
        .I2(m19[12]),
        .I3(Areg19[11]),
        .O(\Areg20[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[19]_i_2 
       (.I0(mdash19[19]),
        .I1(Areg19[25]),
        .I2(m19[19]),
        .I3(Areg19[18]),
        .O(\Areg20[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[19]_i_3 
       (.I0(mdash19[18]),
        .I1(Areg19[25]),
        .I2(m19[18]),
        .I3(Areg19[17]),
        .O(\Areg20[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[19]_i_4 
       (.I0(mdash19[17]),
        .I1(Areg19[25]),
        .I2(m19[17]),
        .I3(Areg19[16]),
        .O(\Areg20[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[19]_i_5 
       (.I0(mdash19[16]),
        .I1(Areg19[25]),
        .I2(m19[16]),
        .I3(Areg19[15]),
        .O(\Areg20[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg20[23]_i_2 
       (.I0(mdash19[23]),
        .I1(Areg19[25]),
        .I2(Areg19[22]),
        .O(\Areg20[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[23]_i_3 
       (.I0(mdash19[22]),
        .I1(Areg19[25]),
        .I2(m19[22]),
        .I3(Areg19[21]),
        .O(\Areg20[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[23]_i_4 
       (.I0(mdash19[21]),
        .I1(Areg19[25]),
        .I2(m19[21]),
        .I3(Areg19[20]),
        .O(\Areg20[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[23]_i_5 
       (.I0(mdash19[20]),
        .I1(Areg19[25]),
        .I2(m19[20]),
        .I3(Areg19[19]),
        .O(\Areg20[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg20[25]_i_2 
       (.I0(Areg19[25]),
        .I1(Areg19[24]),
        .O(\Areg20[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg20[25]_i_3 
       (.I0(Areg19[25]),
        .I1(Areg19[23]),
        .O(\Areg20[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[3]_i_2 
       (.I0(mdash19[3]),
        .I1(Areg19[25]),
        .I2(m19[3]),
        .I3(Areg19[2]),
        .O(\Areg20[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[3]_i_3 
       (.I0(mdash19[2]),
        .I1(Areg19[25]),
        .I2(m19[2]),
        .I3(Areg19[1]),
        .O(\Areg20[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[3]_i_4 
       (.I0(mdash19[1]),
        .I1(Areg19[25]),
        .I2(m19[1]),
        .I3(Areg19[0]),
        .O(\Areg20[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[3]_i_5 
       (.I0(mdash19[0]),
        .I1(Areg19[25]),
        .I2(m19[0]),
        .I3(qreg19),
        .O(\Areg20[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[7]_i_2 
       (.I0(mdash19[7]),
        .I1(Areg19[25]),
        .I2(m19[7]),
        .I3(Areg19[6]),
        .O(\Areg20[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[7]_i_3 
       (.I0(mdash19[6]),
        .I1(Areg19[25]),
        .I2(m19[6]),
        .I3(Areg19[5]),
        .O(\Areg20[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[7]_i_4 
       (.I0(mdash19[5]),
        .I1(Areg19[25]),
        .I2(m19[5]),
        .I3(Areg19[4]),
        .O(\Areg20[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg20[7]_i_5 
       (.I0(mdash19[4]),
        .I1(Areg19[25]),
        .I2(m19[4]),
        .I3(Areg19[3]),
        .O(\Areg20[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[0]),
        .Q(Areg20[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[10]),
        .Q(Areg20[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[11]),
        .Q(Areg20[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg20_reg[11]_i_1 
       (.CI(\Areg20_reg[7]_i_1_n_0 ),
        .CO({\Areg20_reg[11]_i_1_n_0 ,\NLW_Areg20_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg19[10:7]),
        .O(c19__0[11:8]),
        .S({\Areg20[11]_i_2_n_0 ,\Areg20[11]_i_3_n_0 ,\Areg20[11]_i_4_n_0 ,\Areg20[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[12]),
        .Q(Areg20[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[13]),
        .Q(Areg20[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[14]),
        .Q(Areg20[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[15]),
        .Q(Areg20[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg20_reg[15]_i_1 
       (.CI(\Areg20_reg[11]_i_1_n_0 ),
        .CO({\Areg20_reg[15]_i_1_n_0 ,\NLW_Areg20_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg19[14:11]),
        .O(c19__0[15:12]),
        .S({\Areg20[15]_i_2_n_0 ,\Areg20[15]_i_3_n_0 ,\Areg20[15]_i_4_n_0 ,\Areg20[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[16]),
        .Q(Areg20[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[17]),
        .Q(Areg20[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[18]),
        .Q(Areg20[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[19]),
        .Q(Areg20[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg20_reg[19]_i_1 
       (.CI(\Areg20_reg[15]_i_1_n_0 ),
        .CO({\Areg20_reg[19]_i_1_n_0 ,\NLW_Areg20_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg19[18:15]),
        .O(c19__0[19:16]),
        .S({\Areg20[19]_i_2_n_0 ,\Areg20[19]_i_3_n_0 ,\Areg20[19]_i_4_n_0 ,\Areg20[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[1]),
        .Q(Areg20[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[20]),
        .Q(Areg20[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[21]),
        .Q(Areg20[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[22]),
        .Q(Areg20[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[23]),
        .Q(Areg20[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg20_reg[23]_i_1 
       (.CI(\Areg20_reg[19]_i_1_n_0 ),
        .CO({\Areg20_reg[23]_i_1_n_0 ,\NLW_Areg20_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg19[22:19]),
        .O(c19__0[23:20]),
        .S({\Areg20[23]_i_2_n_0 ,\Areg20[23]_i_3_n_0 ,\Areg20[23]_i_4_n_0 ,\Areg20[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[24]),
        .Q(Areg20[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c19),
        .Q(Areg20[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg20_reg[25]_i_1 
       (.CI(\Areg20_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg20_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg19[23]}),
        .O({\NLW_Areg20_reg[25]_i_1_O_UNCONNECTED [3:2],c19,c19__0[24]}),
        .S({1'b0,1'b0,\Areg20[25]_i_2_n_0 ,\Areg20[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[2]),
        .Q(Areg20[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[3]),
        .Q(Areg20[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg20_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg20_reg[3]_i_1_n_0 ,\NLW_Areg20_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg19[2:0],qreg19}),
        .O(c19__0[3:0]),
        .S({\Areg20[3]_i_2_n_0 ,\Areg20[3]_i_3_n_0 ,\Areg20[3]_i_4_n_0 ,\Areg20[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[4]),
        .Q(Areg20[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[5]),
        .Q(Areg20[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[6]),
        .Q(Areg20[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[7]),
        .Q(Areg20[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg20_reg[7]_i_1 
       (.CI(\Areg20_reg[3]_i_1_n_0 ),
        .CO({\Areg20_reg[7]_i_1_n_0 ,\NLW_Areg20_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg19[6:3]),
        .O(c19__0[7:4]),
        .S({\Areg20[7]_i_2_n_0 ,\Areg20[7]_i_3_n_0 ,\Areg20[7]_i_4_n_0 ,\Areg20[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[8]),
        .Q(Areg20[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg20_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c19__0[9]),
        .Q(Areg20[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[11]_i_2 
       (.I0(mdash20[11]),
        .I1(Areg20[25]),
        .I2(m20[11]),
        .I3(Areg20[10]),
        .O(\Areg21[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[11]_i_3 
       (.I0(mdash20[10]),
        .I1(Areg20[25]),
        .I2(m20[10]),
        .I3(Areg20[9]),
        .O(\Areg21[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[11]_i_4 
       (.I0(mdash20[9]),
        .I1(Areg20[25]),
        .I2(m20[9]),
        .I3(Areg20[8]),
        .O(\Areg21[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[11]_i_5 
       (.I0(mdash20[8]),
        .I1(Areg20[25]),
        .I2(m20[8]),
        .I3(Areg20[7]),
        .O(\Areg21[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[15]_i_2 
       (.I0(mdash20[15]),
        .I1(Areg20[25]),
        .I2(m20[15]),
        .I3(Areg20[14]),
        .O(\Areg21[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[15]_i_3 
       (.I0(mdash20[14]),
        .I1(Areg20[25]),
        .I2(m20[14]),
        .I3(Areg20[13]),
        .O(\Areg21[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[15]_i_4 
       (.I0(mdash20[13]),
        .I1(Areg20[25]),
        .I2(m20[13]),
        .I3(Areg20[12]),
        .O(\Areg21[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[15]_i_5 
       (.I0(mdash20[12]),
        .I1(Areg20[25]),
        .I2(m20[12]),
        .I3(Areg20[11]),
        .O(\Areg21[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[19]_i_2 
       (.I0(mdash20[19]),
        .I1(Areg20[25]),
        .I2(m20[19]),
        .I3(Areg20[18]),
        .O(\Areg21[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[19]_i_3 
       (.I0(mdash20[18]),
        .I1(Areg20[25]),
        .I2(m20[18]),
        .I3(Areg20[17]),
        .O(\Areg21[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[19]_i_4 
       (.I0(mdash20[17]),
        .I1(Areg20[25]),
        .I2(m20[17]),
        .I3(Areg20[16]),
        .O(\Areg21[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[19]_i_5 
       (.I0(mdash20[16]),
        .I1(Areg20[25]),
        .I2(m20[16]),
        .I3(Areg20[15]),
        .O(\Areg21[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg21[23]_i_2 
       (.I0(mdash20[23]),
        .I1(Areg20[25]),
        .I2(Areg20[22]),
        .O(\Areg21[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[23]_i_3 
       (.I0(mdash20[22]),
        .I1(Areg20[25]),
        .I2(m20[22]),
        .I3(Areg20[21]),
        .O(\Areg21[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[23]_i_4 
       (.I0(mdash20[21]),
        .I1(Areg20[25]),
        .I2(m20[21]),
        .I3(Areg20[20]),
        .O(\Areg21[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[23]_i_5 
       (.I0(mdash20[20]),
        .I1(Areg20[25]),
        .I2(m20[20]),
        .I3(Areg20[19]),
        .O(\Areg21[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg21[25]_i_2 
       (.I0(Areg20[25]),
        .I1(Areg20[24]),
        .O(\Areg21[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg21[25]_i_3 
       (.I0(Areg20[25]),
        .I1(Areg20[23]),
        .O(\Areg21[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[3]_i_2 
       (.I0(mdash20[3]),
        .I1(Areg20[25]),
        .I2(m20[3]),
        .I3(Areg20[2]),
        .O(\Areg21[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[3]_i_3 
       (.I0(mdash20[2]),
        .I1(Areg20[25]),
        .I2(m20[2]),
        .I3(Areg20[1]),
        .O(\Areg21[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[3]_i_4 
       (.I0(mdash20[1]),
        .I1(Areg20[25]),
        .I2(m20[1]),
        .I3(Areg20[0]),
        .O(\Areg21[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[3]_i_5 
       (.I0(mdash20[0]),
        .I1(Areg20[25]),
        .I2(m20[0]),
        .I3(qreg20),
        .O(\Areg21[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[7]_i_2 
       (.I0(mdash20[7]),
        .I1(Areg20[25]),
        .I2(m20[7]),
        .I3(Areg20[6]),
        .O(\Areg21[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[7]_i_3 
       (.I0(mdash20[6]),
        .I1(Areg20[25]),
        .I2(m20[6]),
        .I3(Areg20[5]),
        .O(\Areg21[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[7]_i_4 
       (.I0(mdash20[5]),
        .I1(Areg20[25]),
        .I2(m20[5]),
        .I3(Areg20[4]),
        .O(\Areg21[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg21[7]_i_5 
       (.I0(mdash20[4]),
        .I1(Areg20[25]),
        .I2(m20[4]),
        .I3(Areg20[3]),
        .O(\Areg21[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[0]),
        .Q(Areg21[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[10]),
        .Q(Areg21[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[11]),
        .Q(Areg21[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg21_reg[11]_i_1 
       (.CI(\Areg21_reg[7]_i_1_n_0 ),
        .CO({\Areg21_reg[11]_i_1_n_0 ,\NLW_Areg21_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg20[10:7]),
        .O(c20__0[11:8]),
        .S({\Areg21[11]_i_2_n_0 ,\Areg21[11]_i_3_n_0 ,\Areg21[11]_i_4_n_0 ,\Areg21[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[12]),
        .Q(Areg21[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[13]),
        .Q(Areg21[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[14]),
        .Q(Areg21[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[15]),
        .Q(Areg21[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg21_reg[15]_i_1 
       (.CI(\Areg21_reg[11]_i_1_n_0 ),
        .CO({\Areg21_reg[15]_i_1_n_0 ,\NLW_Areg21_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg20[14:11]),
        .O(c20__0[15:12]),
        .S({\Areg21[15]_i_2_n_0 ,\Areg21[15]_i_3_n_0 ,\Areg21[15]_i_4_n_0 ,\Areg21[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[16]),
        .Q(Areg21[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[17]),
        .Q(Areg21[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[18]),
        .Q(Areg21[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[19]),
        .Q(Areg21[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg21_reg[19]_i_1 
       (.CI(\Areg21_reg[15]_i_1_n_0 ),
        .CO({\Areg21_reg[19]_i_1_n_0 ,\NLW_Areg21_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg20[18:15]),
        .O(c20__0[19:16]),
        .S({\Areg21[19]_i_2_n_0 ,\Areg21[19]_i_3_n_0 ,\Areg21[19]_i_4_n_0 ,\Areg21[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[1]),
        .Q(Areg21[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[20]),
        .Q(Areg21[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[21]),
        .Q(Areg21[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[22]),
        .Q(Areg21[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[23]),
        .Q(Areg21[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg21_reg[23]_i_1 
       (.CI(\Areg21_reg[19]_i_1_n_0 ),
        .CO({\Areg21_reg[23]_i_1_n_0 ,\NLW_Areg21_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg20[22:19]),
        .O(c20__0[23:20]),
        .S({\Areg21[23]_i_2_n_0 ,\Areg21[23]_i_3_n_0 ,\Areg21[23]_i_4_n_0 ,\Areg21[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[24]),
        .Q(Areg21[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c20),
        .Q(Areg21[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg21_reg[25]_i_1 
       (.CI(\Areg21_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg21_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg20[23]}),
        .O({\NLW_Areg21_reg[25]_i_1_O_UNCONNECTED [3:2],c20,c20__0[24]}),
        .S({1'b0,1'b0,\Areg21[25]_i_2_n_0 ,\Areg21[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[2]),
        .Q(Areg21[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[3]),
        .Q(Areg21[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg21_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg21_reg[3]_i_1_n_0 ,\NLW_Areg21_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg20[2:0],qreg20}),
        .O(c20__0[3:0]),
        .S({\Areg21[3]_i_2_n_0 ,\Areg21[3]_i_3_n_0 ,\Areg21[3]_i_4_n_0 ,\Areg21[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[4]),
        .Q(Areg21[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[5]),
        .Q(Areg21[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[6]),
        .Q(Areg21[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[7]),
        .Q(Areg21[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg21_reg[7]_i_1 
       (.CI(\Areg21_reg[3]_i_1_n_0 ),
        .CO({\Areg21_reg[7]_i_1_n_0 ,\NLW_Areg21_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg20[6:3]),
        .O(c20__0[7:4]),
        .S({\Areg21[7]_i_2_n_0 ,\Areg21[7]_i_3_n_0 ,\Areg21[7]_i_4_n_0 ,\Areg21[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[8]),
        .Q(Areg21[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg21_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c20__0[9]),
        .Q(Areg21[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[11]_i_2 
       (.I0(mdash21[11]),
        .I1(Areg21[25]),
        .I2(m21[11]),
        .I3(Areg21[10]),
        .O(\Areg22[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[11]_i_3 
       (.I0(mdash21[10]),
        .I1(Areg21[25]),
        .I2(m21[10]),
        .I3(Areg21[9]),
        .O(\Areg22[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[11]_i_4 
       (.I0(mdash21[9]),
        .I1(Areg21[25]),
        .I2(m21[9]),
        .I3(Areg21[8]),
        .O(\Areg22[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[11]_i_5 
       (.I0(mdash21[8]),
        .I1(Areg21[25]),
        .I2(m21[8]),
        .I3(Areg21[7]),
        .O(\Areg22[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[15]_i_2 
       (.I0(mdash21[15]),
        .I1(Areg21[25]),
        .I2(m21[15]),
        .I3(Areg21[14]),
        .O(\Areg22[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[15]_i_3 
       (.I0(mdash21[14]),
        .I1(Areg21[25]),
        .I2(m21[14]),
        .I3(Areg21[13]),
        .O(\Areg22[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[15]_i_4 
       (.I0(mdash21[13]),
        .I1(Areg21[25]),
        .I2(m21[13]),
        .I3(Areg21[12]),
        .O(\Areg22[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[15]_i_5 
       (.I0(mdash21[12]),
        .I1(Areg21[25]),
        .I2(m21[12]),
        .I3(Areg21[11]),
        .O(\Areg22[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[19]_i_2 
       (.I0(mdash21[19]),
        .I1(Areg21[25]),
        .I2(m21[19]),
        .I3(Areg21[18]),
        .O(\Areg22[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[19]_i_3 
       (.I0(mdash21[18]),
        .I1(Areg21[25]),
        .I2(m21[18]),
        .I3(Areg21[17]),
        .O(\Areg22[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[19]_i_4 
       (.I0(mdash21[17]),
        .I1(Areg21[25]),
        .I2(m21[17]),
        .I3(Areg21[16]),
        .O(\Areg22[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[19]_i_5 
       (.I0(mdash21[16]),
        .I1(Areg21[25]),
        .I2(m21[16]),
        .I3(Areg21[15]),
        .O(\Areg22[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg22[23]_i_2 
       (.I0(mdash21[23]),
        .I1(Areg21[25]),
        .I2(Areg21[22]),
        .O(\Areg22[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[23]_i_3 
       (.I0(mdash21[22]),
        .I1(Areg21[25]),
        .I2(m21[22]),
        .I3(Areg21[21]),
        .O(\Areg22[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[23]_i_4 
       (.I0(mdash21[21]),
        .I1(Areg21[25]),
        .I2(m21[21]),
        .I3(Areg21[20]),
        .O(\Areg22[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[23]_i_5 
       (.I0(mdash21[20]),
        .I1(Areg21[25]),
        .I2(m21[20]),
        .I3(Areg21[19]),
        .O(\Areg22[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg22[25]_i_2 
       (.I0(Areg21[25]),
        .I1(Areg21[24]),
        .O(\Areg22[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg22[25]_i_3 
       (.I0(Areg21[25]),
        .I1(Areg21[23]),
        .O(\Areg22[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[3]_i_2 
       (.I0(mdash21[3]),
        .I1(Areg21[25]),
        .I2(m21[3]),
        .I3(Areg21[2]),
        .O(\Areg22[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[3]_i_3 
       (.I0(mdash21[2]),
        .I1(Areg21[25]),
        .I2(m21[2]),
        .I3(Areg21[1]),
        .O(\Areg22[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[3]_i_4 
       (.I0(mdash21[1]),
        .I1(Areg21[25]),
        .I2(m21[1]),
        .I3(Areg21[0]),
        .O(\Areg22[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[3]_i_5 
       (.I0(mdash21[0]),
        .I1(Areg21[25]),
        .I2(m21[0]),
        .I3(qreg21),
        .O(\Areg22[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[7]_i_2 
       (.I0(mdash21[7]),
        .I1(Areg21[25]),
        .I2(m21[7]),
        .I3(Areg21[6]),
        .O(\Areg22[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[7]_i_3 
       (.I0(mdash21[6]),
        .I1(Areg21[25]),
        .I2(m21[6]),
        .I3(Areg21[5]),
        .O(\Areg22[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[7]_i_4 
       (.I0(mdash21[5]),
        .I1(Areg21[25]),
        .I2(m21[5]),
        .I3(Areg21[4]),
        .O(\Areg22[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg22[7]_i_5 
       (.I0(mdash21[4]),
        .I1(Areg21[25]),
        .I2(m21[4]),
        .I3(Areg21[3]),
        .O(\Areg22[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[0]),
        .Q(Areg22[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[10]),
        .Q(Areg22[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[11]),
        .Q(Areg22[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg22_reg[11]_i_1 
       (.CI(\Areg22_reg[7]_i_1_n_0 ),
        .CO({\Areg22_reg[11]_i_1_n_0 ,\NLW_Areg22_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg21[10:7]),
        .O(c21__0[11:8]),
        .S({\Areg22[11]_i_2_n_0 ,\Areg22[11]_i_3_n_0 ,\Areg22[11]_i_4_n_0 ,\Areg22[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[12]),
        .Q(Areg22[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[13]),
        .Q(Areg22[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[14]),
        .Q(Areg22[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[15]),
        .Q(Areg22[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg22_reg[15]_i_1 
       (.CI(\Areg22_reg[11]_i_1_n_0 ),
        .CO({\Areg22_reg[15]_i_1_n_0 ,\NLW_Areg22_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg21[14:11]),
        .O(c21__0[15:12]),
        .S({\Areg22[15]_i_2_n_0 ,\Areg22[15]_i_3_n_0 ,\Areg22[15]_i_4_n_0 ,\Areg22[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[16]),
        .Q(Areg22[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[17]),
        .Q(Areg22[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[18]),
        .Q(Areg22[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[19]),
        .Q(Areg22[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg22_reg[19]_i_1 
       (.CI(\Areg22_reg[15]_i_1_n_0 ),
        .CO({\Areg22_reg[19]_i_1_n_0 ,\NLW_Areg22_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg21[18:15]),
        .O(c21__0[19:16]),
        .S({\Areg22[19]_i_2_n_0 ,\Areg22[19]_i_3_n_0 ,\Areg22[19]_i_4_n_0 ,\Areg22[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[1]),
        .Q(Areg22[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[20]),
        .Q(Areg22[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[21]),
        .Q(Areg22[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[22]),
        .Q(Areg22[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[23]),
        .Q(Areg22[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg22_reg[23]_i_1 
       (.CI(\Areg22_reg[19]_i_1_n_0 ),
        .CO({\Areg22_reg[23]_i_1_n_0 ,\NLW_Areg22_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg21[22:19]),
        .O(c21__0[23:20]),
        .S({\Areg22[23]_i_2_n_0 ,\Areg22[23]_i_3_n_0 ,\Areg22[23]_i_4_n_0 ,\Areg22[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[24]),
        .Q(Areg22[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c21),
        .Q(Areg22[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg22_reg[25]_i_1 
       (.CI(\Areg22_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg22_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg21[23]}),
        .O({\NLW_Areg22_reg[25]_i_1_O_UNCONNECTED [3:2],c21,c21__0[24]}),
        .S({1'b0,1'b0,\Areg22[25]_i_2_n_0 ,\Areg22[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[2]),
        .Q(Areg22[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[3]),
        .Q(Areg22[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg22_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg22_reg[3]_i_1_n_0 ,\NLW_Areg22_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg21[2:0],qreg21}),
        .O(c21__0[3:0]),
        .S({\Areg22[3]_i_2_n_0 ,\Areg22[3]_i_3_n_0 ,\Areg22[3]_i_4_n_0 ,\Areg22[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[4]),
        .Q(Areg22[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[5]),
        .Q(Areg22[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[6]),
        .Q(Areg22[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[7]),
        .Q(Areg22[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg22_reg[7]_i_1 
       (.CI(\Areg22_reg[3]_i_1_n_0 ),
        .CO({\Areg22_reg[7]_i_1_n_0 ,\NLW_Areg22_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg21[6:3]),
        .O(c21__0[7:4]),
        .S({\Areg22[7]_i_2_n_0 ,\Areg22[7]_i_3_n_0 ,\Areg22[7]_i_4_n_0 ,\Areg22[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[8]),
        .Q(Areg22[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg22_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c21__0[9]),
        .Q(Areg22[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[11]_i_2 
       (.I0(mdash22[11]),
        .I1(Areg22[25]),
        .I2(m22[11]),
        .I3(Areg22[10]),
        .O(\Areg23[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[11]_i_3 
       (.I0(mdash22[10]),
        .I1(Areg22[25]),
        .I2(m22[10]),
        .I3(Areg22[9]),
        .O(\Areg23[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[11]_i_4 
       (.I0(mdash22[9]),
        .I1(Areg22[25]),
        .I2(m22[9]),
        .I3(Areg22[8]),
        .O(\Areg23[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[11]_i_5 
       (.I0(mdash22[8]),
        .I1(Areg22[25]),
        .I2(m22[8]),
        .I3(Areg22[7]),
        .O(\Areg23[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[15]_i_2 
       (.I0(mdash22[15]),
        .I1(Areg22[25]),
        .I2(m22[15]),
        .I3(Areg22[14]),
        .O(\Areg23[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[15]_i_3 
       (.I0(mdash22[14]),
        .I1(Areg22[25]),
        .I2(m22[14]),
        .I3(Areg22[13]),
        .O(\Areg23[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[15]_i_4 
       (.I0(mdash22[13]),
        .I1(Areg22[25]),
        .I2(m22[13]),
        .I3(Areg22[12]),
        .O(\Areg23[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[15]_i_5 
       (.I0(mdash22[12]),
        .I1(Areg22[25]),
        .I2(m22[12]),
        .I3(Areg22[11]),
        .O(\Areg23[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[19]_i_2 
       (.I0(mdash22[19]),
        .I1(Areg22[25]),
        .I2(m22[19]),
        .I3(Areg22[18]),
        .O(\Areg23[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[19]_i_3 
       (.I0(mdash22[18]),
        .I1(Areg22[25]),
        .I2(m22[18]),
        .I3(Areg22[17]),
        .O(\Areg23[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[19]_i_4 
       (.I0(mdash22[17]),
        .I1(Areg22[25]),
        .I2(m22[17]),
        .I3(Areg22[16]),
        .O(\Areg23[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[19]_i_5 
       (.I0(mdash22[16]),
        .I1(Areg22[25]),
        .I2(m22[16]),
        .I3(Areg22[15]),
        .O(\Areg23[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg23[23]_i_2 
       (.I0(mdash22[23]),
        .I1(Areg22[25]),
        .I2(Areg22[22]),
        .O(\Areg23[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[23]_i_3 
       (.I0(mdash22[22]),
        .I1(Areg22[25]),
        .I2(m22[22]),
        .I3(Areg22[21]),
        .O(\Areg23[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[23]_i_4 
       (.I0(mdash22[21]),
        .I1(Areg22[25]),
        .I2(m22[21]),
        .I3(Areg22[20]),
        .O(\Areg23[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[23]_i_5 
       (.I0(mdash22[20]),
        .I1(Areg22[25]),
        .I2(m22[20]),
        .I3(Areg22[19]),
        .O(\Areg23[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg23[25]_i_2 
       (.I0(Areg22[25]),
        .I1(Areg22[24]),
        .O(\Areg23[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg23[25]_i_3 
       (.I0(Areg22[25]),
        .I1(Areg22[23]),
        .O(\Areg23[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[3]_i_2 
       (.I0(mdash22[3]),
        .I1(Areg22[25]),
        .I2(m22[3]),
        .I3(Areg22[2]),
        .O(\Areg23[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[3]_i_3 
       (.I0(mdash22[2]),
        .I1(Areg22[25]),
        .I2(m22[2]),
        .I3(Areg22[1]),
        .O(\Areg23[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[3]_i_4 
       (.I0(mdash22[1]),
        .I1(Areg22[25]),
        .I2(m22[1]),
        .I3(Areg22[0]),
        .O(\Areg23[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[3]_i_5 
       (.I0(mdash22[0]),
        .I1(Areg22[25]),
        .I2(m22[0]),
        .I3(qreg22),
        .O(\Areg23[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[7]_i_2 
       (.I0(mdash22[7]),
        .I1(Areg22[25]),
        .I2(m22[7]),
        .I3(Areg22[6]),
        .O(\Areg23[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[7]_i_3 
       (.I0(mdash22[6]),
        .I1(Areg22[25]),
        .I2(m22[6]),
        .I3(Areg22[5]),
        .O(\Areg23[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[7]_i_4 
       (.I0(mdash22[5]),
        .I1(Areg22[25]),
        .I2(m22[5]),
        .I3(Areg22[4]),
        .O(\Areg23[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg23[7]_i_5 
       (.I0(mdash22[4]),
        .I1(Areg22[25]),
        .I2(m22[4]),
        .I3(Areg22[3]),
        .O(\Areg23[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[0]),
        .Q(Areg23[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[10]),
        .Q(Areg23[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[11]),
        .Q(Areg23[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg23_reg[11]_i_1 
       (.CI(\Areg23_reg[7]_i_1_n_0 ),
        .CO({\Areg23_reg[11]_i_1_n_0 ,\NLW_Areg23_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg22[10:7]),
        .O(c22__0[11:8]),
        .S({\Areg23[11]_i_2_n_0 ,\Areg23[11]_i_3_n_0 ,\Areg23[11]_i_4_n_0 ,\Areg23[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[12]),
        .Q(Areg23[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[13]),
        .Q(Areg23[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[14]),
        .Q(Areg23[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[15]),
        .Q(Areg23[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg23_reg[15]_i_1 
       (.CI(\Areg23_reg[11]_i_1_n_0 ),
        .CO({\Areg23_reg[15]_i_1_n_0 ,\NLW_Areg23_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg22[14:11]),
        .O(c22__0[15:12]),
        .S({\Areg23[15]_i_2_n_0 ,\Areg23[15]_i_3_n_0 ,\Areg23[15]_i_4_n_0 ,\Areg23[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[16]),
        .Q(Areg23[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[17]),
        .Q(Areg23[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[18]),
        .Q(Areg23[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[19]),
        .Q(Areg23[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg23_reg[19]_i_1 
       (.CI(\Areg23_reg[15]_i_1_n_0 ),
        .CO({\Areg23_reg[19]_i_1_n_0 ,\NLW_Areg23_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg22[18:15]),
        .O(c22__0[19:16]),
        .S({\Areg23[19]_i_2_n_0 ,\Areg23[19]_i_3_n_0 ,\Areg23[19]_i_4_n_0 ,\Areg23[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[1]),
        .Q(Areg23[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[20]),
        .Q(Areg23[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[21]),
        .Q(Areg23[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[22]),
        .Q(Areg23[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[23]),
        .Q(Areg23[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg23_reg[23]_i_1 
       (.CI(\Areg23_reg[19]_i_1_n_0 ),
        .CO({\Areg23_reg[23]_i_1_n_0 ,\NLW_Areg23_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg22[22:19]),
        .O(c22__0[23:20]),
        .S({\Areg23[23]_i_2_n_0 ,\Areg23[23]_i_3_n_0 ,\Areg23[23]_i_4_n_0 ,\Areg23[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[24]),
        .Q(Areg23[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c22),
        .Q(Areg23[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg23_reg[25]_i_1 
       (.CI(\Areg23_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg23_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg22[23]}),
        .O({\NLW_Areg23_reg[25]_i_1_O_UNCONNECTED [3:2],c22,c22__0[24]}),
        .S({1'b0,1'b0,\Areg23[25]_i_2_n_0 ,\Areg23[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[2]),
        .Q(Areg23[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[3]),
        .Q(Areg23[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg23_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg23_reg[3]_i_1_n_0 ,\NLW_Areg23_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg22[2:0],qreg22}),
        .O(c22__0[3:0]),
        .S({\Areg23[3]_i_2_n_0 ,\Areg23[3]_i_3_n_0 ,\Areg23[3]_i_4_n_0 ,\Areg23[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[4]),
        .Q(Areg23[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[5]),
        .Q(Areg23[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[6]),
        .Q(Areg23[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[7]),
        .Q(Areg23[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg23_reg[7]_i_1 
       (.CI(\Areg23_reg[3]_i_1_n_0 ),
        .CO({\Areg23_reg[7]_i_1_n_0 ,\NLW_Areg23_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg22[6:3]),
        .O(c22__0[7:4]),
        .S({\Areg23[7]_i_2_n_0 ,\Areg23[7]_i_3_n_0 ,\Areg23[7]_i_4_n_0 ,\Areg23[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[8]),
        .Q(Areg23[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg23_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c22__0[9]),
        .Q(Areg23[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[11]_i_2 
       (.I0(mdash23[11]),
        .I1(Areg23[25]),
        .I2(m23[11]),
        .I3(Areg23[10]),
        .O(\Areg24[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[11]_i_3 
       (.I0(mdash23[10]),
        .I1(Areg23[25]),
        .I2(m23[10]),
        .I3(Areg23[9]),
        .O(\Areg24[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[11]_i_4 
       (.I0(mdash23[9]),
        .I1(Areg23[25]),
        .I2(m23[9]),
        .I3(Areg23[8]),
        .O(\Areg24[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[11]_i_5 
       (.I0(mdash23[8]),
        .I1(Areg23[25]),
        .I2(m23[8]),
        .I3(Areg23[7]),
        .O(\Areg24[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[15]_i_2 
       (.I0(mdash23[15]),
        .I1(Areg23[25]),
        .I2(m23[15]),
        .I3(Areg23[14]),
        .O(\Areg24[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[15]_i_3 
       (.I0(mdash23[14]),
        .I1(Areg23[25]),
        .I2(m23[14]),
        .I3(Areg23[13]),
        .O(\Areg24[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[15]_i_4 
       (.I0(mdash23[13]),
        .I1(Areg23[25]),
        .I2(m23[13]),
        .I3(Areg23[12]),
        .O(\Areg24[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[15]_i_5 
       (.I0(mdash23[12]),
        .I1(Areg23[25]),
        .I2(m23[12]),
        .I3(Areg23[11]),
        .O(\Areg24[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[19]_i_2 
       (.I0(mdash23[19]),
        .I1(Areg23[25]),
        .I2(m23[19]),
        .I3(Areg23[18]),
        .O(\Areg24[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[19]_i_3 
       (.I0(mdash23[18]),
        .I1(Areg23[25]),
        .I2(m23[18]),
        .I3(Areg23[17]),
        .O(\Areg24[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[19]_i_4 
       (.I0(mdash23[17]),
        .I1(Areg23[25]),
        .I2(m23[17]),
        .I3(Areg23[16]),
        .O(\Areg24[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[19]_i_5 
       (.I0(mdash23[16]),
        .I1(Areg23[25]),
        .I2(m23[16]),
        .I3(Areg23[15]),
        .O(\Areg24[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg24[23]_i_2 
       (.I0(mdash23[23]),
        .I1(Areg23[25]),
        .I2(Areg23[22]),
        .O(\Areg24[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[23]_i_3 
       (.I0(mdash23[22]),
        .I1(Areg23[25]),
        .I2(m23[22]),
        .I3(Areg23[21]),
        .O(\Areg24[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[23]_i_4 
       (.I0(mdash23[21]),
        .I1(Areg23[25]),
        .I2(m23[21]),
        .I3(Areg23[20]),
        .O(\Areg24[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[23]_i_5 
       (.I0(mdash23[20]),
        .I1(Areg23[25]),
        .I2(m23[20]),
        .I3(Areg23[19]),
        .O(\Areg24[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg24[25]_i_2 
       (.I0(Areg23[25]),
        .I1(Areg23[24]),
        .O(\Areg24[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg24[25]_i_3 
       (.I0(Areg23[25]),
        .I1(Areg23[23]),
        .O(\Areg24[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[3]_i_2 
       (.I0(mdash23[3]),
        .I1(Areg23[25]),
        .I2(m23[3]),
        .I3(Areg23[2]),
        .O(\Areg24[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[3]_i_3 
       (.I0(mdash23[2]),
        .I1(Areg23[25]),
        .I2(m23[2]),
        .I3(Areg23[1]),
        .O(\Areg24[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[3]_i_4 
       (.I0(mdash23[1]),
        .I1(Areg23[25]),
        .I2(m23[1]),
        .I3(Areg23[0]),
        .O(\Areg24[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[3]_i_5 
       (.I0(mdash23[0]),
        .I1(Areg23[25]),
        .I2(m23[0]),
        .I3(qreg23),
        .O(\Areg24[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[7]_i_2 
       (.I0(mdash23[7]),
        .I1(Areg23[25]),
        .I2(m23[7]),
        .I3(Areg23[6]),
        .O(\Areg24[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[7]_i_3 
       (.I0(mdash23[6]),
        .I1(Areg23[25]),
        .I2(m23[6]),
        .I3(Areg23[5]),
        .O(\Areg24[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[7]_i_4 
       (.I0(mdash23[5]),
        .I1(Areg23[25]),
        .I2(m23[5]),
        .I3(Areg23[4]),
        .O(\Areg24[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg24[7]_i_5 
       (.I0(mdash23[4]),
        .I1(Areg23[25]),
        .I2(m23[4]),
        .I3(Areg23[3]),
        .O(\Areg24[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[0]),
        .Q(Areg24[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[10]),
        .Q(Areg24[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[11]),
        .Q(Areg24[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg24_reg[11]_i_1 
       (.CI(\Areg24_reg[7]_i_1_n_0 ),
        .CO({\Areg24_reg[11]_i_1_n_0 ,\NLW_Areg24_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg23[10:7]),
        .O(c23__0[11:8]),
        .S({\Areg24[11]_i_2_n_0 ,\Areg24[11]_i_3_n_0 ,\Areg24[11]_i_4_n_0 ,\Areg24[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[12]),
        .Q(Areg24[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[13]),
        .Q(Areg24[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[14]),
        .Q(Areg24[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[15]),
        .Q(Areg24[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg24_reg[15]_i_1 
       (.CI(\Areg24_reg[11]_i_1_n_0 ),
        .CO({\Areg24_reg[15]_i_1_n_0 ,\NLW_Areg24_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg23[14:11]),
        .O(c23__0[15:12]),
        .S({\Areg24[15]_i_2_n_0 ,\Areg24[15]_i_3_n_0 ,\Areg24[15]_i_4_n_0 ,\Areg24[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[16]),
        .Q(Areg24[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[17]),
        .Q(Areg24[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[18]),
        .Q(Areg24[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[19]),
        .Q(Areg24[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg24_reg[19]_i_1 
       (.CI(\Areg24_reg[15]_i_1_n_0 ),
        .CO({\Areg24_reg[19]_i_1_n_0 ,\NLW_Areg24_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg23[18:15]),
        .O(c23__0[19:16]),
        .S({\Areg24[19]_i_2_n_0 ,\Areg24[19]_i_3_n_0 ,\Areg24[19]_i_4_n_0 ,\Areg24[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[1]),
        .Q(Areg24[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[20]),
        .Q(Areg24[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[21]),
        .Q(Areg24[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[22]),
        .Q(Areg24[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[23]),
        .Q(Areg24[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg24_reg[23]_i_1 
       (.CI(\Areg24_reg[19]_i_1_n_0 ),
        .CO({\Areg24_reg[23]_i_1_n_0 ,\NLW_Areg24_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg23[22:19]),
        .O(c23__0[23:20]),
        .S({\Areg24[23]_i_2_n_0 ,\Areg24[23]_i_3_n_0 ,\Areg24[23]_i_4_n_0 ,\Areg24[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[24]),
        .Q(Areg24[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c23),
        .Q(Areg24[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg24_reg[25]_i_1 
       (.CI(\Areg24_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg24_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg23[23]}),
        .O({\NLW_Areg24_reg[25]_i_1_O_UNCONNECTED [3:2],c23,c23__0[24]}),
        .S({1'b0,1'b0,\Areg24[25]_i_2_n_0 ,\Areg24[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[2]),
        .Q(Areg24[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[3]),
        .Q(Areg24[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg24_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg24_reg[3]_i_1_n_0 ,\NLW_Areg24_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg23[2:0],qreg23}),
        .O(c23__0[3:0]),
        .S({\Areg24[3]_i_2_n_0 ,\Areg24[3]_i_3_n_0 ,\Areg24[3]_i_4_n_0 ,\Areg24[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[4]),
        .Q(Areg24[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[5]),
        .Q(Areg24[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[6]),
        .Q(Areg24[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[7]),
        .Q(Areg24[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg24_reg[7]_i_1 
       (.CI(\Areg24_reg[3]_i_1_n_0 ),
        .CO({\Areg24_reg[7]_i_1_n_0 ,\NLW_Areg24_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg23[6:3]),
        .O(c23__0[7:4]),
        .S({\Areg24[7]_i_2_n_0 ,\Areg24[7]_i_3_n_0 ,\Areg24[7]_i_4_n_0 ,\Areg24[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[8]),
        .Q(Areg24[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg24_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c23__0[9]),
        .Q(Areg24[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[11]_i_2 
       (.I0(mdash24[11]),
        .I1(Areg24[25]),
        .I2(m24[11]),
        .I3(Areg24[10]),
        .O(\Areg25[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[11]_i_3 
       (.I0(mdash24[10]),
        .I1(Areg24[25]),
        .I2(m24[10]),
        .I3(Areg24[9]),
        .O(\Areg25[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[11]_i_4 
       (.I0(mdash24[9]),
        .I1(Areg24[25]),
        .I2(m24[9]),
        .I3(Areg24[8]),
        .O(\Areg25[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[11]_i_5 
       (.I0(mdash24[8]),
        .I1(Areg24[25]),
        .I2(m24[8]),
        .I3(Areg24[7]),
        .O(\Areg25[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[15]_i_2 
       (.I0(mdash24[15]),
        .I1(Areg24[25]),
        .I2(m24[15]),
        .I3(Areg24[14]),
        .O(\Areg25[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[15]_i_3 
       (.I0(mdash24[14]),
        .I1(Areg24[25]),
        .I2(m24[14]),
        .I3(Areg24[13]),
        .O(\Areg25[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[15]_i_4 
       (.I0(mdash24[13]),
        .I1(Areg24[25]),
        .I2(m24[13]),
        .I3(Areg24[12]),
        .O(\Areg25[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[15]_i_5 
       (.I0(mdash24[12]),
        .I1(Areg24[25]),
        .I2(m24[12]),
        .I3(Areg24[11]),
        .O(\Areg25[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[19]_i_2 
       (.I0(mdash24[19]),
        .I1(Areg24[25]),
        .I2(m24[19]),
        .I3(Areg24[18]),
        .O(\Areg25[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[19]_i_3 
       (.I0(mdash24[18]),
        .I1(Areg24[25]),
        .I2(m24[18]),
        .I3(Areg24[17]),
        .O(\Areg25[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[19]_i_4 
       (.I0(mdash24[17]),
        .I1(Areg24[25]),
        .I2(m24[17]),
        .I3(Areg24[16]),
        .O(\Areg25[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[19]_i_5 
       (.I0(mdash24[16]),
        .I1(Areg24[25]),
        .I2(m24[16]),
        .I3(Areg24[15]),
        .O(\Areg25[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg25[23]_i_2 
       (.I0(mdash24[23]),
        .I1(Areg24[25]),
        .I2(Areg24[22]),
        .O(\Areg25[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[23]_i_3 
       (.I0(mdash24[22]),
        .I1(Areg24[25]),
        .I2(m24[22]),
        .I3(Areg24[21]),
        .O(\Areg25[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[23]_i_4 
       (.I0(mdash24[21]),
        .I1(Areg24[25]),
        .I2(m24[21]),
        .I3(Areg24[20]),
        .O(\Areg25[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[23]_i_5 
       (.I0(mdash24[20]),
        .I1(Areg24[25]),
        .I2(m24[20]),
        .I3(Areg24[19]),
        .O(\Areg25[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg25[25]_i_2 
       (.I0(Areg24[25]),
        .I1(Areg24[24]),
        .O(\Areg25[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg25[25]_i_3 
       (.I0(Areg24[25]),
        .I1(Areg24[23]),
        .O(\Areg25[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[3]_i_2 
       (.I0(mdash24[3]),
        .I1(Areg24[25]),
        .I2(m24[3]),
        .I3(Areg24[2]),
        .O(\Areg25[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[3]_i_3 
       (.I0(mdash24[2]),
        .I1(Areg24[25]),
        .I2(m24[2]),
        .I3(Areg24[1]),
        .O(\Areg25[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[3]_i_4 
       (.I0(mdash24[1]),
        .I1(Areg24[25]),
        .I2(m24[1]),
        .I3(Areg24[0]),
        .O(\Areg25[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[3]_i_5 
       (.I0(mdash24[0]),
        .I1(Areg24[25]),
        .I2(m24[0]),
        .I3(qreg24),
        .O(\Areg25[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[7]_i_2 
       (.I0(mdash24[7]),
        .I1(Areg24[25]),
        .I2(m24[7]),
        .I3(Areg24[6]),
        .O(\Areg25[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[7]_i_3 
       (.I0(mdash24[6]),
        .I1(Areg24[25]),
        .I2(m24[6]),
        .I3(Areg24[5]),
        .O(\Areg25[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[7]_i_4 
       (.I0(mdash24[5]),
        .I1(Areg24[25]),
        .I2(m24[5]),
        .I3(Areg24[4]),
        .O(\Areg25[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg25[7]_i_5 
       (.I0(mdash24[4]),
        .I1(Areg24[25]),
        .I2(m24[4]),
        .I3(Areg24[3]),
        .O(\Areg25[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[0]),
        .Q(Areg25[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[10]),
        .Q(Areg25[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[11]),
        .Q(Areg25[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg25_reg[11]_i_1 
       (.CI(\Areg25_reg[7]_i_1_n_0 ),
        .CO({\Areg25_reg[11]_i_1_n_0 ,\NLW_Areg25_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg24[10:7]),
        .O(c24__0[11:8]),
        .S({\Areg25[11]_i_2_n_0 ,\Areg25[11]_i_3_n_0 ,\Areg25[11]_i_4_n_0 ,\Areg25[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[12]),
        .Q(Areg25[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[13]),
        .Q(Areg25[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[14]),
        .Q(Areg25[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[15]),
        .Q(Areg25[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg25_reg[15]_i_1 
       (.CI(\Areg25_reg[11]_i_1_n_0 ),
        .CO({\Areg25_reg[15]_i_1_n_0 ,\NLW_Areg25_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg24[14:11]),
        .O(c24__0[15:12]),
        .S({\Areg25[15]_i_2_n_0 ,\Areg25[15]_i_3_n_0 ,\Areg25[15]_i_4_n_0 ,\Areg25[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[16]),
        .Q(Areg25[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[17]),
        .Q(Areg25[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[18]),
        .Q(Areg25[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[19]),
        .Q(Areg25[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg25_reg[19]_i_1 
       (.CI(\Areg25_reg[15]_i_1_n_0 ),
        .CO({\Areg25_reg[19]_i_1_n_0 ,\NLW_Areg25_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg24[18:15]),
        .O(c24__0[19:16]),
        .S({\Areg25[19]_i_2_n_0 ,\Areg25[19]_i_3_n_0 ,\Areg25[19]_i_4_n_0 ,\Areg25[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[1]),
        .Q(Areg25[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[20]),
        .Q(Areg25[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[21]),
        .Q(Areg25[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[22]),
        .Q(Areg25[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[23]),
        .Q(Areg25[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg25_reg[23]_i_1 
       (.CI(\Areg25_reg[19]_i_1_n_0 ),
        .CO({\Areg25_reg[23]_i_1_n_0 ,\NLW_Areg25_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg24[22:19]),
        .O(c24__0[23:20]),
        .S({\Areg25[23]_i_2_n_0 ,\Areg25[23]_i_3_n_0 ,\Areg25[23]_i_4_n_0 ,\Areg25[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[24]),
        .Q(Areg25[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c24),
        .Q(Areg25[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg25_reg[25]_i_1 
       (.CI(\Areg25_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg25_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg24[23]}),
        .O({\NLW_Areg25_reg[25]_i_1_O_UNCONNECTED [3:2],c24,c24__0[24]}),
        .S({1'b0,1'b0,\Areg25[25]_i_2_n_0 ,\Areg25[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[2]),
        .Q(Areg25[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[3]),
        .Q(Areg25[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg25_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg25_reg[3]_i_1_n_0 ,\NLW_Areg25_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg24[2:0],qreg24}),
        .O(c24__0[3:0]),
        .S({\Areg25[3]_i_2_n_0 ,\Areg25[3]_i_3_n_0 ,\Areg25[3]_i_4_n_0 ,\Areg25[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[4]),
        .Q(Areg25[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[5]),
        .Q(Areg25[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[6]),
        .Q(Areg25[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[7]),
        .Q(Areg25[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg25_reg[7]_i_1 
       (.CI(\Areg25_reg[3]_i_1_n_0 ),
        .CO({\Areg25_reg[7]_i_1_n_0 ,\NLW_Areg25_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg24[6:3]),
        .O(c24__0[7:4]),
        .S({\Areg25[7]_i_2_n_0 ,\Areg25[7]_i_3_n_0 ,\Areg25[7]_i_4_n_0 ,\Areg25[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[8]),
        .Q(Areg25[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg25_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c24__0[9]),
        .Q(Areg25[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[11]_i_2 
       (.I0(mdash25[11]),
        .I1(Areg25[25]),
        .I2(m25[11]),
        .I3(Areg25[10]),
        .O(\Areg26[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[11]_i_3 
       (.I0(mdash25[10]),
        .I1(Areg25[25]),
        .I2(m25[10]),
        .I3(Areg25[9]),
        .O(\Areg26[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[11]_i_4 
       (.I0(mdash25[9]),
        .I1(Areg25[25]),
        .I2(m25[9]),
        .I3(Areg25[8]),
        .O(\Areg26[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[11]_i_5 
       (.I0(mdash25[8]),
        .I1(Areg25[25]),
        .I2(m25[8]),
        .I3(Areg25[7]),
        .O(\Areg26[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[15]_i_2 
       (.I0(mdash25[15]),
        .I1(Areg25[25]),
        .I2(m25[15]),
        .I3(Areg25[14]),
        .O(\Areg26[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[15]_i_3 
       (.I0(mdash25[14]),
        .I1(Areg25[25]),
        .I2(m25[14]),
        .I3(Areg25[13]),
        .O(\Areg26[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[15]_i_4 
       (.I0(mdash25[13]),
        .I1(Areg25[25]),
        .I2(m25[13]),
        .I3(Areg25[12]),
        .O(\Areg26[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[15]_i_5 
       (.I0(mdash25[12]),
        .I1(Areg25[25]),
        .I2(m25[12]),
        .I3(Areg25[11]),
        .O(\Areg26[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[19]_i_2 
       (.I0(mdash25[19]),
        .I1(Areg25[25]),
        .I2(m25[19]),
        .I3(Areg25[18]),
        .O(\Areg26[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[19]_i_3 
       (.I0(mdash25[18]),
        .I1(Areg25[25]),
        .I2(m25[18]),
        .I3(Areg25[17]),
        .O(\Areg26[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[19]_i_4 
       (.I0(mdash25[17]),
        .I1(Areg25[25]),
        .I2(m25[17]),
        .I3(Areg25[16]),
        .O(\Areg26[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[19]_i_5 
       (.I0(mdash25[16]),
        .I1(Areg25[25]),
        .I2(m25[16]),
        .I3(Areg25[15]),
        .O(\Areg26[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg26[23]_i_2 
       (.I0(mdash25[23]),
        .I1(Areg25[25]),
        .I2(Areg25[22]),
        .O(\Areg26[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[23]_i_3 
       (.I0(mdash25[22]),
        .I1(Areg25[25]),
        .I2(m25[22]),
        .I3(Areg25[21]),
        .O(\Areg26[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[23]_i_4 
       (.I0(mdash25[21]),
        .I1(Areg25[25]),
        .I2(m25[21]),
        .I3(Areg25[20]),
        .O(\Areg26[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[23]_i_5 
       (.I0(mdash25[20]),
        .I1(Areg25[25]),
        .I2(m25[20]),
        .I3(Areg25[19]),
        .O(\Areg26[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg26[25]_i_2 
       (.I0(Areg25[25]),
        .I1(Areg25[24]),
        .O(\Areg26[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg26[25]_i_3 
       (.I0(Areg25[25]),
        .I1(Areg25[23]),
        .O(\Areg26[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[3]_i_2 
       (.I0(mdash25[3]),
        .I1(Areg25[25]),
        .I2(m25[3]),
        .I3(Areg25[2]),
        .O(\Areg26[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[3]_i_3 
       (.I0(mdash25[2]),
        .I1(Areg25[25]),
        .I2(m25[2]),
        .I3(Areg25[1]),
        .O(\Areg26[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[3]_i_4 
       (.I0(mdash25[1]),
        .I1(Areg25[25]),
        .I2(m25[1]),
        .I3(Areg25[0]),
        .O(\Areg26[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[3]_i_5 
       (.I0(mdash25[0]),
        .I1(Areg25[25]),
        .I2(m25[0]),
        .I3(qreg25[24]),
        .O(\Areg26[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[7]_i_2 
       (.I0(mdash25[7]),
        .I1(Areg25[25]),
        .I2(m25[7]),
        .I3(Areg25[6]),
        .O(\Areg26[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[7]_i_3 
       (.I0(mdash25[6]),
        .I1(Areg25[25]),
        .I2(m25[6]),
        .I3(Areg25[5]),
        .O(\Areg26[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[7]_i_4 
       (.I0(mdash25[5]),
        .I1(Areg25[25]),
        .I2(m25[5]),
        .I3(Areg25[4]),
        .O(\Areg26[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg26[7]_i_5 
       (.I0(mdash25[4]),
        .I1(Areg25[25]),
        .I2(m25[4]),
        .I3(Areg25[3]),
        .O(\Areg26[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[0]),
        .Q(Areg26[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[10]),
        .Q(Areg26[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[11]),
        .Q(Areg26[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg26_reg[11]_i_1 
       (.CI(\Areg26_reg[7]_i_1_n_0 ),
        .CO({\Areg26_reg[11]_i_1_n_0 ,\NLW_Areg26_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg25[10:7]),
        .O(c25[11:8]),
        .S({\Areg26[11]_i_2_n_0 ,\Areg26[11]_i_3_n_0 ,\Areg26[11]_i_4_n_0 ,\Areg26[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[12]),
        .Q(Areg26[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[13]),
        .Q(Areg26[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[14]),
        .Q(Areg26[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[15]),
        .Q(Areg26[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg26_reg[15]_i_1 
       (.CI(\Areg26_reg[11]_i_1_n_0 ),
        .CO({\Areg26_reg[15]_i_1_n_0 ,\NLW_Areg26_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg25[14:11]),
        .O(c25[15:12]),
        .S({\Areg26[15]_i_2_n_0 ,\Areg26[15]_i_3_n_0 ,\Areg26[15]_i_4_n_0 ,\Areg26[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[16]),
        .Q(Areg26[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[17]),
        .Q(Areg26[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[18]),
        .Q(Areg26[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[19]),
        .Q(Areg26[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg26_reg[19]_i_1 
       (.CI(\Areg26_reg[15]_i_1_n_0 ),
        .CO({\Areg26_reg[19]_i_1_n_0 ,\NLW_Areg26_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg25[18:15]),
        .O(c25[19:16]),
        .S({\Areg26[19]_i_2_n_0 ,\Areg26[19]_i_3_n_0 ,\Areg26[19]_i_4_n_0 ,\Areg26[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[1]),
        .Q(Areg26[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[20]),
        .Q(Areg26[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[21]),
        .Q(Areg26[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[22]),
        .Q(Areg26[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[23]),
        .Q(Areg26[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg26_reg[23]_i_1 
       (.CI(\Areg26_reg[19]_i_1_n_0 ),
        .CO({\Areg26_reg[23]_i_1_n_0 ,\NLW_Areg26_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg25[22:19]),
        .O(c25[23:20]),
        .S({\Areg26[23]_i_2_n_0 ,\Areg26[23]_i_3_n_0 ,\Areg26[23]_i_4_n_0 ,\Areg26[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[24]),
        .Q(Areg26[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[25]),
        .Q(Areg26[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg26_reg[25]_i_1 
       (.CI(\Areg26_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg26_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg25[23]}),
        .O({\NLW_Areg26_reg[25]_i_1_O_UNCONNECTED [3:2],c25[25:24]}),
        .S({1'b0,1'b0,\Areg26[25]_i_2_n_0 ,\Areg26[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[2]),
        .Q(Areg26[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[3]),
        .Q(Areg26[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg26_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg26_reg[3]_i_1_n_0 ,\NLW_Areg26_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg25[2:0],qreg25[24]}),
        .O(c25[3:0]),
        .S({\Areg26[3]_i_2_n_0 ,\Areg26[3]_i_3_n_0 ,\Areg26[3]_i_4_n_0 ,\Areg26[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[4]),
        .Q(Areg26[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[5]),
        .Q(Areg26[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[6]),
        .Q(Areg26[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[7]),
        .Q(Areg26[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg26_reg[7]_i_1 
       (.CI(\Areg26_reg[3]_i_1_n_0 ),
        .CO({\Areg26_reg[7]_i_1_n_0 ,\NLW_Areg26_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg25[6:3]),
        .O(c25[7:4]),
        .S({\Areg26[7]_i_2_n_0 ,\Areg26[7]_i_3_n_0 ,\Areg26[7]_i_4_n_0 ,\Areg26[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[8]),
        .Q(Areg26[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg26_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c25[9]),
        .Q(Areg26[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[11]_i_2 
       (.I0(mdash26[11]),
        .I1(Areg26[25]),
        .I2(m26[11]),
        .I3(Areg26[10]),
        .O(\Areg27[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[11]_i_3 
       (.I0(mdash26[10]),
        .I1(Areg26[25]),
        .I2(m26[10]),
        .I3(Areg26[9]),
        .O(\Areg27[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[11]_i_4 
       (.I0(mdash26[9]),
        .I1(Areg26[25]),
        .I2(m26[9]),
        .I3(Areg26[8]),
        .O(\Areg27[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[11]_i_5 
       (.I0(mdash26[8]),
        .I1(Areg26[25]),
        .I2(m26[8]),
        .I3(Areg26[7]),
        .O(\Areg27[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[15]_i_2 
       (.I0(mdash26[15]),
        .I1(Areg26[25]),
        .I2(m26[15]),
        .I3(Areg26[14]),
        .O(\Areg27[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[15]_i_3 
       (.I0(mdash26[14]),
        .I1(Areg26[25]),
        .I2(m26[14]),
        .I3(Areg26[13]),
        .O(\Areg27[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[15]_i_4 
       (.I0(mdash26[13]),
        .I1(Areg26[25]),
        .I2(m26[13]),
        .I3(Areg26[12]),
        .O(\Areg27[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[15]_i_5 
       (.I0(mdash26[12]),
        .I1(Areg26[25]),
        .I2(m26[12]),
        .I3(Areg26[11]),
        .O(\Areg27[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[19]_i_2 
       (.I0(mdash26[19]),
        .I1(Areg26[25]),
        .I2(m26[19]),
        .I3(Areg26[18]),
        .O(\Areg27[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[19]_i_3 
       (.I0(mdash26[18]),
        .I1(Areg26[25]),
        .I2(m26[18]),
        .I3(Areg26[17]),
        .O(\Areg27[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[19]_i_4 
       (.I0(mdash26[17]),
        .I1(Areg26[25]),
        .I2(m26[17]),
        .I3(Areg26[16]),
        .O(\Areg27[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[19]_i_5 
       (.I0(mdash26[16]),
        .I1(Areg26[25]),
        .I2(m26[16]),
        .I3(Areg26[15]),
        .O(\Areg27[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg27[23]_i_2 
       (.I0(mdash26[23]),
        .I1(Areg26[25]),
        .I2(Areg26[22]),
        .O(\Areg27[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[23]_i_3 
       (.I0(mdash26[22]),
        .I1(Areg26[25]),
        .I2(m26[22]),
        .I3(Areg26[21]),
        .O(\Areg27[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[23]_i_4 
       (.I0(mdash26[21]),
        .I1(Areg26[25]),
        .I2(m26[21]),
        .I3(Areg26[20]),
        .O(\Areg27[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[23]_i_5 
       (.I0(mdash26[20]),
        .I1(Areg26[25]),
        .I2(m26[20]),
        .I3(Areg26[19]),
        .O(\Areg27[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg27[25]_i_2 
       (.I0(Areg26[25]),
        .I1(Areg26[24]),
        .O(\Areg27[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg27[25]_i_3 
       (.I0(Areg26[25]),
        .I1(Areg26[23]),
        .O(\Areg27[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[3]_i_2 
       (.I0(mdash26[3]),
        .I1(Areg26[25]),
        .I2(m26[3]),
        .I3(Areg26[2]),
        .O(\Areg27[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[3]_i_3 
       (.I0(mdash26[2]),
        .I1(Areg26[25]),
        .I2(m26[2]),
        .I3(Areg26[1]),
        .O(\Areg27[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[3]_i_4 
       (.I0(mdash26[1]),
        .I1(Areg26[25]),
        .I2(m26[1]),
        .I3(Areg26[0]),
        .O(\Areg27[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[3]_i_5 
       (.I0(mdash26[0]),
        .I1(Areg26[25]),
        .I2(m26[0]),
        .I3(qreg26[24]),
        .O(\Areg27[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[7]_i_2 
       (.I0(mdash26[7]),
        .I1(Areg26[25]),
        .I2(m26[7]),
        .I3(Areg26[6]),
        .O(\Areg27[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[7]_i_3 
       (.I0(mdash26[6]),
        .I1(Areg26[25]),
        .I2(m26[6]),
        .I3(Areg26[5]),
        .O(\Areg27[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[7]_i_4 
       (.I0(mdash26[5]),
        .I1(Areg26[25]),
        .I2(m26[5]),
        .I3(Areg26[4]),
        .O(\Areg27[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg27[7]_i_5 
       (.I0(mdash26[4]),
        .I1(Areg26[25]),
        .I2(m26[4]),
        .I3(Areg26[3]),
        .O(\Areg27[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[0]),
        .Q(Areg27[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[10]),
        .Q(Areg27[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[11]),
        .Q(Areg27[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg27_reg[11]_i_1 
       (.CI(\Areg27_reg[7]_i_1_n_0 ),
        .CO({\Areg27_reg[11]_i_1_n_0 ,\NLW_Areg27_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg26[10:7]),
        .O(c26[11:8]),
        .S({\Areg27[11]_i_2_n_0 ,\Areg27[11]_i_3_n_0 ,\Areg27[11]_i_4_n_0 ,\Areg27[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[12]),
        .Q(Areg27[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[13]),
        .Q(Areg27[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[14]),
        .Q(Areg27[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[15]),
        .Q(Areg27[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg27_reg[15]_i_1 
       (.CI(\Areg27_reg[11]_i_1_n_0 ),
        .CO({\Areg27_reg[15]_i_1_n_0 ,\NLW_Areg27_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg26[14:11]),
        .O(c26[15:12]),
        .S({\Areg27[15]_i_2_n_0 ,\Areg27[15]_i_3_n_0 ,\Areg27[15]_i_4_n_0 ,\Areg27[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[16]),
        .Q(Areg27[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[17]),
        .Q(Areg27[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[18]),
        .Q(Areg27[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[19]),
        .Q(Areg27[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg27_reg[19]_i_1 
       (.CI(\Areg27_reg[15]_i_1_n_0 ),
        .CO({\Areg27_reg[19]_i_1_n_0 ,\NLW_Areg27_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg26[18:15]),
        .O(c26[19:16]),
        .S({\Areg27[19]_i_2_n_0 ,\Areg27[19]_i_3_n_0 ,\Areg27[19]_i_4_n_0 ,\Areg27[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[1]),
        .Q(Areg27[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[20]),
        .Q(Areg27[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[21]),
        .Q(Areg27[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[22]),
        .Q(Areg27[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[23]),
        .Q(Areg27[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg27_reg[23]_i_1 
       (.CI(\Areg27_reg[19]_i_1_n_0 ),
        .CO({\Areg27_reg[23]_i_1_n_0 ,\NLW_Areg27_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg26[22:19]),
        .O(c26[23:20]),
        .S({\Areg27[23]_i_2_n_0 ,\Areg27[23]_i_3_n_0 ,\Areg27[23]_i_4_n_0 ,\Areg27[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[24]),
        .Q(Areg27[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[25]),
        .Q(Areg27[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg27_reg[25]_i_1 
       (.CI(\Areg27_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg27_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg26[23]}),
        .O({\NLW_Areg27_reg[25]_i_1_O_UNCONNECTED [3:2],c26[25:24]}),
        .S({1'b0,1'b0,\Areg27[25]_i_2_n_0 ,\Areg27[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[2]),
        .Q(Areg27[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[3]),
        .Q(Areg27[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg27_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg27_reg[3]_i_1_n_0 ,\NLW_Areg27_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg26[2:0],qreg26[24]}),
        .O(c26[3:0]),
        .S({\Areg27[3]_i_2_n_0 ,\Areg27[3]_i_3_n_0 ,\Areg27[3]_i_4_n_0 ,\Areg27[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[4]),
        .Q(Areg27[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[5]),
        .Q(Areg27[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[6]),
        .Q(Areg27[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[7]),
        .Q(Areg27[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg27_reg[7]_i_1 
       (.CI(\Areg27_reg[3]_i_1_n_0 ),
        .CO({\Areg27_reg[7]_i_1_n_0 ,\NLW_Areg27_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg26[6:3]),
        .O(c26[7:4]),
        .S({\Areg27[7]_i_2_n_0 ,\Areg27[7]_i_3_n_0 ,\Areg27[7]_i_4_n_0 ,\Areg27[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[8]),
        .Q(Areg27[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg27_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c26[9]),
        .Q(Areg27[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[11]_i_2 
       (.I0(mdash27[11]),
        .I1(Areg27[25]),
        .I2(m27[11]),
        .I3(Areg27[10]),
        .O(\Areg28[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[11]_i_3 
       (.I0(mdash27[10]),
        .I1(Areg27[25]),
        .I2(m27[10]),
        .I3(Areg27[9]),
        .O(\Areg28[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[11]_i_4 
       (.I0(mdash27[9]),
        .I1(Areg27[25]),
        .I2(m27[9]),
        .I3(Areg27[8]),
        .O(\Areg28[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[11]_i_5 
       (.I0(mdash27[8]),
        .I1(Areg27[25]),
        .I2(m27[8]),
        .I3(Areg27[7]),
        .O(\Areg28[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[15]_i_2 
       (.I0(mdash27[15]),
        .I1(Areg27[25]),
        .I2(m27[15]),
        .I3(Areg27[14]),
        .O(\Areg28[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[15]_i_3 
       (.I0(mdash27[14]),
        .I1(Areg27[25]),
        .I2(m27[14]),
        .I3(Areg27[13]),
        .O(\Areg28[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[15]_i_4 
       (.I0(mdash27[13]),
        .I1(Areg27[25]),
        .I2(m27[13]),
        .I3(Areg27[12]),
        .O(\Areg28[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[15]_i_5 
       (.I0(mdash27[12]),
        .I1(Areg27[25]),
        .I2(m27[12]),
        .I3(Areg27[11]),
        .O(\Areg28[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[19]_i_2 
       (.I0(mdash27[19]),
        .I1(Areg27[25]),
        .I2(m27[19]),
        .I3(Areg27[18]),
        .O(\Areg28[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[19]_i_3 
       (.I0(mdash27[18]),
        .I1(Areg27[25]),
        .I2(m27[18]),
        .I3(Areg27[17]),
        .O(\Areg28[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[19]_i_4 
       (.I0(mdash27[17]),
        .I1(Areg27[25]),
        .I2(m27[17]),
        .I3(Areg27[16]),
        .O(\Areg28[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[19]_i_5 
       (.I0(mdash27[16]),
        .I1(Areg27[25]),
        .I2(m27[16]),
        .I3(Areg27[15]),
        .O(\Areg28[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg28[23]_i_2 
       (.I0(mdash27[23]),
        .I1(Areg27[25]),
        .I2(Areg27[22]),
        .O(\Areg28[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[23]_i_3 
       (.I0(mdash27[22]),
        .I1(Areg27[25]),
        .I2(m27[22]),
        .I3(Areg27[21]),
        .O(\Areg28[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[23]_i_4 
       (.I0(mdash27[21]),
        .I1(Areg27[25]),
        .I2(m27[21]),
        .I3(Areg27[20]),
        .O(\Areg28[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[23]_i_5 
       (.I0(mdash27[20]),
        .I1(Areg27[25]),
        .I2(m27[20]),
        .I3(Areg27[19]),
        .O(\Areg28[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg28[25]_i_2 
       (.I0(Areg27[25]),
        .I1(Areg27[24]),
        .O(\Areg28[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg28[25]_i_3 
       (.I0(Areg27[25]),
        .I1(Areg27[23]),
        .O(\Areg28[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[3]_i_2 
       (.I0(mdash27[3]),
        .I1(Areg27[25]),
        .I2(m27[3]),
        .I3(Areg27[2]),
        .O(\Areg28[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[3]_i_3 
       (.I0(mdash27[2]),
        .I1(Areg27[25]),
        .I2(m27[2]),
        .I3(Areg27[1]),
        .O(\Areg28[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[3]_i_4 
       (.I0(mdash27[1]),
        .I1(Areg27[25]),
        .I2(m27[1]),
        .I3(Areg27[0]),
        .O(\Areg28[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[3]_i_5 
       (.I0(mdash27[0]),
        .I1(Areg27[25]),
        .I2(m27[0]),
        .I3(qreg27),
        .O(\Areg28[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[7]_i_2 
       (.I0(mdash27[7]),
        .I1(Areg27[25]),
        .I2(m27[7]),
        .I3(Areg27[6]),
        .O(\Areg28[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[7]_i_3 
       (.I0(mdash27[6]),
        .I1(Areg27[25]),
        .I2(m27[6]),
        .I3(Areg27[5]),
        .O(\Areg28[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[7]_i_4 
       (.I0(mdash27[5]),
        .I1(Areg27[25]),
        .I2(m27[5]),
        .I3(Areg27[4]),
        .O(\Areg28[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg28[7]_i_5 
       (.I0(mdash27[4]),
        .I1(Areg27[25]),
        .I2(m27[4]),
        .I3(Areg27[3]),
        .O(\Areg28[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[0]),
        .Q(Areg28[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[10]),
        .Q(Areg28[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[11]),
        .Q(Areg28[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg28_reg[11]_i_1 
       (.CI(\Areg28_reg[7]_i_1_n_0 ),
        .CO({\Areg28_reg[11]_i_1_n_0 ,\NLW_Areg28_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg27[10:7]),
        .O(c27[11:8]),
        .S({\Areg28[11]_i_2_n_0 ,\Areg28[11]_i_3_n_0 ,\Areg28[11]_i_4_n_0 ,\Areg28[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[12]),
        .Q(Areg28[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[13]),
        .Q(Areg28[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[14]),
        .Q(Areg28[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[15]),
        .Q(Areg28[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg28_reg[15]_i_1 
       (.CI(\Areg28_reg[11]_i_1_n_0 ),
        .CO({\Areg28_reg[15]_i_1_n_0 ,\NLW_Areg28_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg27[14:11]),
        .O(c27[15:12]),
        .S({\Areg28[15]_i_2_n_0 ,\Areg28[15]_i_3_n_0 ,\Areg28[15]_i_4_n_0 ,\Areg28[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[16]),
        .Q(Areg28[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[17]),
        .Q(Areg28[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[18]),
        .Q(Areg28[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[19]),
        .Q(Areg28[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg28_reg[19]_i_1 
       (.CI(\Areg28_reg[15]_i_1_n_0 ),
        .CO({\Areg28_reg[19]_i_1_n_0 ,\NLW_Areg28_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg27[18:15]),
        .O(c27[19:16]),
        .S({\Areg28[19]_i_2_n_0 ,\Areg28[19]_i_3_n_0 ,\Areg28[19]_i_4_n_0 ,\Areg28[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[1]),
        .Q(Areg28[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[20]),
        .Q(Areg28[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[21]),
        .Q(Areg28[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[22]),
        .Q(Areg28[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[23]),
        .Q(Areg28[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg28_reg[23]_i_1 
       (.CI(\Areg28_reg[19]_i_1_n_0 ),
        .CO({\Areg28_reg[23]_i_1_n_0 ,\NLW_Areg28_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg27[22:19]),
        .O(c27[23:20]),
        .S({\Areg28[23]_i_2_n_0 ,\Areg28[23]_i_3_n_0 ,\Areg28[23]_i_4_n_0 ,\Areg28[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[24]),
        .Q(Areg28[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[25]),
        .Q(Areg28[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg28_reg[25]_i_1 
       (.CI(\Areg28_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg28_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg27[23]}),
        .O({\NLW_Areg28_reg[25]_i_1_O_UNCONNECTED [3:2],c27[25:24]}),
        .S({1'b0,1'b0,\Areg28[25]_i_2_n_0 ,\Areg28[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[2]),
        .Q(Areg28[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[3]),
        .Q(Areg28[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg28_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg28_reg[3]_i_1_n_0 ,\NLW_Areg28_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg27[2:0],qreg27}),
        .O(c27[3:0]),
        .S({\Areg28[3]_i_2_n_0 ,\Areg28[3]_i_3_n_0 ,\Areg28[3]_i_4_n_0 ,\Areg28[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[4]),
        .Q(Areg28[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[5]),
        .Q(Areg28[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[6]),
        .Q(Areg28[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[7]),
        .Q(Areg28[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg28_reg[7]_i_1 
       (.CI(\Areg28_reg[3]_i_1_n_0 ),
        .CO({\Areg28_reg[7]_i_1_n_0 ,\NLW_Areg28_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg27[6:3]),
        .O(c27[7:4]),
        .S({\Areg28[7]_i_2_n_0 ,\Areg28[7]_i_3_n_0 ,\Areg28[7]_i_4_n_0 ,\Areg28[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[8]),
        .Q(Areg28[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg28_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c27[9]),
        .Q(Areg28[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[11]_i_2 
       (.I0(mdash1[11]),
        .I1(Areg1[25]),
        .I2(m1[11]),
        .I3(Areg1[10]),
        .O(\Areg2[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[11]_i_3 
       (.I0(mdash1[10]),
        .I1(Areg1[25]),
        .I2(m1[10]),
        .I3(Areg1[9]),
        .O(\Areg2[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[11]_i_4 
       (.I0(mdash1[9]),
        .I1(Areg1[25]),
        .I2(m1[9]),
        .I3(Areg1[8]),
        .O(\Areg2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[11]_i_5 
       (.I0(mdash1[8]),
        .I1(Areg1[25]),
        .I2(m1[8]),
        .I3(Areg1[7]),
        .O(\Areg2[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[15]_i_2 
       (.I0(mdash1[15]),
        .I1(Areg1[25]),
        .I2(m1[15]),
        .I3(Areg1[14]),
        .O(\Areg2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[15]_i_3 
       (.I0(mdash1[14]),
        .I1(Areg1[25]),
        .I2(m1[14]),
        .I3(Areg1[13]),
        .O(\Areg2[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[15]_i_4 
       (.I0(mdash1[13]),
        .I1(Areg1[25]),
        .I2(m1[13]),
        .I3(Areg1[12]),
        .O(\Areg2[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[15]_i_5 
       (.I0(mdash1[12]),
        .I1(Areg1[25]),
        .I2(m1[12]),
        .I3(Areg1[11]),
        .O(\Areg2[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[19]_i_2 
       (.I0(mdash1[19]),
        .I1(Areg1[25]),
        .I2(m1[19]),
        .I3(Areg1[18]),
        .O(\Areg2[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[19]_i_3 
       (.I0(mdash1[18]),
        .I1(Areg1[25]),
        .I2(m1[18]),
        .I3(Areg1[17]),
        .O(\Areg2[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[19]_i_4 
       (.I0(mdash1[17]),
        .I1(Areg1[25]),
        .I2(m1[17]),
        .I3(Areg1[16]),
        .O(\Areg2[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[19]_i_5 
       (.I0(mdash1[16]),
        .I1(Areg1[25]),
        .I2(m1[16]),
        .I3(Areg1[15]),
        .O(\Areg2[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg2[23]_i_2 
       (.I0(mdash1[23]),
        .I1(Areg1[25]),
        .I2(Areg1[22]),
        .O(\Areg2[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[23]_i_3 
       (.I0(mdash1[22]),
        .I1(Areg1[25]),
        .I2(m1[22]),
        .I3(Areg1[21]),
        .O(\Areg2[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[23]_i_4 
       (.I0(mdash1[21]),
        .I1(Areg1[25]),
        .I2(m1[21]),
        .I3(Areg1[20]),
        .O(\Areg2[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[23]_i_5 
       (.I0(mdash1[20]),
        .I1(Areg1[25]),
        .I2(m1[20]),
        .I3(Areg1[19]),
        .O(\Areg2[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg2[25]_i_2 
       (.I0(Areg1[25]),
        .I1(Areg1[24]),
        .O(\Areg2[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg2[25]_i_3 
       (.I0(Areg1[25]),
        .I1(Areg1[23]),
        .O(\Areg2[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[3]_i_2 
       (.I0(mdash1[3]),
        .I1(Areg1[25]),
        .I2(m1[3]),
        .I3(Areg1[2]),
        .O(\Areg2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[3]_i_3 
       (.I0(mdash1[2]),
        .I1(Areg1[25]),
        .I2(m1[2]),
        .I3(Areg1[1]),
        .O(\Areg2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[3]_i_4 
       (.I0(mdash1[1]),
        .I1(Areg1[25]),
        .I2(m1[1]),
        .I3(Areg1[0]),
        .O(\Areg2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[3]_i_5 
       (.I0(mdash1[0]),
        .I1(Areg1[25]),
        .I2(m1[0]),
        .I3(qreg1),
        .O(\Areg2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[7]_i_2 
       (.I0(mdash1[7]),
        .I1(Areg1[25]),
        .I2(m1[7]),
        .I3(Areg1[6]),
        .O(\Areg2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[7]_i_3 
       (.I0(mdash1[6]),
        .I1(Areg1[25]),
        .I2(m1[6]),
        .I3(Areg1[5]),
        .O(\Areg2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[7]_i_4 
       (.I0(mdash1[5]),
        .I1(Areg1[25]),
        .I2(m1[5]),
        .I3(Areg1[4]),
        .O(\Areg2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg2[7]_i_5 
       (.I0(mdash1[4]),
        .I1(Areg1[25]),
        .I2(m1[4]),
        .I3(Areg1[3]),
        .O(\Areg2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[0]),
        .Q(Areg2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[10]),
        .Q(Areg2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[11]),
        .Q(Areg2[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg2_reg[11]_i_1 
       (.CI(\Areg2_reg[7]_i_1_n_0 ),
        .CO({\Areg2_reg[11]_i_1_n_0 ,\NLW_Areg2_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg1[10:7]),
        .O(c1__0[11:8]),
        .S({\Areg2[11]_i_2_n_0 ,\Areg2[11]_i_3_n_0 ,\Areg2[11]_i_4_n_0 ,\Areg2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[12]),
        .Q(Areg2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[13]),
        .Q(Areg2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[14]),
        .Q(Areg2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[15]),
        .Q(Areg2[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg2_reg[15]_i_1 
       (.CI(\Areg2_reg[11]_i_1_n_0 ),
        .CO({\Areg2_reg[15]_i_1_n_0 ,\NLW_Areg2_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg1[14:11]),
        .O(c1__0[15:12]),
        .S({\Areg2[15]_i_2_n_0 ,\Areg2[15]_i_3_n_0 ,\Areg2[15]_i_4_n_0 ,\Areg2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[16]),
        .Q(Areg2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[17]),
        .Q(Areg2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[18]),
        .Q(Areg2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[19]),
        .Q(Areg2[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg2_reg[19]_i_1 
       (.CI(\Areg2_reg[15]_i_1_n_0 ),
        .CO({\Areg2_reg[19]_i_1_n_0 ,\NLW_Areg2_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg1[18:15]),
        .O(c1__0[19:16]),
        .S({\Areg2[19]_i_2_n_0 ,\Areg2[19]_i_3_n_0 ,\Areg2[19]_i_4_n_0 ,\Areg2[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[1]),
        .Q(Areg2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[20]),
        .Q(Areg2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[21]),
        .Q(Areg2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[22]),
        .Q(Areg2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[23]),
        .Q(Areg2[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg2_reg[23]_i_1 
       (.CI(\Areg2_reg[19]_i_1_n_0 ),
        .CO({\Areg2_reg[23]_i_1_n_0 ,\NLW_Areg2_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg1[22:19]),
        .O(c1__0[23:20]),
        .S({\Areg2[23]_i_2_n_0 ,\Areg2[23]_i_3_n_0 ,\Areg2[23]_i_4_n_0 ,\Areg2[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[24]),
        .Q(Areg2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c1),
        .Q(Areg2[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg2_reg[25]_i_1 
       (.CI(\Areg2_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg2_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg1[23]}),
        .O({\NLW_Areg2_reg[25]_i_1_O_UNCONNECTED [3:2],c1,c1__0[24]}),
        .S({1'b0,1'b0,\Areg2[25]_i_2_n_0 ,\Areg2[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[2]),
        .Q(Areg2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[3]),
        .Q(Areg2[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg2_reg[3]_i_1_n_0 ,\NLW_Areg2_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg1[2:0],qreg1}),
        .O(c1__0[3:0]),
        .S({\Areg2[3]_i_2_n_0 ,\Areg2[3]_i_3_n_0 ,\Areg2[3]_i_4_n_0 ,\Areg2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[4]),
        .Q(Areg2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[5]),
        .Q(Areg2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[6]),
        .Q(Areg2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[7]),
        .Q(Areg2[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg2_reg[7]_i_1 
       (.CI(\Areg2_reg[3]_i_1_n_0 ),
        .CO({\Areg2_reg[7]_i_1_n_0 ,\NLW_Areg2_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg1[6:3]),
        .O(c1__0[7:4]),
        .S({\Areg2[7]_i_2_n_0 ,\Areg2[7]_i_3_n_0 ,\Areg2[7]_i_4_n_0 ,\Areg2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[8]),
        .Q(Areg2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c1__0[9]),
        .Q(Areg2[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[11]_i_2 
       (.I0(mdash2[11]),
        .I1(Areg2[25]),
        .I2(m2[11]),
        .I3(Areg2[10]),
        .O(\Areg3[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[11]_i_3 
       (.I0(mdash2[10]),
        .I1(Areg2[25]),
        .I2(m2[10]),
        .I3(Areg2[9]),
        .O(\Areg3[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[11]_i_4 
       (.I0(mdash2[9]),
        .I1(Areg2[25]),
        .I2(m2[9]),
        .I3(Areg2[8]),
        .O(\Areg3[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[11]_i_5 
       (.I0(mdash2[8]),
        .I1(Areg2[25]),
        .I2(m2[8]),
        .I3(Areg2[7]),
        .O(\Areg3[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[15]_i_2 
       (.I0(mdash2[15]),
        .I1(Areg2[25]),
        .I2(m2[15]),
        .I3(Areg2[14]),
        .O(\Areg3[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[15]_i_3 
       (.I0(mdash2[14]),
        .I1(Areg2[25]),
        .I2(m2[14]),
        .I3(Areg2[13]),
        .O(\Areg3[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[15]_i_4 
       (.I0(mdash2[13]),
        .I1(Areg2[25]),
        .I2(m2[13]),
        .I3(Areg2[12]),
        .O(\Areg3[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[15]_i_5 
       (.I0(mdash2[12]),
        .I1(Areg2[25]),
        .I2(m2[12]),
        .I3(Areg2[11]),
        .O(\Areg3[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[19]_i_2 
       (.I0(mdash2[19]),
        .I1(Areg2[25]),
        .I2(m2[19]),
        .I3(Areg2[18]),
        .O(\Areg3[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[19]_i_3 
       (.I0(mdash2[18]),
        .I1(Areg2[25]),
        .I2(m2[18]),
        .I3(Areg2[17]),
        .O(\Areg3[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[19]_i_4 
       (.I0(mdash2[17]),
        .I1(Areg2[25]),
        .I2(m2[17]),
        .I3(Areg2[16]),
        .O(\Areg3[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[19]_i_5 
       (.I0(mdash2[16]),
        .I1(Areg2[25]),
        .I2(m2[16]),
        .I3(Areg2[15]),
        .O(\Areg3[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg3[23]_i_2 
       (.I0(mdash2[23]),
        .I1(Areg2[25]),
        .I2(Areg2[22]),
        .O(\Areg3[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[23]_i_3 
       (.I0(mdash2[22]),
        .I1(Areg2[25]),
        .I2(m2[22]),
        .I3(Areg2[21]),
        .O(\Areg3[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[23]_i_4 
       (.I0(mdash2[21]),
        .I1(Areg2[25]),
        .I2(m2[21]),
        .I3(Areg2[20]),
        .O(\Areg3[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[23]_i_5 
       (.I0(mdash2[20]),
        .I1(Areg2[25]),
        .I2(m2[20]),
        .I3(Areg2[19]),
        .O(\Areg3[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg3[25]_i_2 
       (.I0(Areg2[25]),
        .I1(Areg2[24]),
        .O(\Areg3[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg3[25]_i_3 
       (.I0(Areg2[25]),
        .I1(Areg2[23]),
        .O(\Areg3[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[3]_i_2 
       (.I0(mdash2[3]),
        .I1(Areg2[25]),
        .I2(m2[3]),
        .I3(Areg2[2]),
        .O(\Areg3[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[3]_i_3 
       (.I0(mdash2[2]),
        .I1(Areg2[25]),
        .I2(m2[2]),
        .I3(Areg2[1]),
        .O(\Areg3[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[3]_i_4 
       (.I0(mdash2[1]),
        .I1(Areg2[25]),
        .I2(m2[1]),
        .I3(Areg2[0]),
        .O(\Areg3[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[3]_i_5 
       (.I0(mdash2[0]),
        .I1(Areg2[25]),
        .I2(m2[0]),
        .I3(qreg2),
        .O(\Areg3[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[7]_i_2 
       (.I0(mdash2[7]),
        .I1(Areg2[25]),
        .I2(m2[7]),
        .I3(Areg2[6]),
        .O(\Areg3[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[7]_i_3 
       (.I0(mdash2[6]),
        .I1(Areg2[25]),
        .I2(m2[6]),
        .I3(Areg2[5]),
        .O(\Areg3[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[7]_i_4 
       (.I0(mdash2[5]),
        .I1(Areg2[25]),
        .I2(m2[5]),
        .I3(Areg2[4]),
        .O(\Areg3[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg3[7]_i_5 
       (.I0(mdash2[4]),
        .I1(Areg2[25]),
        .I2(m2[4]),
        .I3(Areg2[3]),
        .O(\Areg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[0]),
        .Q(Areg3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[10]),
        .Q(Areg3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[11]),
        .Q(Areg3[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg3_reg[11]_i_1 
       (.CI(\Areg3_reg[7]_i_1_n_0 ),
        .CO({\Areg3_reg[11]_i_1_n_0 ,\NLW_Areg3_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg2[10:7]),
        .O(c2__0[11:8]),
        .S({\Areg3[11]_i_2_n_0 ,\Areg3[11]_i_3_n_0 ,\Areg3[11]_i_4_n_0 ,\Areg3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[12]),
        .Q(Areg3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[13]),
        .Q(Areg3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[14]),
        .Q(Areg3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[15]),
        .Q(Areg3[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg3_reg[15]_i_1 
       (.CI(\Areg3_reg[11]_i_1_n_0 ),
        .CO({\Areg3_reg[15]_i_1_n_0 ,\NLW_Areg3_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg2[14:11]),
        .O(c2__0[15:12]),
        .S({\Areg3[15]_i_2_n_0 ,\Areg3[15]_i_3_n_0 ,\Areg3[15]_i_4_n_0 ,\Areg3[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[16]),
        .Q(Areg3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[17]),
        .Q(Areg3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[18]),
        .Q(Areg3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[19]),
        .Q(Areg3[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg3_reg[19]_i_1 
       (.CI(\Areg3_reg[15]_i_1_n_0 ),
        .CO({\Areg3_reg[19]_i_1_n_0 ,\NLW_Areg3_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg2[18:15]),
        .O(c2__0[19:16]),
        .S({\Areg3[19]_i_2_n_0 ,\Areg3[19]_i_3_n_0 ,\Areg3[19]_i_4_n_0 ,\Areg3[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[1]),
        .Q(Areg3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[20]),
        .Q(Areg3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[21]),
        .Q(Areg3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[22]),
        .Q(Areg3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[23]),
        .Q(Areg3[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg3_reg[23]_i_1 
       (.CI(\Areg3_reg[19]_i_1_n_0 ),
        .CO({\Areg3_reg[23]_i_1_n_0 ,\NLW_Areg3_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg2[22:19]),
        .O(c2__0[23:20]),
        .S({\Areg3[23]_i_2_n_0 ,\Areg3[23]_i_3_n_0 ,\Areg3[23]_i_4_n_0 ,\Areg3[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[24]),
        .Q(Areg3[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c2),
        .Q(Areg3[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg3_reg[25]_i_1 
       (.CI(\Areg3_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg3_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg2[23]}),
        .O({\NLW_Areg3_reg[25]_i_1_O_UNCONNECTED [3:2],c2,c2__0[24]}),
        .S({1'b0,1'b0,\Areg3[25]_i_2_n_0 ,\Areg3[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[2]),
        .Q(Areg3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[3]),
        .Q(Areg3[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg3_reg[3]_i_1_n_0 ,\NLW_Areg3_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg2[2:0],qreg2}),
        .O(c2__0[3:0]),
        .S({\Areg3[3]_i_2_n_0 ,\Areg3[3]_i_3_n_0 ,\Areg3[3]_i_4_n_0 ,\Areg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[4]),
        .Q(Areg3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[5]),
        .Q(Areg3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[6]),
        .Q(Areg3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[7]),
        .Q(Areg3[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg3_reg[7]_i_1 
       (.CI(\Areg3_reg[3]_i_1_n_0 ),
        .CO({\Areg3_reg[7]_i_1_n_0 ,\NLW_Areg3_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg2[6:3]),
        .O(c2__0[7:4]),
        .S({\Areg3[7]_i_2_n_0 ,\Areg3[7]_i_3_n_0 ,\Areg3[7]_i_4_n_0 ,\Areg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[8]),
        .Q(Areg3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg3_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c2__0[9]),
        .Q(Areg3[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[11]_i_2 
       (.I0(mdash3[11]),
        .I1(Areg3[25]),
        .I2(m3[11]),
        .I3(Areg3[10]),
        .O(\Areg4[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[11]_i_3 
       (.I0(mdash3[10]),
        .I1(Areg3[25]),
        .I2(m3[10]),
        .I3(Areg3[9]),
        .O(\Areg4[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[11]_i_4 
       (.I0(mdash3[9]),
        .I1(Areg3[25]),
        .I2(m3[9]),
        .I3(Areg3[8]),
        .O(\Areg4[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[11]_i_5 
       (.I0(mdash3[8]),
        .I1(Areg3[25]),
        .I2(m3[8]),
        .I3(Areg3[7]),
        .O(\Areg4[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[15]_i_2 
       (.I0(mdash3[15]),
        .I1(Areg3[25]),
        .I2(m3[15]),
        .I3(Areg3[14]),
        .O(\Areg4[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[15]_i_3 
       (.I0(mdash3[14]),
        .I1(Areg3[25]),
        .I2(m3[14]),
        .I3(Areg3[13]),
        .O(\Areg4[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[15]_i_4 
       (.I0(mdash3[13]),
        .I1(Areg3[25]),
        .I2(m3[13]),
        .I3(Areg3[12]),
        .O(\Areg4[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[15]_i_5 
       (.I0(mdash3[12]),
        .I1(Areg3[25]),
        .I2(m3[12]),
        .I3(Areg3[11]),
        .O(\Areg4[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[19]_i_2 
       (.I0(mdash3[19]),
        .I1(Areg3[25]),
        .I2(m3[19]),
        .I3(Areg3[18]),
        .O(\Areg4[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[19]_i_3 
       (.I0(mdash3[18]),
        .I1(Areg3[25]),
        .I2(m3[18]),
        .I3(Areg3[17]),
        .O(\Areg4[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[19]_i_4 
       (.I0(mdash3[17]),
        .I1(Areg3[25]),
        .I2(m3[17]),
        .I3(Areg3[16]),
        .O(\Areg4[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[19]_i_5 
       (.I0(mdash3[16]),
        .I1(Areg3[25]),
        .I2(m3[16]),
        .I3(Areg3[15]),
        .O(\Areg4[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg4[23]_i_2 
       (.I0(mdash3[23]),
        .I1(Areg3[25]),
        .I2(Areg3[22]),
        .O(\Areg4[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[23]_i_3 
       (.I0(mdash3[22]),
        .I1(Areg3[25]),
        .I2(m3[22]),
        .I3(Areg3[21]),
        .O(\Areg4[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[23]_i_4 
       (.I0(mdash3[21]),
        .I1(Areg3[25]),
        .I2(m3[21]),
        .I3(Areg3[20]),
        .O(\Areg4[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[23]_i_5 
       (.I0(mdash3[20]),
        .I1(Areg3[25]),
        .I2(m3[20]),
        .I3(Areg3[19]),
        .O(\Areg4[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg4[25]_i_2 
       (.I0(Areg3[25]),
        .I1(Areg3[24]),
        .O(\Areg4[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg4[25]_i_3 
       (.I0(Areg3[25]),
        .I1(Areg3[23]),
        .O(\Areg4[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[3]_i_2 
       (.I0(mdash3[3]),
        .I1(Areg3[25]),
        .I2(m3[3]),
        .I3(Areg3[2]),
        .O(\Areg4[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[3]_i_3 
       (.I0(mdash3[2]),
        .I1(Areg3[25]),
        .I2(m3[2]),
        .I3(Areg3[1]),
        .O(\Areg4[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[3]_i_4 
       (.I0(mdash3[1]),
        .I1(Areg3[25]),
        .I2(m3[1]),
        .I3(Areg3[0]),
        .O(\Areg4[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[3]_i_5 
       (.I0(mdash3[0]),
        .I1(Areg3[25]),
        .I2(m3[0]),
        .I3(qreg3),
        .O(\Areg4[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[7]_i_2 
       (.I0(mdash3[7]),
        .I1(Areg3[25]),
        .I2(m3[7]),
        .I3(Areg3[6]),
        .O(\Areg4[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[7]_i_3 
       (.I0(mdash3[6]),
        .I1(Areg3[25]),
        .I2(m3[6]),
        .I3(Areg3[5]),
        .O(\Areg4[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[7]_i_4 
       (.I0(mdash3[5]),
        .I1(Areg3[25]),
        .I2(m3[5]),
        .I3(Areg3[4]),
        .O(\Areg4[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg4[7]_i_5 
       (.I0(mdash3[4]),
        .I1(Areg3[25]),
        .I2(m3[4]),
        .I3(Areg3[3]),
        .O(\Areg4[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[0]),
        .Q(Areg4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[10]),
        .Q(Areg4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[11]),
        .Q(Areg4[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg4_reg[11]_i_1 
       (.CI(\Areg4_reg[7]_i_1_n_0 ),
        .CO({\Areg4_reg[11]_i_1_n_0 ,\NLW_Areg4_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg3[10:7]),
        .O(c3__0[11:8]),
        .S({\Areg4[11]_i_2_n_0 ,\Areg4[11]_i_3_n_0 ,\Areg4[11]_i_4_n_0 ,\Areg4[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[12]),
        .Q(Areg4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[13]),
        .Q(Areg4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[14]),
        .Q(Areg4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[15]),
        .Q(Areg4[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg4_reg[15]_i_1 
       (.CI(\Areg4_reg[11]_i_1_n_0 ),
        .CO({\Areg4_reg[15]_i_1_n_0 ,\NLW_Areg4_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg3[14:11]),
        .O(c3__0[15:12]),
        .S({\Areg4[15]_i_2_n_0 ,\Areg4[15]_i_3_n_0 ,\Areg4[15]_i_4_n_0 ,\Areg4[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[16]),
        .Q(Areg4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[17]),
        .Q(Areg4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[18]),
        .Q(Areg4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[19]),
        .Q(Areg4[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg4_reg[19]_i_1 
       (.CI(\Areg4_reg[15]_i_1_n_0 ),
        .CO({\Areg4_reg[19]_i_1_n_0 ,\NLW_Areg4_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg3[18:15]),
        .O(c3__0[19:16]),
        .S({\Areg4[19]_i_2_n_0 ,\Areg4[19]_i_3_n_0 ,\Areg4[19]_i_4_n_0 ,\Areg4[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[1]),
        .Q(Areg4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[20]),
        .Q(Areg4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[21]),
        .Q(Areg4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[22]),
        .Q(Areg4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[23]),
        .Q(Areg4[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg4_reg[23]_i_1 
       (.CI(\Areg4_reg[19]_i_1_n_0 ),
        .CO({\Areg4_reg[23]_i_1_n_0 ,\NLW_Areg4_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg3[22:19]),
        .O(c3__0[23:20]),
        .S({\Areg4[23]_i_2_n_0 ,\Areg4[23]_i_3_n_0 ,\Areg4[23]_i_4_n_0 ,\Areg4[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[24]),
        .Q(Areg4[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c3),
        .Q(Areg4[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg4_reg[25]_i_1 
       (.CI(\Areg4_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg4_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg3[23]}),
        .O({\NLW_Areg4_reg[25]_i_1_O_UNCONNECTED [3:2],c3,c3__0[24]}),
        .S({1'b0,1'b0,\Areg4[25]_i_2_n_0 ,\Areg4[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[2]),
        .Q(Areg4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[3]),
        .Q(Areg4[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg4_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg4_reg[3]_i_1_n_0 ,\NLW_Areg4_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg3[2:0],qreg3}),
        .O(c3__0[3:0]),
        .S({\Areg4[3]_i_2_n_0 ,\Areg4[3]_i_3_n_0 ,\Areg4[3]_i_4_n_0 ,\Areg4[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[4]),
        .Q(Areg4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[5]),
        .Q(Areg4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[6]),
        .Q(Areg4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[7]),
        .Q(Areg4[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg4_reg[7]_i_1 
       (.CI(\Areg4_reg[3]_i_1_n_0 ),
        .CO({\Areg4_reg[7]_i_1_n_0 ,\NLW_Areg4_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg3[6:3]),
        .O(c3__0[7:4]),
        .S({\Areg4[7]_i_2_n_0 ,\Areg4[7]_i_3_n_0 ,\Areg4[7]_i_4_n_0 ,\Areg4[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[8]),
        .Q(Areg4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg4_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c3__0[9]),
        .Q(Areg4[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[11]_i_2 
       (.I0(mdash4[11]),
        .I1(Areg4[25]),
        .I2(m4[11]),
        .I3(Areg4[10]),
        .O(\Areg5[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[11]_i_3 
       (.I0(mdash4[10]),
        .I1(Areg4[25]),
        .I2(m4[10]),
        .I3(Areg4[9]),
        .O(\Areg5[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[11]_i_4 
       (.I0(mdash4[9]),
        .I1(Areg4[25]),
        .I2(m4[9]),
        .I3(Areg4[8]),
        .O(\Areg5[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[11]_i_5 
       (.I0(mdash4[8]),
        .I1(Areg4[25]),
        .I2(m4[8]),
        .I3(Areg4[7]),
        .O(\Areg5[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[15]_i_2 
       (.I0(mdash4[15]),
        .I1(Areg4[25]),
        .I2(m4[15]),
        .I3(Areg4[14]),
        .O(\Areg5[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[15]_i_3 
       (.I0(mdash4[14]),
        .I1(Areg4[25]),
        .I2(m4[14]),
        .I3(Areg4[13]),
        .O(\Areg5[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[15]_i_4 
       (.I0(mdash4[13]),
        .I1(Areg4[25]),
        .I2(m4[13]),
        .I3(Areg4[12]),
        .O(\Areg5[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[15]_i_5 
       (.I0(mdash4[12]),
        .I1(Areg4[25]),
        .I2(m4[12]),
        .I3(Areg4[11]),
        .O(\Areg5[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[19]_i_2 
       (.I0(mdash4[19]),
        .I1(Areg4[25]),
        .I2(m4[19]),
        .I3(Areg4[18]),
        .O(\Areg5[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[19]_i_3 
       (.I0(mdash4[18]),
        .I1(Areg4[25]),
        .I2(m4[18]),
        .I3(Areg4[17]),
        .O(\Areg5[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[19]_i_4 
       (.I0(mdash4[17]),
        .I1(Areg4[25]),
        .I2(m4[17]),
        .I3(Areg4[16]),
        .O(\Areg5[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[19]_i_5 
       (.I0(mdash4[16]),
        .I1(Areg4[25]),
        .I2(m4[16]),
        .I3(Areg4[15]),
        .O(\Areg5[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg5[23]_i_2 
       (.I0(mdash4[23]),
        .I1(Areg4[25]),
        .I2(Areg4[22]),
        .O(\Areg5[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[23]_i_3 
       (.I0(mdash4[22]),
        .I1(Areg4[25]),
        .I2(m4[22]),
        .I3(Areg4[21]),
        .O(\Areg5[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[23]_i_4 
       (.I0(mdash4[21]),
        .I1(Areg4[25]),
        .I2(m4[21]),
        .I3(Areg4[20]),
        .O(\Areg5[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[23]_i_5 
       (.I0(mdash4[20]),
        .I1(Areg4[25]),
        .I2(m4[20]),
        .I3(Areg4[19]),
        .O(\Areg5[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg5[25]_i_2 
       (.I0(Areg4[25]),
        .I1(Areg4[24]),
        .O(\Areg5[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg5[25]_i_3 
       (.I0(Areg4[25]),
        .I1(Areg4[23]),
        .O(\Areg5[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[3]_i_2 
       (.I0(mdash4[3]),
        .I1(Areg4[25]),
        .I2(m4[3]),
        .I3(Areg4[2]),
        .O(\Areg5[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[3]_i_3 
       (.I0(mdash4[2]),
        .I1(Areg4[25]),
        .I2(m4[2]),
        .I3(Areg4[1]),
        .O(\Areg5[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[3]_i_4 
       (.I0(mdash4[1]),
        .I1(Areg4[25]),
        .I2(m4[1]),
        .I3(Areg4[0]),
        .O(\Areg5[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[3]_i_5 
       (.I0(mdash4[0]),
        .I1(Areg4[25]),
        .I2(m4[0]),
        .I3(qreg4),
        .O(\Areg5[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[7]_i_2 
       (.I0(mdash4[7]),
        .I1(Areg4[25]),
        .I2(m4[7]),
        .I3(Areg4[6]),
        .O(\Areg5[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[7]_i_3 
       (.I0(mdash4[6]),
        .I1(Areg4[25]),
        .I2(m4[6]),
        .I3(Areg4[5]),
        .O(\Areg5[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[7]_i_4 
       (.I0(mdash4[5]),
        .I1(Areg4[25]),
        .I2(m4[5]),
        .I3(Areg4[4]),
        .O(\Areg5[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg5[7]_i_5 
       (.I0(mdash4[4]),
        .I1(Areg4[25]),
        .I2(m4[4]),
        .I3(Areg4[3]),
        .O(\Areg5[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[0]),
        .Q(Areg5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[10]),
        .Q(Areg5[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[11]),
        .Q(Areg5[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg5_reg[11]_i_1 
       (.CI(\Areg5_reg[7]_i_1_n_0 ),
        .CO({\Areg5_reg[11]_i_1_n_0 ,\NLW_Areg5_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg4[10:7]),
        .O(c4__0[11:8]),
        .S({\Areg5[11]_i_2_n_0 ,\Areg5[11]_i_3_n_0 ,\Areg5[11]_i_4_n_0 ,\Areg5[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[12]),
        .Q(Areg5[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[13]),
        .Q(Areg5[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[14]),
        .Q(Areg5[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[15]),
        .Q(Areg5[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg5_reg[15]_i_1 
       (.CI(\Areg5_reg[11]_i_1_n_0 ),
        .CO({\Areg5_reg[15]_i_1_n_0 ,\NLW_Areg5_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg4[14:11]),
        .O(c4__0[15:12]),
        .S({\Areg5[15]_i_2_n_0 ,\Areg5[15]_i_3_n_0 ,\Areg5[15]_i_4_n_0 ,\Areg5[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[16]),
        .Q(Areg5[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[17]),
        .Q(Areg5[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[18]),
        .Q(Areg5[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[19]),
        .Q(Areg5[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg5_reg[19]_i_1 
       (.CI(\Areg5_reg[15]_i_1_n_0 ),
        .CO({\Areg5_reg[19]_i_1_n_0 ,\NLW_Areg5_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg4[18:15]),
        .O(c4__0[19:16]),
        .S({\Areg5[19]_i_2_n_0 ,\Areg5[19]_i_3_n_0 ,\Areg5[19]_i_4_n_0 ,\Areg5[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[1]),
        .Q(Areg5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[20]),
        .Q(Areg5[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[21]),
        .Q(Areg5[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[22]),
        .Q(Areg5[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[23]),
        .Q(Areg5[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg5_reg[23]_i_1 
       (.CI(\Areg5_reg[19]_i_1_n_0 ),
        .CO({\Areg5_reg[23]_i_1_n_0 ,\NLW_Areg5_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg4[22:19]),
        .O(c4__0[23:20]),
        .S({\Areg5[23]_i_2_n_0 ,\Areg5[23]_i_3_n_0 ,\Areg5[23]_i_4_n_0 ,\Areg5[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[24]),
        .Q(Areg5[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c4),
        .Q(Areg5[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg5_reg[25]_i_1 
       (.CI(\Areg5_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg5_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg4[23]}),
        .O({\NLW_Areg5_reg[25]_i_1_O_UNCONNECTED [3:2],c4,c4__0[24]}),
        .S({1'b0,1'b0,\Areg5[25]_i_2_n_0 ,\Areg5[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[2]),
        .Q(Areg5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[3]),
        .Q(Areg5[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg5_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg5_reg[3]_i_1_n_0 ,\NLW_Areg5_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg4[2:0],qreg4}),
        .O(c4__0[3:0]),
        .S({\Areg5[3]_i_2_n_0 ,\Areg5[3]_i_3_n_0 ,\Areg5[3]_i_4_n_0 ,\Areg5[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[4]),
        .Q(Areg5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[5]),
        .Q(Areg5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[6]),
        .Q(Areg5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[7]),
        .Q(Areg5[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg5_reg[7]_i_1 
       (.CI(\Areg5_reg[3]_i_1_n_0 ),
        .CO({\Areg5_reg[7]_i_1_n_0 ,\NLW_Areg5_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg4[6:3]),
        .O(c4__0[7:4]),
        .S({\Areg5[7]_i_2_n_0 ,\Areg5[7]_i_3_n_0 ,\Areg5[7]_i_4_n_0 ,\Areg5[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[8]),
        .Q(Areg5[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg5_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c4__0[9]),
        .Q(Areg5[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[11]_i_2 
       (.I0(mdash5[11]),
        .I1(Areg5[25]),
        .I2(m5[11]),
        .I3(Areg5[10]),
        .O(\Areg6[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[11]_i_3 
       (.I0(mdash5[10]),
        .I1(Areg5[25]),
        .I2(m5[10]),
        .I3(Areg5[9]),
        .O(\Areg6[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[11]_i_4 
       (.I0(mdash5[9]),
        .I1(Areg5[25]),
        .I2(m5[9]),
        .I3(Areg5[8]),
        .O(\Areg6[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[11]_i_5 
       (.I0(mdash5[8]),
        .I1(Areg5[25]),
        .I2(m5[8]),
        .I3(Areg5[7]),
        .O(\Areg6[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[15]_i_2 
       (.I0(mdash5[15]),
        .I1(Areg5[25]),
        .I2(m5[15]),
        .I3(Areg5[14]),
        .O(\Areg6[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[15]_i_3 
       (.I0(mdash5[14]),
        .I1(Areg5[25]),
        .I2(m5[14]),
        .I3(Areg5[13]),
        .O(\Areg6[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[15]_i_4 
       (.I0(mdash5[13]),
        .I1(Areg5[25]),
        .I2(m5[13]),
        .I3(Areg5[12]),
        .O(\Areg6[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[15]_i_5 
       (.I0(mdash5[12]),
        .I1(Areg5[25]),
        .I2(m5[12]),
        .I3(Areg5[11]),
        .O(\Areg6[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[19]_i_2 
       (.I0(mdash5[19]),
        .I1(Areg5[25]),
        .I2(m5[19]),
        .I3(Areg5[18]),
        .O(\Areg6[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[19]_i_3 
       (.I0(mdash5[18]),
        .I1(Areg5[25]),
        .I2(m5[18]),
        .I3(Areg5[17]),
        .O(\Areg6[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[19]_i_4 
       (.I0(mdash5[17]),
        .I1(Areg5[25]),
        .I2(m5[17]),
        .I3(Areg5[16]),
        .O(\Areg6[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[19]_i_5 
       (.I0(mdash5[16]),
        .I1(Areg5[25]),
        .I2(m5[16]),
        .I3(Areg5[15]),
        .O(\Areg6[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg6[23]_i_2 
       (.I0(mdash5[23]),
        .I1(Areg5[25]),
        .I2(Areg5[22]),
        .O(\Areg6[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[23]_i_3 
       (.I0(mdash5[22]),
        .I1(Areg5[25]),
        .I2(m5[22]),
        .I3(Areg5[21]),
        .O(\Areg6[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[23]_i_4 
       (.I0(mdash5[21]),
        .I1(Areg5[25]),
        .I2(m5[21]),
        .I3(Areg5[20]),
        .O(\Areg6[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[23]_i_5 
       (.I0(mdash5[20]),
        .I1(Areg5[25]),
        .I2(m5[20]),
        .I3(Areg5[19]),
        .O(\Areg6[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg6[25]_i_2 
       (.I0(Areg5[25]),
        .I1(Areg5[24]),
        .O(\Areg6[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg6[25]_i_3 
       (.I0(Areg5[25]),
        .I1(Areg5[23]),
        .O(\Areg6[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[3]_i_2 
       (.I0(mdash5[3]),
        .I1(Areg5[25]),
        .I2(m5[3]),
        .I3(Areg5[2]),
        .O(\Areg6[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[3]_i_3 
       (.I0(mdash5[2]),
        .I1(Areg5[25]),
        .I2(m5[2]),
        .I3(Areg5[1]),
        .O(\Areg6[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[3]_i_4 
       (.I0(mdash5[1]),
        .I1(Areg5[25]),
        .I2(m5[1]),
        .I3(Areg5[0]),
        .O(\Areg6[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[3]_i_5 
       (.I0(mdash5[0]),
        .I1(Areg5[25]),
        .I2(m5[0]),
        .I3(qreg5),
        .O(\Areg6[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[7]_i_2 
       (.I0(mdash5[7]),
        .I1(Areg5[25]),
        .I2(m5[7]),
        .I3(Areg5[6]),
        .O(\Areg6[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[7]_i_3 
       (.I0(mdash5[6]),
        .I1(Areg5[25]),
        .I2(m5[6]),
        .I3(Areg5[5]),
        .O(\Areg6[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[7]_i_4 
       (.I0(mdash5[5]),
        .I1(Areg5[25]),
        .I2(m5[5]),
        .I3(Areg5[4]),
        .O(\Areg6[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg6[7]_i_5 
       (.I0(mdash5[4]),
        .I1(Areg5[25]),
        .I2(m5[4]),
        .I3(Areg5[3]),
        .O(\Areg6[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[0]),
        .Q(Areg6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[10]),
        .Q(Areg6[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[11]),
        .Q(Areg6[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg6_reg[11]_i_1 
       (.CI(\Areg6_reg[7]_i_1_n_0 ),
        .CO({\Areg6_reg[11]_i_1_n_0 ,\NLW_Areg6_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg5[10:7]),
        .O(c5__0[11:8]),
        .S({\Areg6[11]_i_2_n_0 ,\Areg6[11]_i_3_n_0 ,\Areg6[11]_i_4_n_0 ,\Areg6[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[12]),
        .Q(Areg6[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[13]),
        .Q(Areg6[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[14]),
        .Q(Areg6[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[15]),
        .Q(Areg6[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg6_reg[15]_i_1 
       (.CI(\Areg6_reg[11]_i_1_n_0 ),
        .CO({\Areg6_reg[15]_i_1_n_0 ,\NLW_Areg6_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg5[14:11]),
        .O(c5__0[15:12]),
        .S({\Areg6[15]_i_2_n_0 ,\Areg6[15]_i_3_n_0 ,\Areg6[15]_i_4_n_0 ,\Areg6[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[16]),
        .Q(Areg6[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[17]),
        .Q(Areg6[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[18]),
        .Q(Areg6[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[19]),
        .Q(Areg6[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg6_reg[19]_i_1 
       (.CI(\Areg6_reg[15]_i_1_n_0 ),
        .CO({\Areg6_reg[19]_i_1_n_0 ,\NLW_Areg6_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg5[18:15]),
        .O(c5__0[19:16]),
        .S({\Areg6[19]_i_2_n_0 ,\Areg6[19]_i_3_n_0 ,\Areg6[19]_i_4_n_0 ,\Areg6[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[1]),
        .Q(Areg6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[20]),
        .Q(Areg6[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[21]),
        .Q(Areg6[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[22]),
        .Q(Areg6[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[23]),
        .Q(Areg6[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg6_reg[23]_i_1 
       (.CI(\Areg6_reg[19]_i_1_n_0 ),
        .CO({\Areg6_reg[23]_i_1_n_0 ,\NLW_Areg6_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg5[22:19]),
        .O(c5__0[23:20]),
        .S({\Areg6[23]_i_2_n_0 ,\Areg6[23]_i_3_n_0 ,\Areg6[23]_i_4_n_0 ,\Areg6[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[24]),
        .Q(Areg6[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c5),
        .Q(Areg6[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg6_reg[25]_i_1 
       (.CI(\Areg6_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg6_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg5[23]}),
        .O({\NLW_Areg6_reg[25]_i_1_O_UNCONNECTED [3:2],c5,c5__0[24]}),
        .S({1'b0,1'b0,\Areg6[25]_i_2_n_0 ,\Areg6[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[2]),
        .Q(Areg6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[3]),
        .Q(Areg6[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg6_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg6_reg[3]_i_1_n_0 ,\NLW_Areg6_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg5[2:0],qreg5}),
        .O(c5__0[3:0]),
        .S({\Areg6[3]_i_2_n_0 ,\Areg6[3]_i_3_n_0 ,\Areg6[3]_i_4_n_0 ,\Areg6[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[4]),
        .Q(Areg6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[5]),
        .Q(Areg6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[6]),
        .Q(Areg6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[7]),
        .Q(Areg6[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg6_reg[7]_i_1 
       (.CI(\Areg6_reg[3]_i_1_n_0 ),
        .CO({\Areg6_reg[7]_i_1_n_0 ,\NLW_Areg6_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg5[6:3]),
        .O(c5__0[7:4]),
        .S({\Areg6[7]_i_2_n_0 ,\Areg6[7]_i_3_n_0 ,\Areg6[7]_i_4_n_0 ,\Areg6[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[8]),
        .Q(Areg6[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg6_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c5__0[9]),
        .Q(Areg6[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[11]_i_2 
       (.I0(mdash6[11]),
        .I1(Areg6[25]),
        .I2(m6[11]),
        .I3(Areg6[10]),
        .O(\Areg7[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[11]_i_3 
       (.I0(mdash6[10]),
        .I1(Areg6[25]),
        .I2(m6[10]),
        .I3(Areg6[9]),
        .O(\Areg7[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[11]_i_4 
       (.I0(mdash6[9]),
        .I1(Areg6[25]),
        .I2(m6[9]),
        .I3(Areg6[8]),
        .O(\Areg7[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[11]_i_5 
       (.I0(mdash6[8]),
        .I1(Areg6[25]),
        .I2(m6[8]),
        .I3(Areg6[7]),
        .O(\Areg7[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[15]_i_2 
       (.I0(mdash6[15]),
        .I1(Areg6[25]),
        .I2(m6[15]),
        .I3(Areg6[14]),
        .O(\Areg7[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[15]_i_3 
       (.I0(mdash6[14]),
        .I1(Areg6[25]),
        .I2(m6[14]),
        .I3(Areg6[13]),
        .O(\Areg7[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[15]_i_4 
       (.I0(mdash6[13]),
        .I1(Areg6[25]),
        .I2(m6[13]),
        .I3(Areg6[12]),
        .O(\Areg7[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[15]_i_5 
       (.I0(mdash6[12]),
        .I1(Areg6[25]),
        .I2(m6[12]),
        .I3(Areg6[11]),
        .O(\Areg7[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[19]_i_2 
       (.I0(mdash6[19]),
        .I1(Areg6[25]),
        .I2(m6[19]),
        .I3(Areg6[18]),
        .O(\Areg7[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[19]_i_3 
       (.I0(mdash6[18]),
        .I1(Areg6[25]),
        .I2(m6[18]),
        .I3(Areg6[17]),
        .O(\Areg7[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[19]_i_4 
       (.I0(mdash6[17]),
        .I1(Areg6[25]),
        .I2(m6[17]),
        .I3(Areg6[16]),
        .O(\Areg7[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[19]_i_5 
       (.I0(mdash6[16]),
        .I1(Areg6[25]),
        .I2(m6[16]),
        .I3(Areg6[15]),
        .O(\Areg7[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg7[23]_i_2 
       (.I0(mdash6[23]),
        .I1(Areg6[25]),
        .I2(Areg6[22]),
        .O(\Areg7[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[23]_i_3 
       (.I0(mdash6[22]),
        .I1(Areg6[25]),
        .I2(m6[22]),
        .I3(Areg6[21]),
        .O(\Areg7[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[23]_i_4 
       (.I0(mdash6[21]),
        .I1(Areg6[25]),
        .I2(m6[21]),
        .I3(Areg6[20]),
        .O(\Areg7[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[23]_i_5 
       (.I0(mdash6[20]),
        .I1(Areg6[25]),
        .I2(m6[20]),
        .I3(Areg6[19]),
        .O(\Areg7[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg7[25]_i_2 
       (.I0(Areg6[25]),
        .I1(Areg6[24]),
        .O(\Areg7[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg7[25]_i_3 
       (.I0(Areg6[25]),
        .I1(Areg6[23]),
        .O(\Areg7[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[3]_i_2 
       (.I0(mdash6[3]),
        .I1(Areg6[25]),
        .I2(m6[3]),
        .I3(Areg6[2]),
        .O(\Areg7[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[3]_i_3 
       (.I0(mdash6[2]),
        .I1(Areg6[25]),
        .I2(m6[2]),
        .I3(Areg6[1]),
        .O(\Areg7[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[3]_i_4 
       (.I0(mdash6[1]),
        .I1(Areg6[25]),
        .I2(m6[1]),
        .I3(Areg6[0]),
        .O(\Areg7[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[3]_i_5 
       (.I0(mdash6[0]),
        .I1(Areg6[25]),
        .I2(m6[0]),
        .I3(qreg6),
        .O(\Areg7[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[7]_i_2 
       (.I0(mdash6[7]),
        .I1(Areg6[25]),
        .I2(m6[7]),
        .I3(Areg6[6]),
        .O(\Areg7[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[7]_i_3 
       (.I0(mdash6[6]),
        .I1(Areg6[25]),
        .I2(m6[6]),
        .I3(Areg6[5]),
        .O(\Areg7[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[7]_i_4 
       (.I0(mdash6[5]),
        .I1(Areg6[25]),
        .I2(m6[5]),
        .I3(Areg6[4]),
        .O(\Areg7[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg7[7]_i_5 
       (.I0(mdash6[4]),
        .I1(Areg6[25]),
        .I2(m6[4]),
        .I3(Areg6[3]),
        .O(\Areg7[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[0]),
        .Q(Areg7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[10]),
        .Q(Areg7[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[11]),
        .Q(Areg7[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg7_reg[11]_i_1 
       (.CI(\Areg7_reg[7]_i_1_n_0 ),
        .CO({\Areg7_reg[11]_i_1_n_0 ,\NLW_Areg7_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg6[10:7]),
        .O(c6__0[11:8]),
        .S({\Areg7[11]_i_2_n_0 ,\Areg7[11]_i_3_n_0 ,\Areg7[11]_i_4_n_0 ,\Areg7[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[12]),
        .Q(Areg7[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[13]),
        .Q(Areg7[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[14]),
        .Q(Areg7[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[15]),
        .Q(Areg7[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg7_reg[15]_i_1 
       (.CI(\Areg7_reg[11]_i_1_n_0 ),
        .CO({\Areg7_reg[15]_i_1_n_0 ,\NLW_Areg7_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg6[14:11]),
        .O(c6__0[15:12]),
        .S({\Areg7[15]_i_2_n_0 ,\Areg7[15]_i_3_n_0 ,\Areg7[15]_i_4_n_0 ,\Areg7[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[16]),
        .Q(Areg7[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[17]),
        .Q(Areg7[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[18]),
        .Q(Areg7[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[19]),
        .Q(Areg7[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg7_reg[19]_i_1 
       (.CI(\Areg7_reg[15]_i_1_n_0 ),
        .CO({\Areg7_reg[19]_i_1_n_0 ,\NLW_Areg7_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg6[18:15]),
        .O(c6__0[19:16]),
        .S({\Areg7[19]_i_2_n_0 ,\Areg7[19]_i_3_n_0 ,\Areg7[19]_i_4_n_0 ,\Areg7[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[1]),
        .Q(Areg7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[20]),
        .Q(Areg7[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[21]),
        .Q(Areg7[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[22]),
        .Q(Areg7[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[23]),
        .Q(Areg7[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg7_reg[23]_i_1 
       (.CI(\Areg7_reg[19]_i_1_n_0 ),
        .CO({\Areg7_reg[23]_i_1_n_0 ,\NLW_Areg7_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg6[22:19]),
        .O(c6__0[23:20]),
        .S({\Areg7[23]_i_2_n_0 ,\Areg7[23]_i_3_n_0 ,\Areg7[23]_i_4_n_0 ,\Areg7[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[24]),
        .Q(Areg7[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c6),
        .Q(Areg7[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg7_reg[25]_i_1 
       (.CI(\Areg7_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg7_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg6[23]}),
        .O({\NLW_Areg7_reg[25]_i_1_O_UNCONNECTED [3:2],c6,c6__0[24]}),
        .S({1'b0,1'b0,\Areg7[25]_i_2_n_0 ,\Areg7[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[2]),
        .Q(Areg7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[3]),
        .Q(Areg7[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg7_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg7_reg[3]_i_1_n_0 ,\NLW_Areg7_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg6[2:0],qreg6}),
        .O(c6__0[3:0]),
        .S({\Areg7[3]_i_2_n_0 ,\Areg7[3]_i_3_n_0 ,\Areg7[3]_i_4_n_0 ,\Areg7[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[4]),
        .Q(Areg7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[5]),
        .Q(Areg7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[6]),
        .Q(Areg7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[7]),
        .Q(Areg7[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg7_reg[7]_i_1 
       (.CI(\Areg7_reg[3]_i_1_n_0 ),
        .CO({\Areg7_reg[7]_i_1_n_0 ,\NLW_Areg7_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg6[6:3]),
        .O(c6__0[7:4]),
        .S({\Areg7[7]_i_2_n_0 ,\Areg7[7]_i_3_n_0 ,\Areg7[7]_i_4_n_0 ,\Areg7[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[8]),
        .Q(Areg7[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg7_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c6__0[9]),
        .Q(Areg7[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[11]_i_2 
       (.I0(mdash7[11]),
        .I1(Areg7[25]),
        .I2(m7[11]),
        .I3(Areg7[10]),
        .O(\Areg8[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[11]_i_3 
       (.I0(mdash7[10]),
        .I1(Areg7[25]),
        .I2(m7[10]),
        .I3(Areg7[9]),
        .O(\Areg8[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[11]_i_4 
       (.I0(mdash7[9]),
        .I1(Areg7[25]),
        .I2(m7[9]),
        .I3(Areg7[8]),
        .O(\Areg8[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[11]_i_5 
       (.I0(mdash7[8]),
        .I1(Areg7[25]),
        .I2(m7[8]),
        .I3(Areg7[7]),
        .O(\Areg8[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[15]_i_2 
       (.I0(mdash7[15]),
        .I1(Areg7[25]),
        .I2(m7[15]),
        .I3(Areg7[14]),
        .O(\Areg8[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[15]_i_3 
       (.I0(mdash7[14]),
        .I1(Areg7[25]),
        .I2(m7[14]),
        .I3(Areg7[13]),
        .O(\Areg8[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[15]_i_4 
       (.I0(mdash7[13]),
        .I1(Areg7[25]),
        .I2(m7[13]),
        .I3(Areg7[12]),
        .O(\Areg8[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[15]_i_5 
       (.I0(mdash7[12]),
        .I1(Areg7[25]),
        .I2(m7[12]),
        .I3(Areg7[11]),
        .O(\Areg8[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[19]_i_2 
       (.I0(mdash7[19]),
        .I1(Areg7[25]),
        .I2(m7[19]),
        .I3(Areg7[18]),
        .O(\Areg8[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[19]_i_3 
       (.I0(mdash7[18]),
        .I1(Areg7[25]),
        .I2(m7[18]),
        .I3(Areg7[17]),
        .O(\Areg8[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[19]_i_4 
       (.I0(mdash7[17]),
        .I1(Areg7[25]),
        .I2(m7[17]),
        .I3(Areg7[16]),
        .O(\Areg8[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[19]_i_5 
       (.I0(mdash7[16]),
        .I1(Areg7[25]),
        .I2(m7[16]),
        .I3(Areg7[15]),
        .O(\Areg8[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg8[23]_i_2 
       (.I0(mdash7[23]),
        .I1(Areg7[25]),
        .I2(Areg7[22]),
        .O(\Areg8[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[23]_i_3 
       (.I0(mdash7[22]),
        .I1(Areg7[25]),
        .I2(m7[22]),
        .I3(Areg7[21]),
        .O(\Areg8[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[23]_i_4 
       (.I0(mdash7[21]),
        .I1(Areg7[25]),
        .I2(m7[21]),
        .I3(Areg7[20]),
        .O(\Areg8[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[23]_i_5 
       (.I0(mdash7[20]),
        .I1(Areg7[25]),
        .I2(m7[20]),
        .I3(Areg7[19]),
        .O(\Areg8[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg8[25]_i_2 
       (.I0(Areg7[25]),
        .I1(Areg7[24]),
        .O(\Areg8[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg8[25]_i_3 
       (.I0(Areg7[25]),
        .I1(Areg7[23]),
        .O(\Areg8[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[3]_i_2 
       (.I0(mdash7[3]),
        .I1(Areg7[25]),
        .I2(m7[3]),
        .I3(Areg7[2]),
        .O(\Areg8[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[3]_i_3 
       (.I0(mdash7[2]),
        .I1(Areg7[25]),
        .I2(m7[2]),
        .I3(Areg7[1]),
        .O(\Areg8[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[3]_i_4 
       (.I0(mdash7[1]),
        .I1(Areg7[25]),
        .I2(m7[1]),
        .I3(Areg7[0]),
        .O(\Areg8[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[3]_i_5 
       (.I0(mdash7[0]),
        .I1(Areg7[25]),
        .I2(m7[0]),
        .I3(qreg7),
        .O(\Areg8[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[7]_i_2 
       (.I0(mdash7[7]),
        .I1(Areg7[25]),
        .I2(m7[7]),
        .I3(Areg7[6]),
        .O(\Areg8[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[7]_i_3 
       (.I0(mdash7[6]),
        .I1(Areg7[25]),
        .I2(m7[6]),
        .I3(Areg7[5]),
        .O(\Areg8[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[7]_i_4 
       (.I0(mdash7[5]),
        .I1(Areg7[25]),
        .I2(m7[5]),
        .I3(Areg7[4]),
        .O(\Areg8[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg8[7]_i_5 
       (.I0(mdash7[4]),
        .I1(Areg7[25]),
        .I2(m7[4]),
        .I3(Areg7[3]),
        .O(\Areg8[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[0]),
        .Q(Areg8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[10]),
        .Q(Areg8[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[11]),
        .Q(Areg8[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg8_reg[11]_i_1 
       (.CI(\Areg8_reg[7]_i_1_n_0 ),
        .CO({\Areg8_reg[11]_i_1_n_0 ,\NLW_Areg8_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg7[10:7]),
        .O(c7__0[11:8]),
        .S({\Areg8[11]_i_2_n_0 ,\Areg8[11]_i_3_n_0 ,\Areg8[11]_i_4_n_0 ,\Areg8[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[12]),
        .Q(Areg8[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[13]),
        .Q(Areg8[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[14]),
        .Q(Areg8[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[15]),
        .Q(Areg8[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg8_reg[15]_i_1 
       (.CI(\Areg8_reg[11]_i_1_n_0 ),
        .CO({\Areg8_reg[15]_i_1_n_0 ,\NLW_Areg8_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg7[14:11]),
        .O(c7__0[15:12]),
        .S({\Areg8[15]_i_2_n_0 ,\Areg8[15]_i_3_n_0 ,\Areg8[15]_i_4_n_0 ,\Areg8[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[16]),
        .Q(Areg8[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[17]),
        .Q(Areg8[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[18]),
        .Q(Areg8[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[19]),
        .Q(Areg8[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg8_reg[19]_i_1 
       (.CI(\Areg8_reg[15]_i_1_n_0 ),
        .CO({\Areg8_reg[19]_i_1_n_0 ,\NLW_Areg8_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg7[18:15]),
        .O(c7__0[19:16]),
        .S({\Areg8[19]_i_2_n_0 ,\Areg8[19]_i_3_n_0 ,\Areg8[19]_i_4_n_0 ,\Areg8[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[1]),
        .Q(Areg8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[20]),
        .Q(Areg8[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[21]),
        .Q(Areg8[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[22]),
        .Q(Areg8[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[23]),
        .Q(Areg8[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg8_reg[23]_i_1 
       (.CI(\Areg8_reg[19]_i_1_n_0 ),
        .CO({\Areg8_reg[23]_i_1_n_0 ,\NLW_Areg8_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg7[22:19]),
        .O(c7__0[23:20]),
        .S({\Areg8[23]_i_2_n_0 ,\Areg8[23]_i_3_n_0 ,\Areg8[23]_i_4_n_0 ,\Areg8[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[24]),
        .Q(Areg8[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c7),
        .Q(Areg8[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg8_reg[25]_i_1 
       (.CI(\Areg8_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg8_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg7[23]}),
        .O({\NLW_Areg8_reg[25]_i_1_O_UNCONNECTED [3:2],c7,c7__0[24]}),
        .S({1'b0,1'b0,\Areg8[25]_i_2_n_0 ,\Areg8[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[2]),
        .Q(Areg8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[3]),
        .Q(Areg8[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg8_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg8_reg[3]_i_1_n_0 ,\NLW_Areg8_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg7[2:0],qreg7}),
        .O(c7__0[3:0]),
        .S({\Areg8[3]_i_2_n_0 ,\Areg8[3]_i_3_n_0 ,\Areg8[3]_i_4_n_0 ,\Areg8[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[4]),
        .Q(Areg8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[5]),
        .Q(Areg8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[6]),
        .Q(Areg8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[7]),
        .Q(Areg8[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg8_reg[7]_i_1 
       (.CI(\Areg8_reg[3]_i_1_n_0 ),
        .CO({\Areg8_reg[7]_i_1_n_0 ,\NLW_Areg8_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg7[6:3]),
        .O(c7__0[7:4]),
        .S({\Areg8[7]_i_2_n_0 ,\Areg8[7]_i_3_n_0 ,\Areg8[7]_i_4_n_0 ,\Areg8[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[8]),
        .Q(Areg8[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg8_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c7__0[9]),
        .Q(Areg8[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[11]_i_2 
       (.I0(mdash8[11]),
        .I1(Areg8[25]),
        .I2(m8[11]),
        .I3(Areg8[10]),
        .O(\Areg9[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[11]_i_3 
       (.I0(mdash8[10]),
        .I1(Areg8[25]),
        .I2(m8[10]),
        .I3(Areg8[9]),
        .O(\Areg9[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[11]_i_4 
       (.I0(mdash8[9]),
        .I1(Areg8[25]),
        .I2(m8[9]),
        .I3(Areg8[8]),
        .O(\Areg9[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[11]_i_5 
       (.I0(mdash8[8]),
        .I1(Areg8[25]),
        .I2(m8[8]),
        .I3(Areg8[7]),
        .O(\Areg9[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[15]_i_2 
       (.I0(mdash8[15]),
        .I1(Areg8[25]),
        .I2(m8[15]),
        .I3(Areg8[14]),
        .O(\Areg9[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[15]_i_3 
       (.I0(mdash8[14]),
        .I1(Areg8[25]),
        .I2(m8[14]),
        .I3(Areg8[13]),
        .O(\Areg9[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[15]_i_4 
       (.I0(mdash8[13]),
        .I1(Areg8[25]),
        .I2(m8[13]),
        .I3(Areg8[12]),
        .O(\Areg9[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[15]_i_5 
       (.I0(mdash8[12]),
        .I1(Areg8[25]),
        .I2(m8[12]),
        .I3(Areg8[11]),
        .O(\Areg9[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[19]_i_2 
       (.I0(mdash8[19]),
        .I1(Areg8[25]),
        .I2(m8[19]),
        .I3(Areg8[18]),
        .O(\Areg9[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[19]_i_3 
       (.I0(mdash8[18]),
        .I1(Areg8[25]),
        .I2(m8[18]),
        .I3(Areg8[17]),
        .O(\Areg9[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[19]_i_4 
       (.I0(mdash8[17]),
        .I1(Areg8[25]),
        .I2(m8[17]),
        .I3(Areg8[16]),
        .O(\Areg9[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[19]_i_5 
       (.I0(mdash8[16]),
        .I1(Areg8[25]),
        .I2(m8[16]),
        .I3(Areg8[15]),
        .O(\Areg9[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Areg9[23]_i_2 
       (.I0(mdash8[23]),
        .I1(Areg8[25]),
        .I2(Areg8[22]),
        .O(\Areg9[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[23]_i_3 
       (.I0(mdash8[22]),
        .I1(Areg8[25]),
        .I2(m8[22]),
        .I3(Areg8[21]),
        .O(\Areg9[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[23]_i_4 
       (.I0(mdash8[21]),
        .I1(Areg8[25]),
        .I2(m8[21]),
        .I3(Areg8[20]),
        .O(\Areg9[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[23]_i_5 
       (.I0(mdash8[20]),
        .I1(Areg8[25]),
        .I2(m8[20]),
        .I3(Areg8[19]),
        .O(\Areg9[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg9[25]_i_2 
       (.I0(Areg8[25]),
        .I1(Areg8[24]),
        .O(\Areg9[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Areg9[25]_i_3 
       (.I0(Areg8[25]),
        .I1(Areg8[23]),
        .O(\Areg9[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[3]_i_2 
       (.I0(mdash8[3]),
        .I1(Areg8[25]),
        .I2(m8[3]),
        .I3(Areg8[2]),
        .O(\Areg9[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[3]_i_3 
       (.I0(mdash8[2]),
        .I1(Areg8[25]),
        .I2(m8[2]),
        .I3(Areg8[1]),
        .O(\Areg9[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[3]_i_4 
       (.I0(mdash8[1]),
        .I1(Areg8[25]),
        .I2(m8[1]),
        .I3(Areg8[0]),
        .O(\Areg9[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[3]_i_5 
       (.I0(mdash8[0]),
        .I1(Areg8[25]),
        .I2(m8[0]),
        .I3(qreg8),
        .O(\Areg9[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[7]_i_2 
       (.I0(mdash8[7]),
        .I1(Areg8[25]),
        .I2(m8[7]),
        .I3(Areg8[6]),
        .O(\Areg9[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[7]_i_3 
       (.I0(mdash8[6]),
        .I1(Areg8[25]),
        .I2(m8[6]),
        .I3(Areg8[5]),
        .O(\Areg9[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[7]_i_4 
       (.I0(mdash8[5]),
        .I1(Areg8[25]),
        .I2(m8[5]),
        .I3(Areg8[4]),
        .O(\Areg9[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \Areg9[7]_i_5 
       (.I0(mdash8[4]),
        .I1(Areg8[25]),
        .I2(m8[4]),
        .I3(Areg8[3]),
        .O(\Areg9[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[0]),
        .Q(Areg9[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[10]),
        .Q(Areg9[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[11]),
        .Q(Areg9[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg9_reg[11]_i_1 
       (.CI(\Areg9_reg[7]_i_1_n_0 ),
        .CO({\Areg9_reg[11]_i_1_n_0 ,\NLW_Areg9_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg8[10:7]),
        .O(c8__0[11:8]),
        .S({\Areg9[11]_i_2_n_0 ,\Areg9[11]_i_3_n_0 ,\Areg9[11]_i_4_n_0 ,\Areg9[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[12]),
        .Q(Areg9[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[13]),
        .Q(Areg9[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[14]),
        .Q(Areg9[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[15]),
        .Q(Areg9[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg9_reg[15]_i_1 
       (.CI(\Areg9_reg[11]_i_1_n_0 ),
        .CO({\Areg9_reg[15]_i_1_n_0 ,\NLW_Areg9_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg8[14:11]),
        .O(c8__0[15:12]),
        .S({\Areg9[15]_i_2_n_0 ,\Areg9[15]_i_3_n_0 ,\Areg9[15]_i_4_n_0 ,\Areg9[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[16]),
        .Q(Areg9[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[17]),
        .Q(Areg9[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[18]),
        .Q(Areg9[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[19]),
        .Q(Areg9[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg9_reg[19]_i_1 
       (.CI(\Areg9_reg[15]_i_1_n_0 ),
        .CO({\Areg9_reg[19]_i_1_n_0 ,\NLW_Areg9_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg8[18:15]),
        .O(c8__0[19:16]),
        .S({\Areg9[19]_i_2_n_0 ,\Areg9[19]_i_3_n_0 ,\Areg9[19]_i_4_n_0 ,\Areg9[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[1]),
        .Q(Areg9[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[20]),
        .Q(Areg9[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[21]),
        .Q(Areg9[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[22]),
        .Q(Areg9[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[23]),
        .Q(Areg9[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg9_reg[23]_i_1 
       (.CI(\Areg9_reg[19]_i_1_n_0 ),
        .CO({\Areg9_reg[23]_i_1_n_0 ,\NLW_Areg9_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg8[22:19]),
        .O(c8__0[23:20]),
        .S({\Areg9[23]_i_2_n_0 ,\Areg9[23]_i_3_n_0 ,\Areg9[23]_i_4_n_0 ,\Areg9[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[24]),
        .Q(Areg9[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(c8),
        .Q(Areg9[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg9_reg[25]_i_1 
       (.CI(\Areg9_reg[23]_i_1_n_0 ),
        .CO(\NLW_Areg9_reg[25]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Areg8[23]}),
        .O({\NLW_Areg9_reg[25]_i_1_O_UNCONNECTED [3:2],c8,c8__0[24]}),
        .S({1'b0,1'b0,\Areg9[25]_i_2_n_0 ,\Areg9[25]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[2]),
        .Q(Areg9[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[3]),
        .Q(Areg9[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg9_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Areg9_reg[3]_i_1_n_0 ,\NLW_Areg9_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg8[2:0],qreg8}),
        .O(c8__0[3:0]),
        .S({\Areg9[3]_i_2_n_0 ,\Areg9[3]_i_3_n_0 ,\Areg9[3]_i_4_n_0 ,\Areg9[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[4]),
        .Q(Areg9[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[5]),
        .Q(Areg9[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[6]),
        .Q(Areg9[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[7]),
        .Q(Areg9[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Areg9_reg[7]_i_1 
       (.CI(\Areg9_reg[3]_i_1_n_0 ),
        .CO({\Areg9_reg[7]_i_1_n_0 ,\NLW_Areg9_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg8[6:3]),
        .O(c8__0[7:4]),
        .S({\Areg9[7]_i_2_n_0 ,\Areg9[7]_i_3_n_0 ,\Areg9[7]_i_4_n_0 ,\Areg9[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[8]),
        .Q(Areg9[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Areg9_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(c8__0[9]),
        .Q(Areg9[9]),
        .R(1'b0));
  (* srl_bus_name = "z3/\exponentout28_reg " *) 
  (* srl_name = "z3/\exponentout28_reg[0]_srl28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \exponentout28_reg[0]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\exponentout_reg_n_0_[0] ),
        .Q(\exponentout28_reg[0]_srl28_n_0 ),
        .Q31(\NLW_exponentout28_reg[0]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "z3/\exponentout28_reg " *) 
  (* srl_name = "z3/\exponentout28_reg[1]_srl28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \exponentout28_reg[1]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\exponentout_reg_n_0_[1] ),
        .Q(\exponentout28_reg[1]_srl28_n_0 ),
        .Q31(\NLW_exponentout28_reg[1]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "z3/\exponentout28_reg " *) 
  (* srl_name = "z3/\exponentout28_reg[2]_srl28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \exponentout28_reg[2]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\exponentout_reg_n_0_[2] ),
        .Q(\exponentout28_reg[2]_srl28_n_0 ),
        .Q31(\NLW_exponentout28_reg[2]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "z3/\exponentout28_reg " *) 
  (* srl_name = "z3/\exponentout28_reg[3]_srl28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \exponentout28_reg[3]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\exponentout_reg_n_0_[3] ),
        .Q(\exponentout28_reg[3]_srl28_n_0 ),
        .Q31(\NLW_exponentout28_reg[3]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "z3/\exponentout28_reg " *) 
  (* srl_name = "z3/\exponentout28_reg[4]_srl28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \exponentout28_reg[4]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\exponentout_reg_n_0_[4] ),
        .Q(\exponentout28_reg[4]_srl28_n_0 ),
        .Q31(\NLW_exponentout28_reg[4]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "z3/\exponentout28_reg " *) 
  (* srl_name = "z3/\exponentout28_reg[5]_srl28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \exponentout28_reg[5]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\exponentout_reg_n_0_[5] ),
        .Q(\exponentout28_reg[5]_srl28_n_0 ),
        .Q31(\NLW_exponentout28_reg[5]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "z3/\exponentout28_reg " *) 
  (* srl_name = "z3/\exponentout28_reg[6]_srl28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \exponentout28_reg[6]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\exponentout_reg_n_0_[6] ),
        .Q(\exponentout28_reg[6]_srl28_n_0 ),
        .Q31(\NLW_exponentout28_reg[6]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "z3/\exponentout28_reg " *) 
  (* srl_name = "z3/\exponentout28_reg[7]_srl28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \exponentout28_reg[7]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\exponentout_reg_n_0_[7] ),
        .Q(\exponentout28_reg[7]_srl28_n_0 ),
        .Q31(\NLW_exponentout28_reg[7]_srl28_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout29_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\exponentout28_reg[0]_srl28_n_0 ),
        .Q(out[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout29_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\exponentout28_reg[1]_srl28_n_0 ),
        .Q(out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout29_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\exponentout28_reg[2]_srl28_n_0 ),
        .Q(out[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout29_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\exponentout28_reg[3]_srl28_n_0 ),
        .Q(out[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout29_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\exponentout28_reg[4]_srl28_n_0 ),
        .Q(out[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout29_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\exponentout28_reg[5]_srl28_n_0 ),
        .Q(out[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout29_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\exponentout28_reg[6]_srl28_n_0 ),
        .Q(out[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout29_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\exponentout28_reg[7]_srl28_n_0 ),
        .Q(out[30]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \exponentout[3]_i_2 
       (.I0(a[25]),
        .I1(b[25]),
        .O(\exponentout[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \exponentout[3]_i_3 
       (.I0(a[24]),
        .I1(b[24]),
        .O(\exponentout[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \exponentout[3]_i_4 
       (.I0(a[23]),
        .I1(b[23]),
        .O(\exponentout[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \exponentout[3]_i_5 
       (.I0(b[25]),
        .I1(a[25]),
        .I2(a[26]),
        .I3(b[26]),
        .O(\exponentout[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \exponentout[3]_i_6 
       (.I0(b[24]),
        .I1(a[24]),
        .I2(a[25]),
        .I3(b[25]),
        .O(\exponentout[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \exponentout[3]_i_7 
       (.I0(b[23]),
        .I1(a[23]),
        .I2(a[24]),
        .I3(b[24]),
        .O(\exponentout[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \exponentout[3]_i_8 
       (.I0(a[23]),
        .I1(b[23]),
        .I2(\qreg_reg[23]_i_1_n_0 ),
        .O(\exponentout[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \exponentout[7]_i_2 
       (.I0(a[28]),
        .I1(b[28]),
        .O(\exponentout[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \exponentout[7]_i_3 
       (.I0(a[27]),
        .I1(b[27]),
        .O(\exponentout[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \exponentout[7]_i_4 
       (.I0(a[26]),
        .I1(b[26]),
        .O(\exponentout[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \exponentout[7]_i_5 
       (.I0(b[29]),
        .I1(a[29]),
        .I2(a[30]),
        .I3(b[30]),
        .O(\exponentout[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \exponentout[7]_i_6 
       (.I0(b[28]),
        .I1(a[28]),
        .I2(a[29]),
        .I3(b[29]),
        .O(\exponentout[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \exponentout[7]_i_7 
       (.I0(b[27]),
        .I1(a[27]),
        .I2(a[28]),
        .I3(b[28]),
        .O(\exponentout[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \exponentout[7]_i_8 
       (.I0(b[26]),
        .I1(a[26]),
        .I2(a[27]),
        .I3(b[27]),
        .O(\exponentout[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent[0]),
        .Q(\exponentout_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent[1]),
        .Q(\exponentout_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent[2]),
        .Q(\exponentout_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent[3]),
        .Q(\exponentout_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \exponentout_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\exponentout_reg[3]_i_1_n_0 ,\NLW_exponentout_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\exponentout[3]_i_2_n_0 ,\exponentout[3]_i_3_n_0 ,\exponentout[3]_i_4_n_0 ,\qreg_reg[23]_i_1_n_0 }),
        .O(outexponent[3:0]),
        .S({\exponentout[3]_i_5_n_0 ,\exponentout[3]_i_6_n_0 ,\exponentout[3]_i_7_n_0 ,\exponentout[3]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent[4]),
        .Q(\exponentout_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent[5]),
        .Q(\exponentout_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent[6]),
        .Q(\exponentout_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exponentout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent[7]),
        .Q(\exponentout_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \exponentout_reg[7]_i_1 
       (.CI(\exponentout_reg[3]_i_1_n_0 ),
        .CO(\NLW_exponentout_reg[7]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\exponentout[7]_i_2_n_0 ,\exponentout[7]_i_3_n_0 ,\exponentout[7]_i_4_n_0 }),
        .O(outexponent[7:4]),
        .S({\exponentout[7]_i_5_n_0 ,\exponentout[7]_i_6_n_0 ,\exponentout[7]_i_7_n_0 ,\exponentout[7]_i_8_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \ext1[1]_i_1 
       (.I0(c26[25]),
        .O(ql26));
  FDRE #(
    .INIT(1'b0)) 
    \ext1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ql26),
        .Q(ext1),
        .R(1'b0));
  (* srl_bus_name = "z3/\ext1_reg " *) 
  (* srl_name = "z3/\ext1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ext1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(ql25),
        .Q(\ext1_reg[2]_srl2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ext1_reg[2]_srl2_i_1 
       (.I0(c25[25]),
        .O(ql25));
  LUT1 #(
    .INIT(2'h1)) 
    \ext2[0]_i_1 
       (.I0(c27[25]),
        .O(ql27));
  FDRE #(
    .INIT(1'b0)) 
    \ext2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ql27),
        .Q(mant[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ext1),
        .Q(mant[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\ext1_reg[2]_srl2_n_0 ),
        .Q(mant[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[0]),
        .Q(m10[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[10]),
        .Q(m10[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[11]),
        .Q(m10[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[12]),
        .Q(m10[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[13]),
        .Q(m10[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[14]),
        .Q(m10[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[15]),
        .Q(m10[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[16]),
        .Q(m10[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[17]),
        .Q(m10[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[18]),
        .Q(m10[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[19]),
        .Q(m10[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[1]),
        .Q(m10[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[20]),
        .Q(m10[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[21]),
        .Q(m10[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[22]),
        .Q(m10[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[2]),
        .Q(m10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[3]),
        .Q(m10[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[4]),
        .Q(m10[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[5]),
        .Q(m10[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[6]),
        .Q(m10[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[7]),
        .Q(m10[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[8]),
        .Q(m10[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m10_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m9[9]),
        .Q(m10[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[0]),
        .Q(m11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[10]),
        .Q(m11[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[11]),
        .Q(m11[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[12]),
        .Q(m11[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[13]),
        .Q(m11[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[14]),
        .Q(m11[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[15]),
        .Q(m11[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[16]),
        .Q(m11[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[17]),
        .Q(m11[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[18]),
        .Q(m11[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[19]),
        .Q(m11[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[1]),
        .Q(m11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[20]),
        .Q(m11[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[21]),
        .Q(m11[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[22]),
        .Q(m11[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[2]),
        .Q(m11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[3]),
        .Q(m11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[4]),
        .Q(m11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[5]),
        .Q(m11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[6]),
        .Q(m11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[7]),
        .Q(m11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[8]),
        .Q(m11[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m11_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m10[9]),
        .Q(m11[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[0]),
        .Q(m12[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[10]),
        .Q(m12[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[11]),
        .Q(m12[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[12]),
        .Q(m12[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[13]),
        .Q(m12[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[14]),
        .Q(m12[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[15]),
        .Q(m12[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[16]),
        .Q(m12[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[17]),
        .Q(m12[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[18]),
        .Q(m12[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[19]),
        .Q(m12[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[1]),
        .Q(m12[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[20]),
        .Q(m12[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[21]),
        .Q(m12[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[22]),
        .Q(m12[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[2]),
        .Q(m12[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[3]),
        .Q(m12[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[4]),
        .Q(m12[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[5]),
        .Q(m12[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[6]),
        .Q(m12[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[7]),
        .Q(m12[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[8]),
        .Q(m12[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m12_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m11[9]),
        .Q(m12[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[0]),
        .Q(m13[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[10]),
        .Q(m13[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[11]),
        .Q(m13[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[12]),
        .Q(m13[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[13]),
        .Q(m13[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[14]),
        .Q(m13[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[15]),
        .Q(m13[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[16]),
        .Q(m13[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[17]),
        .Q(m13[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[18]),
        .Q(m13[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[19]),
        .Q(m13[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[1]),
        .Q(m13[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[20]),
        .Q(m13[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[21]),
        .Q(m13[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[22]),
        .Q(m13[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[2]),
        .Q(m13[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[3]),
        .Q(m13[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[4]),
        .Q(m13[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[5]),
        .Q(m13[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[6]),
        .Q(m13[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[7]),
        .Q(m13[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[8]),
        .Q(m13[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m13_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m12[9]),
        .Q(m13[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[0]),
        .Q(m14[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[10]),
        .Q(m14[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[11]),
        .Q(m14[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[12]),
        .Q(m14[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[13]),
        .Q(m14[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[14]),
        .Q(m14[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[15]),
        .Q(m14[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[16]),
        .Q(m14[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[17]),
        .Q(m14[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[18]),
        .Q(m14[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[19]),
        .Q(m14[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[1]),
        .Q(m14[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[20]),
        .Q(m14[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[21]),
        .Q(m14[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[22]),
        .Q(m14[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[2]),
        .Q(m14[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[3]),
        .Q(m14[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[4]),
        .Q(m14[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[5]),
        .Q(m14[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[6]),
        .Q(m14[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[7]),
        .Q(m14[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[8]),
        .Q(m14[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m14_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m13[9]),
        .Q(m14[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[0]),
        .Q(m15[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[10]),
        .Q(m15[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[11]),
        .Q(m15[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[12]),
        .Q(m15[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[13]),
        .Q(m15[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[14]),
        .Q(m15[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[15]),
        .Q(m15[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[16]),
        .Q(m15[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[17]),
        .Q(m15[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[18]),
        .Q(m15[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[19]),
        .Q(m15[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[1]),
        .Q(m15[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[20]),
        .Q(m15[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[21]),
        .Q(m15[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[22]),
        .Q(m15[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[2]),
        .Q(m15[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[3]),
        .Q(m15[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[4]),
        .Q(m15[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[5]),
        .Q(m15[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[6]),
        .Q(m15[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[7]),
        .Q(m15[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[8]),
        .Q(m15[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m15_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m14[9]),
        .Q(m15[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[0]),
        .Q(m16[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[10]),
        .Q(m16[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[11]),
        .Q(m16[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[12]),
        .Q(m16[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[13]),
        .Q(m16[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[14]),
        .Q(m16[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[15]),
        .Q(m16[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[16]),
        .Q(m16[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[17]),
        .Q(m16[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[18]),
        .Q(m16[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[19]),
        .Q(m16[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[1]),
        .Q(m16[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[20]),
        .Q(m16[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[21]),
        .Q(m16[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[22]),
        .Q(m16[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[2]),
        .Q(m16[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[3]),
        .Q(m16[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[4]),
        .Q(m16[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[5]),
        .Q(m16[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[6]),
        .Q(m16[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[7]),
        .Q(m16[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[8]),
        .Q(m16[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m16_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m15[9]),
        .Q(m16[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[0]),
        .Q(m17[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[10]),
        .Q(m17[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[11]),
        .Q(m17[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[12]),
        .Q(m17[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[13]),
        .Q(m17[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[14]),
        .Q(m17[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[15]),
        .Q(m17[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[16]),
        .Q(m17[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[17]),
        .Q(m17[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[18]),
        .Q(m17[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[19]),
        .Q(m17[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[1]),
        .Q(m17[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[20]),
        .Q(m17[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[21]),
        .Q(m17[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[22]),
        .Q(m17[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[2]),
        .Q(m17[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[3]),
        .Q(m17[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[4]),
        .Q(m17[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[5]),
        .Q(m17[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[6]),
        .Q(m17[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[7]),
        .Q(m17[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[8]),
        .Q(m17[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m17_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m16[9]),
        .Q(m17[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[0]),
        .Q(m18[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[10]),
        .Q(m18[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[11]),
        .Q(m18[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[12]),
        .Q(m18[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[13]),
        .Q(m18[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[14]),
        .Q(m18[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[15]),
        .Q(m18[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[16]),
        .Q(m18[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[17]),
        .Q(m18[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[18]),
        .Q(m18[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[19]),
        .Q(m18[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[1]),
        .Q(m18[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[20]),
        .Q(m18[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[21]),
        .Q(m18[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[22]),
        .Q(m18[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[2]),
        .Q(m18[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[3]),
        .Q(m18[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[4]),
        .Q(m18[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[5]),
        .Q(m18[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[6]),
        .Q(m18[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[7]),
        .Q(m18[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[8]),
        .Q(m18[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m18_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m17[9]),
        .Q(m18[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[0]),
        .Q(m19[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[10]),
        .Q(m19[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[11]),
        .Q(m19[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[12]),
        .Q(m19[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[13]),
        .Q(m19[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[14]),
        .Q(m19[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[15]),
        .Q(m19[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[16]),
        .Q(m19[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[17]),
        .Q(m19[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[18]),
        .Q(m19[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[19]),
        .Q(m19[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[1]),
        .Q(m19[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[20]),
        .Q(m19[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[21]),
        .Q(m19[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[22]),
        .Q(m19[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[2]),
        .Q(m19[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[3]),
        .Q(m19[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[4]),
        .Q(m19[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[5]),
        .Q(m19[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[6]),
        .Q(m19[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[7]),
        .Q(m19[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[8]),
        .Q(m19[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m19_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m18[9]),
        .Q(m19[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m[0]),
        .Q(m1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m[10]),
        .Q(m1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m[11]),
        .Q(m1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m[12]),
        .Q(m1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m[13]),
        .Q(m1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m[14]),
        .Q(m1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m[15]),
        .Q(m1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m[16]),
        .Q(m1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m[17]),
        .Q(m1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m[18]),
        .Q(m1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m[19]),
        .Q(m1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m[1]),
        .Q(m1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m[20]),
        .Q(m1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m[21]),
        .Q(m1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m[22]),
        .Q(m1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m[2]),
        .Q(m1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m[3]),
        .Q(m1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m[4]),
        .Q(m1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m[5]),
        .Q(m1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m[6]),
        .Q(m1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m[7]),
        .Q(m1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m[8]),
        .Q(m1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m[9]),
        .Q(m1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[0]),
        .Q(m20[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[10]),
        .Q(m20[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[11]),
        .Q(m20[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[12]),
        .Q(m20[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[13]),
        .Q(m20[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[14]),
        .Q(m20[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[15]),
        .Q(m20[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[16]),
        .Q(m20[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[17]),
        .Q(m20[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[18]),
        .Q(m20[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[19]),
        .Q(m20[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[1]),
        .Q(m20[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[20]),
        .Q(m20[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[21]),
        .Q(m20[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[22]),
        .Q(m20[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[2]),
        .Q(m20[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[3]),
        .Q(m20[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[4]),
        .Q(m20[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[5]),
        .Q(m20[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[6]),
        .Q(m20[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[7]),
        .Q(m20[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[8]),
        .Q(m20[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m20_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m19[9]),
        .Q(m20[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[0]),
        .Q(m21[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[10]),
        .Q(m21[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[11]),
        .Q(m21[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[12]),
        .Q(m21[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[13]),
        .Q(m21[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[14]),
        .Q(m21[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[15]),
        .Q(m21[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[16]),
        .Q(m21[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[17]),
        .Q(m21[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[18]),
        .Q(m21[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[19]),
        .Q(m21[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[1]),
        .Q(m21[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[20]),
        .Q(m21[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[21]),
        .Q(m21[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[22]),
        .Q(m21[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[2]),
        .Q(m21[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[3]),
        .Q(m21[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[4]),
        .Q(m21[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[5]),
        .Q(m21[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[6]),
        .Q(m21[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[7]),
        .Q(m21[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[8]),
        .Q(m21[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m21_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m20[9]),
        .Q(m21[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[0]),
        .Q(m22[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[10]),
        .Q(m22[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[11]),
        .Q(m22[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[12]),
        .Q(m22[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[13]),
        .Q(m22[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[14]),
        .Q(m22[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[15]),
        .Q(m22[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[16]),
        .Q(m22[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[17]),
        .Q(m22[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[18]),
        .Q(m22[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[19]),
        .Q(m22[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[1]),
        .Q(m22[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[20]),
        .Q(m22[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[21]),
        .Q(m22[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[22]),
        .Q(m22[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[2]),
        .Q(m22[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[3]),
        .Q(m22[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[4]),
        .Q(m22[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[5]),
        .Q(m22[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[6]),
        .Q(m22[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[7]),
        .Q(m22[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[8]),
        .Q(m22[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m22_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m21[9]),
        .Q(m22[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[0]),
        .Q(m23[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[10]),
        .Q(m23[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[11]),
        .Q(m23[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[12]),
        .Q(m23[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[13]),
        .Q(m23[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[14]),
        .Q(m23[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[15]),
        .Q(m23[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[16]),
        .Q(m23[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[17]),
        .Q(m23[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[18]),
        .Q(m23[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[19]),
        .Q(m23[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[1]),
        .Q(m23[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[20]),
        .Q(m23[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[21]),
        .Q(m23[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[22]),
        .Q(m23[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[2]),
        .Q(m23[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[3]),
        .Q(m23[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[4]),
        .Q(m23[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[5]),
        .Q(m23[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[6]),
        .Q(m23[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[7]),
        .Q(m23[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[8]),
        .Q(m23[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m23_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m22[9]),
        .Q(m23[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[0]),
        .Q(m24[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[10]),
        .Q(m24[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[11]),
        .Q(m24[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[12]),
        .Q(m24[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[13]),
        .Q(m24[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[14]),
        .Q(m24[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[15]),
        .Q(m24[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[16]),
        .Q(m24[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[17]),
        .Q(m24[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[18]),
        .Q(m24[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[19]),
        .Q(m24[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[1]),
        .Q(m24[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[20]),
        .Q(m24[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[21]),
        .Q(m24[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[22]),
        .Q(m24[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[2]),
        .Q(m24[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[3]),
        .Q(m24[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[4]),
        .Q(m24[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[5]),
        .Q(m24[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[6]),
        .Q(m24[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[7]),
        .Q(m24[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[8]),
        .Q(m24[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m24_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m23[9]),
        .Q(m24[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[0]),
        .Q(m25[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[10]),
        .Q(m25[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[11]),
        .Q(m25[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[12]),
        .Q(m25[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[13]),
        .Q(m25[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[14]),
        .Q(m25[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[15]),
        .Q(m25[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[16]),
        .Q(m25[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[17]),
        .Q(m25[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[18]),
        .Q(m25[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[19]),
        .Q(m25[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[1]),
        .Q(m25[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[20]),
        .Q(m25[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[21]),
        .Q(m25[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[22]),
        .Q(m25[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[2]),
        .Q(m25[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[3]),
        .Q(m25[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[4]),
        .Q(m25[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[5]),
        .Q(m25[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[6]),
        .Q(m25[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[7]),
        .Q(m25[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[8]),
        .Q(m25[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m25_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m24[9]),
        .Q(m25[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[0]),
        .Q(m26[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[10]),
        .Q(m26[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[11]),
        .Q(m26[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[12]),
        .Q(m26[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[13]),
        .Q(m26[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[14]),
        .Q(m26[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[15]),
        .Q(m26[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[16]),
        .Q(m26[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[17]),
        .Q(m26[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[18]),
        .Q(m26[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[19]),
        .Q(m26[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[1]),
        .Q(m26[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[20]),
        .Q(m26[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[21]),
        .Q(m26[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[22]),
        .Q(m26[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[2]),
        .Q(m26[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[3]),
        .Q(m26[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[4]),
        .Q(m26[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[5]),
        .Q(m26[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[6]),
        .Q(m26[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[7]),
        .Q(m26[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[8]),
        .Q(m26[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m26_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m25[9]),
        .Q(m26[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[0]),
        .Q(m27[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[10]),
        .Q(m27[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[11]),
        .Q(m27[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[12]),
        .Q(m27[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[13]),
        .Q(m27[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[14]),
        .Q(m27[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[15]),
        .Q(m27[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[16]),
        .Q(m27[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[17]),
        .Q(m27[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[18]),
        .Q(m27[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[19]),
        .Q(m27[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[1]),
        .Q(m27[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[20]),
        .Q(m27[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[21]),
        .Q(m27[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[22]),
        .Q(m27[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[2]),
        .Q(m27[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[3]),
        .Q(m27[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[4]),
        .Q(m27[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[5]),
        .Q(m27[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[6]),
        .Q(m27[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[7]),
        .Q(m27[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[8]),
        .Q(m27[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m27_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m26[9]),
        .Q(m27[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[0]),
        .Q(m28[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[10]),
        .Q(m28[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[11]),
        .Q(m28[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[12]),
        .Q(m28[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[13]),
        .Q(m28[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[14]),
        .Q(m28[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[15]),
        .Q(m28[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[16]),
        .Q(m28[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[17]),
        .Q(m28[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[18]),
        .Q(m28[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[19]),
        .Q(m28[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[1]),
        .Q(m28[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[20]),
        .Q(m28[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[21]),
        .Q(m28[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[22]),
        .Q(m28[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[2]),
        .Q(m28[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[3]),
        .Q(m28[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[4]),
        .Q(m28[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[5]),
        .Q(m28[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[6]),
        .Q(m28[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[7]),
        .Q(m28[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[8]),
        .Q(m28[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m28_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m27[9]),
        .Q(m28[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[0]),
        .Q(m2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[10]),
        .Q(m2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[11]),
        .Q(m2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[12]),
        .Q(m2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[13]),
        .Q(m2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[14]),
        .Q(m2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[15]),
        .Q(m2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[16]),
        .Q(m2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[17]),
        .Q(m2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[18]),
        .Q(m2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[19]),
        .Q(m2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[1]),
        .Q(m2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[20]),
        .Q(m2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[21]),
        .Q(m2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[22]),
        .Q(m2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[2]),
        .Q(m2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[3]),
        .Q(m2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[4]),
        .Q(m2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[5]),
        .Q(m2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[6]),
        .Q(m2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[7]),
        .Q(m2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[8]),
        .Q(m2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m1[9]),
        .Q(m2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[0]),
        .Q(m3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[10]),
        .Q(m3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[11]),
        .Q(m3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[12]),
        .Q(m3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[13]),
        .Q(m3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[14]),
        .Q(m3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[15]),
        .Q(m3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[16]),
        .Q(m3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[17]),
        .Q(m3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[18]),
        .Q(m3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[19]),
        .Q(m3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[1]),
        .Q(m3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[20]),
        .Q(m3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[21]),
        .Q(m3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[22]),
        .Q(m3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[2]),
        .Q(m3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[3]),
        .Q(m3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[4]),
        .Q(m3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[5]),
        .Q(m3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[6]),
        .Q(m3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[7]),
        .Q(m3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[8]),
        .Q(m3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m3_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m2[9]),
        .Q(m3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[0]),
        .Q(m4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[10]),
        .Q(m4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[11]),
        .Q(m4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[12]),
        .Q(m4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[13]),
        .Q(m4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[14]),
        .Q(m4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[15]),
        .Q(m4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[16]),
        .Q(m4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[17]),
        .Q(m4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[18]),
        .Q(m4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[19]),
        .Q(m4[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[1]),
        .Q(m4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[20]),
        .Q(m4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[21]),
        .Q(m4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[22]),
        .Q(m4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[2]),
        .Q(m4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[3]),
        .Q(m4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[4]),
        .Q(m4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[5]),
        .Q(m4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[6]),
        .Q(m4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[7]),
        .Q(m4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[8]),
        .Q(m4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m4_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m3[9]),
        .Q(m4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[0]),
        .Q(m5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[10]),
        .Q(m5[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[11]),
        .Q(m5[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[12]),
        .Q(m5[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[13]),
        .Q(m5[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[14]),
        .Q(m5[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[15]),
        .Q(m5[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[16]),
        .Q(m5[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[17]),
        .Q(m5[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[18]),
        .Q(m5[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[19]),
        .Q(m5[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[1]),
        .Q(m5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[20]),
        .Q(m5[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[21]),
        .Q(m5[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[22]),
        .Q(m5[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[2]),
        .Q(m5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[3]),
        .Q(m5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[4]),
        .Q(m5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[5]),
        .Q(m5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[6]),
        .Q(m5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[7]),
        .Q(m5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[8]),
        .Q(m5[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m5_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m4[9]),
        .Q(m5[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[0]),
        .Q(m6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[10]),
        .Q(m6[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[11]),
        .Q(m6[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[12]),
        .Q(m6[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[13]),
        .Q(m6[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[14]),
        .Q(m6[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[15]),
        .Q(m6[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[16]),
        .Q(m6[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[17]),
        .Q(m6[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[18]),
        .Q(m6[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[19]),
        .Q(m6[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[1]),
        .Q(m6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[20]),
        .Q(m6[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[21]),
        .Q(m6[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[22]),
        .Q(m6[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[2]),
        .Q(m6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[3]),
        .Q(m6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[4]),
        .Q(m6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[5]),
        .Q(m6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[6]),
        .Q(m6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[7]),
        .Q(m6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[8]),
        .Q(m6[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m6_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m5[9]),
        .Q(m6[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[0]),
        .Q(m7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[10]),
        .Q(m7[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[11]),
        .Q(m7[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[12]),
        .Q(m7[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[13]),
        .Q(m7[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[14]),
        .Q(m7[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[15]),
        .Q(m7[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[16]),
        .Q(m7[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[17]),
        .Q(m7[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[18]),
        .Q(m7[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[19]),
        .Q(m7[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[1]),
        .Q(m7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[20]),
        .Q(m7[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[21]),
        .Q(m7[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[22]),
        .Q(m7[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[2]),
        .Q(m7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[3]),
        .Q(m7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[4]),
        .Q(m7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[5]),
        .Q(m7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[6]),
        .Q(m7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[7]),
        .Q(m7[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[8]),
        .Q(m7[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m7_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m6[9]),
        .Q(m7[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[0]),
        .Q(m8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[10]),
        .Q(m8[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[11]),
        .Q(m8[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[12]),
        .Q(m8[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[13]),
        .Q(m8[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[14]),
        .Q(m8[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[15]),
        .Q(m8[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[16]),
        .Q(m8[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[17]),
        .Q(m8[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[18]),
        .Q(m8[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[19]),
        .Q(m8[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[1]),
        .Q(m8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[20]),
        .Q(m8[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[21]),
        .Q(m8[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[22]),
        .Q(m8[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[2]),
        .Q(m8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[3]),
        .Q(m8[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[4]),
        .Q(m8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[5]),
        .Q(m8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[6]),
        .Q(m8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[7]),
        .Q(m8[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[8]),
        .Q(m8[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m8_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m7[9]),
        .Q(m8[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[0]),
        .Q(m9[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[10]),
        .Q(m9[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[11]),
        .Q(m9[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[12]),
        .Q(m9[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[13]),
        .Q(m9[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[14]),
        .Q(m9[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[15]),
        .Q(m9[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[16]),
        .Q(m9[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[17]),
        .Q(m9[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[18]),
        .Q(m9[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[19]),
        .Q(m9[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[1]),
        .Q(m9[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[20]),
        .Q(m9[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[21]),
        .Q(m9[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[22]),
        .Q(m9[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[2]),
        .Q(m9[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[3]),
        .Q(m9[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[4]),
        .Q(m9[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[5]),
        .Q(m9[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[6]),
        .Q(m9[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[7]),
        .Q(m9[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[8]),
        .Q(m9[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m9_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(m8[9]),
        .Q(m9[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(b[0]),
        .Q(m[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(b[10]),
        .Q(m[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(b[11]),
        .Q(m[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(b[12]),
        .Q(m[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(b[13]),
        .Q(m[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(b[14]),
        .Q(m[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(b[15]),
        .Q(m[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(b[16]),
        .Q(m[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(b[17]),
        .Q(m[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(b[18]),
        .Q(m[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(b[19]),
        .Q(m[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(b[1]),
        .Q(m[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(b[20]),
        .Q(m[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(b[21]),
        .Q(m[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(b[22]),
        .Q(m[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(b[2]),
        .Q(m[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(b[3]),
        .Q(m[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(b[4]),
        .Q(m[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(b[5]),
        .Q(m[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(b[6]),
        .Q(m[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(b[7]),
        .Q(m[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(b[8]),
        .Q(m[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(b[9]),
        .Q(m[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mantissaout[0]_i_1 
       (.I0(c28),
        .O(mant[0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_10 
       (.I0(mdash28[21]),
        .I1(Areg28[25]),
        .I2(m28[21]),
        .I3(Areg28[20]),
        .O(\mantissaout[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_11 
       (.I0(mdash28[20]),
        .I1(Areg28[25]),
        .I2(m28[20]),
        .I3(Areg28[19]),
        .O(\mantissaout[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_13 
       (.I0(mdash28[19]),
        .I1(Areg28[25]),
        .I2(m28[19]),
        .I3(Areg28[18]),
        .O(\mantissaout[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_14 
       (.I0(mdash28[18]),
        .I1(Areg28[25]),
        .I2(m28[18]),
        .I3(Areg28[17]),
        .O(\mantissaout[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_15 
       (.I0(mdash28[17]),
        .I1(Areg28[25]),
        .I2(m28[17]),
        .I3(Areg28[16]),
        .O(\mantissaout[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_16 
       (.I0(mdash28[16]),
        .I1(Areg28[25]),
        .I2(m28[16]),
        .I3(Areg28[15]),
        .O(\mantissaout[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_18 
       (.I0(mdash28[15]),
        .I1(Areg28[25]),
        .I2(m28[15]),
        .I3(Areg28[14]),
        .O(\mantissaout[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_19 
       (.I0(mdash28[14]),
        .I1(Areg28[25]),
        .I2(m28[14]),
        .I3(Areg28[13]),
        .O(\mantissaout[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_20 
       (.I0(mdash28[13]),
        .I1(Areg28[25]),
        .I2(m28[13]),
        .I3(Areg28[12]),
        .O(\mantissaout[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_21 
       (.I0(mdash28[12]),
        .I1(Areg28[25]),
        .I2(m28[12]),
        .I3(Areg28[11]),
        .O(\mantissaout[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_23 
       (.I0(mdash28[11]),
        .I1(Areg28[25]),
        .I2(m28[11]),
        .I3(Areg28[10]),
        .O(\mantissaout[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_24 
       (.I0(mdash28[10]),
        .I1(Areg28[25]),
        .I2(m28[10]),
        .I3(Areg28[9]),
        .O(\mantissaout[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_25 
       (.I0(mdash28[9]),
        .I1(Areg28[25]),
        .I2(m28[9]),
        .I3(Areg28[8]),
        .O(\mantissaout[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_26 
       (.I0(mdash28[8]),
        .I1(Areg28[25]),
        .I2(m28[8]),
        .I3(Areg28[7]),
        .O(\mantissaout[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_28 
       (.I0(mdash28[7]),
        .I1(Areg28[25]),
        .I2(m28[7]),
        .I3(Areg28[6]),
        .O(\mantissaout[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_29 
       (.I0(mdash28[6]),
        .I1(Areg28[25]),
        .I2(m28[6]),
        .I3(Areg28[5]),
        .O(\mantissaout[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_30 
       (.I0(mdash28[5]),
        .I1(Areg28[25]),
        .I2(m28[5]),
        .I3(Areg28[4]),
        .O(\mantissaout[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_31 
       (.I0(mdash28[4]),
        .I1(Areg28[25]),
        .I2(m28[4]),
        .I3(Areg28[3]),
        .O(\mantissaout[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_32 
       (.I0(mdash28[3]),
        .I1(Areg28[25]),
        .I2(m28[3]),
        .I3(Areg28[2]),
        .O(\mantissaout[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_33 
       (.I0(mdash28[2]),
        .I1(Areg28[25]),
        .I2(m28[2]),
        .I3(Areg28[1]),
        .O(\mantissaout[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_34 
       (.I0(mdash28[1]),
        .I1(Areg28[25]),
        .I2(m28[1]),
        .I3(Areg28[0]),
        .O(\mantissaout[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_35 
       (.I0(mdash28[0]),
        .I1(Areg28[25]),
        .I2(m28[0]),
        .I3(qreg28),
        .O(\mantissaout[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mantissaout[0]_i_4 
       (.I0(Areg28[25]),
        .O(\mantissaout[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mantissaout[0]_i_5 
       (.I0(Areg28[25]),
        .I1(Areg28[24]),
        .O(\mantissaout[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mantissaout[0]_i_6 
       (.I0(Areg28[25]),
        .I1(Areg28[23]),
        .O(\mantissaout[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \mantissaout[0]_i_8 
       (.I0(mdash28[23]),
        .I1(Areg28[25]),
        .I2(Areg28[22]),
        .O(\mantissaout[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mantissaout[0]_i_9 
       (.I0(mdash28[22]),
        .I1(Areg28[25]),
        .I2(m28[22]),
        .I3(Areg28[21]),
        .O(\mantissaout[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[0]),
        .Q(mantissaout[0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mantissaout_reg[0]_i_12 
       (.CI(\mantissaout_reg[0]_i_17_n_0 ),
        .CO({\mantissaout_reg[0]_i_12_n_0 ,\NLW_mantissaout_reg[0]_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg28[14:11]),
        .O(\NLW_mantissaout_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\mantissaout[0]_i_18_n_0 ,\mantissaout[0]_i_19_n_0 ,\mantissaout[0]_i_20_n_0 ,\mantissaout[0]_i_21_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mantissaout_reg[0]_i_17 
       (.CI(\mantissaout_reg[0]_i_22_n_0 ),
        .CO({\mantissaout_reg[0]_i_17_n_0 ,\NLW_mantissaout_reg[0]_i_17_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg28[10:7]),
        .O(\NLW_mantissaout_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\mantissaout[0]_i_23_n_0 ,\mantissaout[0]_i_24_n_0 ,\mantissaout[0]_i_25_n_0 ,\mantissaout[0]_i_26_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mantissaout_reg[0]_i_2 
       (.CI(\mantissaout_reg[0]_i_3_n_0 ),
        .CO(\NLW_mantissaout_reg[0]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mantissaout[0]_i_4_n_0 }),
        .O({\NLW_mantissaout_reg[0]_i_2_O_UNCONNECTED [3:2],c28,\NLW_mantissaout_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,\mantissaout[0]_i_5_n_0 ,\mantissaout[0]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mantissaout_reg[0]_i_22 
       (.CI(\mantissaout_reg[0]_i_27_n_0 ),
        .CO({\mantissaout_reg[0]_i_22_n_0 ,\NLW_mantissaout_reg[0]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg28[6:3]),
        .O(\NLW_mantissaout_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\mantissaout[0]_i_28_n_0 ,\mantissaout[0]_i_29_n_0 ,\mantissaout[0]_i_30_n_0 ,\mantissaout[0]_i_31_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mantissaout_reg[0]_i_27 
       (.CI(1'b0),
        .CO({\mantissaout_reg[0]_i_27_n_0 ,\NLW_mantissaout_reg[0]_i_27_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Areg28[2:0],qreg28}),
        .O(\NLW_mantissaout_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\mantissaout[0]_i_32_n_0 ,\mantissaout[0]_i_33_n_0 ,\mantissaout[0]_i_34_n_0 ,\mantissaout[0]_i_35_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mantissaout_reg[0]_i_3 
       (.CI(\mantissaout_reg[0]_i_7_n_0 ),
        .CO({\mantissaout_reg[0]_i_3_n_0 ,\NLW_mantissaout_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg28[22:19]),
        .O(\NLW_mantissaout_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\mantissaout[0]_i_8_n_0 ,\mantissaout[0]_i_9_n_0 ,\mantissaout[0]_i_10_n_0 ,\mantissaout[0]_i_11_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mantissaout_reg[0]_i_7 
       (.CI(\mantissaout_reg[0]_i_12_n_0 ),
        .CO({\mantissaout_reg[0]_i_7_n_0 ,\NLW_mantissaout_reg[0]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Areg28[18:15]),
        .O(\NLW_mantissaout_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\mantissaout[0]_i_13_n_0 ,\mantissaout[0]_i_14_n_0 ,\mantissaout[0]_i_15_n_0 ,\mantissaout[0]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[10]),
        .Q(mantissaout[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[11]),
        .Q(mantissaout[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[12]),
        .Q(mantissaout[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[13]),
        .Q(mantissaout[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[14]),
        .Q(mantissaout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[15]),
        .Q(mantissaout[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[16]),
        .Q(mantissaout[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[17]),
        .Q(mantissaout[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[18]),
        .Q(mantissaout[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[19]),
        .Q(mantissaout[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[1]),
        .Q(mantissaout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[20]),
        .Q(mantissaout[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[21]),
        .Q(mantissaout[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[22]),
        .Q(mantissaout[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[23]),
        .Q(mantissaout[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[24]),
        .Q(mantissaout[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[25]),
        .Q(mantissaout[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[26]),
        .Q(mantissaout[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[27]),
        .Q(mantissaout[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[2]),
        .Q(mantissaout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[3]),
        .Q(mantissaout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[4]),
        .Q(mantissaout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[5]),
        .Q(mantissaout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[6]),
        .Q(mantissaout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[7]),
        .Q(mantissaout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[8]),
        .Q(mantissaout[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mant[9]),
        .Q(mantissaout[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[0]),
        .Q(mdash10[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[10]),
        .Q(mdash10[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[11]),
        .Q(mdash10[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[12]),
        .Q(mdash10[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[13]),
        .Q(mdash10[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[14]),
        .Q(mdash10[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[15]),
        .Q(mdash10[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[16]),
        .Q(mdash10[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[17]),
        .Q(mdash10[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[18]),
        .Q(mdash10[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[19]),
        .Q(mdash10[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[1]),
        .Q(mdash10[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[20]),
        .Q(mdash10[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[21]),
        .Q(mdash10[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[22]),
        .Q(mdash10[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[23]),
        .Q(mdash10[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[2]),
        .Q(mdash10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[3]),
        .Q(mdash10[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[4]),
        .Q(mdash10[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[5]),
        .Q(mdash10[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[6]),
        .Q(mdash10[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[7]),
        .Q(mdash10[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[8]),
        .Q(mdash10[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash10_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash9[9]),
        .Q(mdash10[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[0]),
        .Q(mdash11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[10]),
        .Q(mdash11[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[11]),
        .Q(mdash11[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[12]),
        .Q(mdash11[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[13]),
        .Q(mdash11[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[14]),
        .Q(mdash11[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[15]),
        .Q(mdash11[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[16]),
        .Q(mdash11[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[17]),
        .Q(mdash11[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[18]),
        .Q(mdash11[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[19]),
        .Q(mdash11[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[1]),
        .Q(mdash11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[20]),
        .Q(mdash11[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[21]),
        .Q(mdash11[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[22]),
        .Q(mdash11[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[23]),
        .Q(mdash11[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[2]),
        .Q(mdash11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[3]),
        .Q(mdash11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[4]),
        .Q(mdash11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[5]),
        .Q(mdash11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[6]),
        .Q(mdash11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[7]),
        .Q(mdash11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[8]),
        .Q(mdash11[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash11_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash10[9]),
        .Q(mdash11[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[0]),
        .Q(mdash12[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[10]),
        .Q(mdash12[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[11]),
        .Q(mdash12[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[12]),
        .Q(mdash12[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[13]),
        .Q(mdash12[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[14]),
        .Q(mdash12[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[15]),
        .Q(mdash12[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[16]),
        .Q(mdash12[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[17]),
        .Q(mdash12[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[18]),
        .Q(mdash12[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[19]),
        .Q(mdash12[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[1]),
        .Q(mdash12[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[20]),
        .Q(mdash12[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[21]),
        .Q(mdash12[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[22]),
        .Q(mdash12[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[23]),
        .Q(mdash12[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[2]),
        .Q(mdash12[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[3]),
        .Q(mdash12[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[4]),
        .Q(mdash12[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[5]),
        .Q(mdash12[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[6]),
        .Q(mdash12[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[7]),
        .Q(mdash12[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[8]),
        .Q(mdash12[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash12_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash11[9]),
        .Q(mdash12[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[0]),
        .Q(mdash13[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[10]),
        .Q(mdash13[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[11]),
        .Q(mdash13[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[12]),
        .Q(mdash13[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[13]),
        .Q(mdash13[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[14]),
        .Q(mdash13[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[15]),
        .Q(mdash13[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[16]),
        .Q(mdash13[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[17]),
        .Q(mdash13[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[18]),
        .Q(mdash13[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[19]),
        .Q(mdash13[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[1]),
        .Q(mdash13[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[20]),
        .Q(mdash13[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[21]),
        .Q(mdash13[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[22]),
        .Q(mdash13[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[23]),
        .Q(mdash13[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[2]),
        .Q(mdash13[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[3]),
        .Q(mdash13[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[4]),
        .Q(mdash13[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[5]),
        .Q(mdash13[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[6]),
        .Q(mdash13[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[7]),
        .Q(mdash13[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[8]),
        .Q(mdash13[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash13_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash12[9]),
        .Q(mdash13[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[0]),
        .Q(mdash14[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[10]),
        .Q(mdash14[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[11]),
        .Q(mdash14[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[12]),
        .Q(mdash14[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[13]),
        .Q(mdash14[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[14]),
        .Q(mdash14[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[15]),
        .Q(mdash14[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[16]),
        .Q(mdash14[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[17]),
        .Q(mdash14[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[18]),
        .Q(mdash14[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[19]),
        .Q(mdash14[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[1]),
        .Q(mdash14[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[20]),
        .Q(mdash14[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[21]),
        .Q(mdash14[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[22]),
        .Q(mdash14[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[23]),
        .Q(mdash14[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[2]),
        .Q(mdash14[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[3]),
        .Q(mdash14[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[4]),
        .Q(mdash14[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[5]),
        .Q(mdash14[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[6]),
        .Q(mdash14[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[7]),
        .Q(mdash14[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[8]),
        .Q(mdash14[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash14_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash13[9]),
        .Q(mdash14[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[0]),
        .Q(mdash15[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[10]),
        .Q(mdash15[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[11]),
        .Q(mdash15[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[12]),
        .Q(mdash15[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[13]),
        .Q(mdash15[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[14]),
        .Q(mdash15[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[15]),
        .Q(mdash15[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[16]),
        .Q(mdash15[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[17]),
        .Q(mdash15[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[18]),
        .Q(mdash15[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[19]),
        .Q(mdash15[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[1]),
        .Q(mdash15[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[20]),
        .Q(mdash15[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[21]),
        .Q(mdash15[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[22]),
        .Q(mdash15[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[23]),
        .Q(mdash15[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[2]),
        .Q(mdash15[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[3]),
        .Q(mdash15[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[4]),
        .Q(mdash15[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[5]),
        .Q(mdash15[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[6]),
        .Q(mdash15[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[7]),
        .Q(mdash15[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[8]),
        .Q(mdash15[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash15_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash14[9]),
        .Q(mdash15[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[0]),
        .Q(mdash16[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[10]),
        .Q(mdash16[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[11]),
        .Q(mdash16[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[12]),
        .Q(mdash16[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[13]),
        .Q(mdash16[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[14]),
        .Q(mdash16[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[15]),
        .Q(mdash16[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[16]),
        .Q(mdash16[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[17]),
        .Q(mdash16[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[18]),
        .Q(mdash16[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[19]),
        .Q(mdash16[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[1]),
        .Q(mdash16[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[20]),
        .Q(mdash16[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[21]),
        .Q(mdash16[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[22]),
        .Q(mdash16[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[23]),
        .Q(mdash16[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[2]),
        .Q(mdash16[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[3]),
        .Q(mdash16[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[4]),
        .Q(mdash16[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[5]),
        .Q(mdash16[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[6]),
        .Q(mdash16[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[7]),
        .Q(mdash16[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[8]),
        .Q(mdash16[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash16_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash15[9]),
        .Q(mdash16[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[0]),
        .Q(mdash17[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[10]),
        .Q(mdash17[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[11]),
        .Q(mdash17[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[12]),
        .Q(mdash17[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[13]),
        .Q(mdash17[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[14]),
        .Q(mdash17[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[15]),
        .Q(mdash17[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[16]),
        .Q(mdash17[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[17]),
        .Q(mdash17[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[18]),
        .Q(mdash17[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[19]),
        .Q(mdash17[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[1]),
        .Q(mdash17[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[20]),
        .Q(mdash17[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[21]),
        .Q(mdash17[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[22]),
        .Q(mdash17[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[23]),
        .Q(mdash17[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[2]),
        .Q(mdash17[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[3]),
        .Q(mdash17[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[4]),
        .Q(mdash17[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[5]),
        .Q(mdash17[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[6]),
        .Q(mdash17[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[7]),
        .Q(mdash17[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[8]),
        .Q(mdash17[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash17_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash16[9]),
        .Q(mdash17[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[0]),
        .Q(mdash18[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[10]),
        .Q(mdash18[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[11]),
        .Q(mdash18[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[12]),
        .Q(mdash18[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[13]),
        .Q(mdash18[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[14]),
        .Q(mdash18[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[15]),
        .Q(mdash18[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[16]),
        .Q(mdash18[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[17]),
        .Q(mdash18[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[18]),
        .Q(mdash18[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[19]),
        .Q(mdash18[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[1]),
        .Q(mdash18[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[20]),
        .Q(mdash18[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[21]),
        .Q(mdash18[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[22]),
        .Q(mdash18[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[23]),
        .Q(mdash18[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[2]),
        .Q(mdash18[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[3]),
        .Q(mdash18[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[4]),
        .Q(mdash18[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[5]),
        .Q(mdash18[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[6]),
        .Q(mdash18[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[7]),
        .Q(mdash18[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[8]),
        .Q(mdash18[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash18_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash17[9]),
        .Q(mdash18[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[0]),
        .Q(mdash19[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[10]),
        .Q(mdash19[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[11]),
        .Q(mdash19[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[12]),
        .Q(mdash19[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[13]),
        .Q(mdash19[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[14]),
        .Q(mdash19[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[15]),
        .Q(mdash19[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[16]),
        .Q(mdash19[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[17]),
        .Q(mdash19[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[18]),
        .Q(mdash19[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[19]),
        .Q(mdash19[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[1]),
        .Q(mdash19[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[20]),
        .Q(mdash19[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[21]),
        .Q(mdash19[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[22]),
        .Q(mdash19[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[23]),
        .Q(mdash19[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[2]),
        .Q(mdash19[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[3]),
        .Q(mdash19[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[4]),
        .Q(mdash19[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[5]),
        .Q(mdash19[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[6]),
        .Q(mdash19[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[7]),
        .Q(mdash19[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[8]),
        .Q(mdash19[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash19_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash18[9]),
        .Q(mdash19[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[0]),
        .Q(mdash1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[10]),
        .Q(mdash1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[11]),
        .Q(mdash1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[12]),
        .Q(mdash1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[13]),
        .Q(mdash1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[14]),
        .Q(mdash1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[15]),
        .Q(mdash1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[16]),
        .Q(mdash1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[17]),
        .Q(mdash1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[18]),
        .Q(mdash1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[19]),
        .Q(mdash1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[1]),
        .Q(mdash1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[20]),
        .Q(mdash1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[21]),
        .Q(mdash1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[22]),
        .Q(mdash1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[23]),
        .Q(mdash1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[2]),
        .Q(mdash1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[3]),
        .Q(mdash1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[4]),
        .Q(mdash1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[5]),
        .Q(mdash1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[6]),
        .Q(mdash1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[7]),
        .Q(mdash1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[8]),
        .Q(mdash1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash[9]),
        .Q(mdash1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[0]),
        .Q(mdash20[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[10]),
        .Q(mdash20[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[11]),
        .Q(mdash20[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[12]),
        .Q(mdash20[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[13]),
        .Q(mdash20[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[14]),
        .Q(mdash20[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[15]),
        .Q(mdash20[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[16]),
        .Q(mdash20[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[17]),
        .Q(mdash20[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[18]),
        .Q(mdash20[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[19]),
        .Q(mdash20[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[1]),
        .Q(mdash20[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[20]),
        .Q(mdash20[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[21]),
        .Q(mdash20[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[22]),
        .Q(mdash20[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[23]),
        .Q(mdash20[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[2]),
        .Q(mdash20[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[3]),
        .Q(mdash20[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[4]),
        .Q(mdash20[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[5]),
        .Q(mdash20[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[6]),
        .Q(mdash20[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[7]),
        .Q(mdash20[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[8]),
        .Q(mdash20[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash20_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash19[9]),
        .Q(mdash20[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[0]),
        .Q(mdash21[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[10]),
        .Q(mdash21[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[11]),
        .Q(mdash21[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[12]),
        .Q(mdash21[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[13]),
        .Q(mdash21[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[14]),
        .Q(mdash21[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[15]),
        .Q(mdash21[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[16]),
        .Q(mdash21[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[17]),
        .Q(mdash21[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[18]),
        .Q(mdash21[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[19]),
        .Q(mdash21[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[1]),
        .Q(mdash21[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[20]),
        .Q(mdash21[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[21]),
        .Q(mdash21[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[22]),
        .Q(mdash21[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[23]),
        .Q(mdash21[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[2]),
        .Q(mdash21[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[3]),
        .Q(mdash21[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[4]),
        .Q(mdash21[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[5]),
        .Q(mdash21[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[6]),
        .Q(mdash21[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[7]),
        .Q(mdash21[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[8]),
        .Q(mdash21[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash21_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash20[9]),
        .Q(mdash21[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[0]),
        .Q(mdash22[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[10]),
        .Q(mdash22[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[11]),
        .Q(mdash22[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[12]),
        .Q(mdash22[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[13]),
        .Q(mdash22[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[14]),
        .Q(mdash22[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[15]),
        .Q(mdash22[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[16]),
        .Q(mdash22[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[17]),
        .Q(mdash22[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[18]),
        .Q(mdash22[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[19]),
        .Q(mdash22[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[1]),
        .Q(mdash22[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[20]),
        .Q(mdash22[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[21]),
        .Q(mdash22[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[22]),
        .Q(mdash22[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[23]),
        .Q(mdash22[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[2]),
        .Q(mdash22[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[3]),
        .Q(mdash22[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[4]),
        .Q(mdash22[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[5]),
        .Q(mdash22[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[6]),
        .Q(mdash22[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[7]),
        .Q(mdash22[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[8]),
        .Q(mdash22[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash22_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash21[9]),
        .Q(mdash22[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[0]),
        .Q(mdash23[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[10]),
        .Q(mdash23[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[11]),
        .Q(mdash23[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[12]),
        .Q(mdash23[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[13]),
        .Q(mdash23[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[14]),
        .Q(mdash23[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[15]),
        .Q(mdash23[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[16]),
        .Q(mdash23[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[17]),
        .Q(mdash23[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[18]),
        .Q(mdash23[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[19]),
        .Q(mdash23[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[1]),
        .Q(mdash23[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[20]),
        .Q(mdash23[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[21]),
        .Q(mdash23[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[22]),
        .Q(mdash23[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[23]),
        .Q(mdash23[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[2]),
        .Q(mdash23[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[3]),
        .Q(mdash23[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[4]),
        .Q(mdash23[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[5]),
        .Q(mdash23[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[6]),
        .Q(mdash23[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[7]),
        .Q(mdash23[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[8]),
        .Q(mdash23[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash23_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash22[9]),
        .Q(mdash23[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[0]),
        .Q(mdash24[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[10]),
        .Q(mdash24[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[11]),
        .Q(mdash24[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[12]),
        .Q(mdash24[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[13]),
        .Q(mdash24[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[14]),
        .Q(mdash24[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[15]),
        .Q(mdash24[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[16]),
        .Q(mdash24[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[17]),
        .Q(mdash24[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[18]),
        .Q(mdash24[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[19]),
        .Q(mdash24[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[1]),
        .Q(mdash24[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[20]),
        .Q(mdash24[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[21]),
        .Q(mdash24[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[22]),
        .Q(mdash24[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[23]),
        .Q(mdash24[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[2]),
        .Q(mdash24[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[3]),
        .Q(mdash24[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[4]),
        .Q(mdash24[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[5]),
        .Q(mdash24[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[6]),
        .Q(mdash24[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[7]),
        .Q(mdash24[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[8]),
        .Q(mdash24[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash24_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash23[9]),
        .Q(mdash24[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[0]),
        .Q(mdash25[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[10]),
        .Q(mdash25[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[11]),
        .Q(mdash25[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[12]),
        .Q(mdash25[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[13]),
        .Q(mdash25[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[14]),
        .Q(mdash25[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[15]),
        .Q(mdash25[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[16]),
        .Q(mdash25[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[17]),
        .Q(mdash25[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[18]),
        .Q(mdash25[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[19]),
        .Q(mdash25[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[1]),
        .Q(mdash25[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[20]),
        .Q(mdash25[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[21]),
        .Q(mdash25[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[22]),
        .Q(mdash25[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[23]),
        .Q(mdash25[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[2]),
        .Q(mdash25[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[3]),
        .Q(mdash25[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[4]),
        .Q(mdash25[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[5]),
        .Q(mdash25[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[6]),
        .Q(mdash25[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[7]),
        .Q(mdash25[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[8]),
        .Q(mdash25[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash25_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash24[9]),
        .Q(mdash25[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[0]),
        .Q(mdash26[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[10]),
        .Q(mdash26[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[11]),
        .Q(mdash26[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[12]),
        .Q(mdash26[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[13]),
        .Q(mdash26[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[14]),
        .Q(mdash26[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[15]),
        .Q(mdash26[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[16]),
        .Q(mdash26[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[17]),
        .Q(mdash26[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[18]),
        .Q(mdash26[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[19]),
        .Q(mdash26[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[1]),
        .Q(mdash26[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[20]),
        .Q(mdash26[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[21]),
        .Q(mdash26[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[22]),
        .Q(mdash26[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[23]),
        .Q(mdash26[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[2]),
        .Q(mdash26[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[3]),
        .Q(mdash26[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[4]),
        .Q(mdash26[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[5]),
        .Q(mdash26[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[6]),
        .Q(mdash26[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[7]),
        .Q(mdash26[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[8]),
        .Q(mdash26[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash26_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash25[9]),
        .Q(mdash26[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[0]),
        .Q(mdash27[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[10]),
        .Q(mdash27[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[11]),
        .Q(mdash27[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[12]),
        .Q(mdash27[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[13]),
        .Q(mdash27[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[14]),
        .Q(mdash27[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[15]),
        .Q(mdash27[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[16]),
        .Q(mdash27[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[17]),
        .Q(mdash27[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[18]),
        .Q(mdash27[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[19]),
        .Q(mdash27[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[1]),
        .Q(mdash27[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[20]),
        .Q(mdash27[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[21]),
        .Q(mdash27[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[22]),
        .Q(mdash27[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[23]),
        .Q(mdash27[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[2]),
        .Q(mdash27[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[3]),
        .Q(mdash27[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[4]),
        .Q(mdash27[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[5]),
        .Q(mdash27[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[6]),
        .Q(mdash27[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[7]),
        .Q(mdash27[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[8]),
        .Q(mdash27[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash27_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash26[9]),
        .Q(mdash27[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[0]),
        .Q(mdash28[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[10]),
        .Q(mdash28[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[11]),
        .Q(mdash28[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[12]),
        .Q(mdash28[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[13]),
        .Q(mdash28[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[14]),
        .Q(mdash28[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[15]),
        .Q(mdash28[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[16]),
        .Q(mdash28[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[17]),
        .Q(mdash28[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[18]),
        .Q(mdash28[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[19]),
        .Q(mdash28[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[1]),
        .Q(mdash28[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[20]),
        .Q(mdash28[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[21]),
        .Q(mdash28[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[22]),
        .Q(mdash28[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[23]),
        .Q(mdash28[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[2]),
        .Q(mdash28[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[3]),
        .Q(mdash28[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[4]),
        .Q(mdash28[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[5]),
        .Q(mdash28[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[6]),
        .Q(mdash28[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[7]),
        .Q(mdash28[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[8]),
        .Q(mdash28[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash28_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash27[9]),
        .Q(mdash28[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[0]),
        .Q(mdash2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[10]),
        .Q(mdash2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[11]),
        .Q(mdash2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[12]),
        .Q(mdash2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[13]),
        .Q(mdash2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[14]),
        .Q(mdash2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[15]),
        .Q(mdash2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[16]),
        .Q(mdash2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[17]),
        .Q(mdash2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[18]),
        .Q(mdash2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[19]),
        .Q(mdash2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[1]),
        .Q(mdash2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[20]),
        .Q(mdash2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[21]),
        .Q(mdash2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[22]),
        .Q(mdash2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[23]),
        .Q(mdash2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[2]),
        .Q(mdash2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[3]),
        .Q(mdash2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[4]),
        .Q(mdash2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[5]),
        .Q(mdash2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[6]),
        .Q(mdash2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[7]),
        .Q(mdash2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[8]),
        .Q(mdash2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash1[9]),
        .Q(mdash2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[0]),
        .Q(mdash3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[10]),
        .Q(mdash3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[11]),
        .Q(mdash3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[12]),
        .Q(mdash3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[13]),
        .Q(mdash3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[14]),
        .Q(mdash3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[15]),
        .Q(mdash3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[16]),
        .Q(mdash3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[17]),
        .Q(mdash3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[18]),
        .Q(mdash3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[19]),
        .Q(mdash3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[1]),
        .Q(mdash3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[20]),
        .Q(mdash3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[21]),
        .Q(mdash3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[22]),
        .Q(mdash3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[23]),
        .Q(mdash3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[2]),
        .Q(mdash3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[3]),
        .Q(mdash3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[4]),
        .Q(mdash3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[5]),
        .Q(mdash3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[6]),
        .Q(mdash3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[7]),
        .Q(mdash3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[8]),
        .Q(mdash3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash3_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash2[9]),
        .Q(mdash3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[0]),
        .Q(mdash4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[10]),
        .Q(mdash4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[11]),
        .Q(mdash4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[12]),
        .Q(mdash4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[13]),
        .Q(mdash4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[14]),
        .Q(mdash4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[15]),
        .Q(mdash4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[16]),
        .Q(mdash4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[17]),
        .Q(mdash4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[18]),
        .Q(mdash4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[19]),
        .Q(mdash4[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[1]),
        .Q(mdash4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[20]),
        .Q(mdash4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[21]),
        .Q(mdash4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[22]),
        .Q(mdash4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[23]),
        .Q(mdash4[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[2]),
        .Q(mdash4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[3]),
        .Q(mdash4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[4]),
        .Q(mdash4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[5]),
        .Q(mdash4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[6]),
        .Q(mdash4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[7]),
        .Q(mdash4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[8]),
        .Q(mdash4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash4_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash3[9]),
        .Q(mdash4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[0]),
        .Q(mdash5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[10]),
        .Q(mdash5[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[11]),
        .Q(mdash5[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[12]),
        .Q(mdash5[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[13]),
        .Q(mdash5[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[14]),
        .Q(mdash5[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[15]),
        .Q(mdash5[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[16]),
        .Q(mdash5[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[17]),
        .Q(mdash5[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[18]),
        .Q(mdash5[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[19]),
        .Q(mdash5[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[1]),
        .Q(mdash5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[20]),
        .Q(mdash5[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[21]),
        .Q(mdash5[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[22]),
        .Q(mdash5[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[23]),
        .Q(mdash5[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[2]),
        .Q(mdash5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[3]),
        .Q(mdash5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[4]),
        .Q(mdash5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[5]),
        .Q(mdash5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[6]),
        .Q(mdash5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[7]),
        .Q(mdash5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[8]),
        .Q(mdash5[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash5_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash4[9]),
        .Q(mdash5[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[0]),
        .Q(mdash6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[10]),
        .Q(mdash6[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[11]),
        .Q(mdash6[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[12]),
        .Q(mdash6[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[13]),
        .Q(mdash6[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[14]),
        .Q(mdash6[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[15]),
        .Q(mdash6[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[16]),
        .Q(mdash6[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[17]),
        .Q(mdash6[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[18]),
        .Q(mdash6[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[19]),
        .Q(mdash6[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[1]),
        .Q(mdash6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[20]),
        .Q(mdash6[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[21]),
        .Q(mdash6[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[22]),
        .Q(mdash6[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[23]),
        .Q(mdash6[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[2]),
        .Q(mdash6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[3]),
        .Q(mdash6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[4]),
        .Q(mdash6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[5]),
        .Q(mdash6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[6]),
        .Q(mdash6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[7]),
        .Q(mdash6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[8]),
        .Q(mdash6[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash6_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash5[9]),
        .Q(mdash6[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[0]),
        .Q(mdash7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[10]),
        .Q(mdash7[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[11]),
        .Q(mdash7[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[12]),
        .Q(mdash7[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[13]),
        .Q(mdash7[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[14]),
        .Q(mdash7[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[15]),
        .Q(mdash7[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[16]),
        .Q(mdash7[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[17]),
        .Q(mdash7[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[18]),
        .Q(mdash7[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[19]),
        .Q(mdash7[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[1]),
        .Q(mdash7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[20]),
        .Q(mdash7[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[21]),
        .Q(mdash7[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[22]),
        .Q(mdash7[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[23]),
        .Q(mdash7[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[2]),
        .Q(mdash7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[3]),
        .Q(mdash7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[4]),
        .Q(mdash7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[5]),
        .Q(mdash7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[6]),
        .Q(mdash7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[7]),
        .Q(mdash7[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[8]),
        .Q(mdash7[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash7_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash6[9]),
        .Q(mdash7[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[0]),
        .Q(mdash8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[10]),
        .Q(mdash8[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[11]),
        .Q(mdash8[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[12]),
        .Q(mdash8[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[13]),
        .Q(mdash8[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[14]),
        .Q(mdash8[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[15]),
        .Q(mdash8[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[16]),
        .Q(mdash8[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[17]),
        .Q(mdash8[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[18]),
        .Q(mdash8[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[19]),
        .Q(mdash8[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[1]),
        .Q(mdash8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[20]),
        .Q(mdash8[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[21]),
        .Q(mdash8[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[22]),
        .Q(mdash8[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[23]),
        .Q(mdash8[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[2]),
        .Q(mdash8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[3]),
        .Q(mdash8[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[4]),
        .Q(mdash8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[5]),
        .Q(mdash8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[6]),
        .Q(mdash8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[7]),
        .Q(mdash8[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[8]),
        .Q(mdash8[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash8_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash7[9]),
        .Q(mdash8[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[0]),
        .Q(mdash9[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[10]),
        .Q(mdash9[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[11]),
        .Q(mdash9[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[12]),
        .Q(mdash9[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[13]),
        .Q(mdash9[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[14]),
        .Q(mdash9[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[15]),
        .Q(mdash9[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[16]),
        .Q(mdash9[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[17]),
        .Q(mdash9[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[18]),
        .Q(mdash9[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[19]),
        .Q(mdash9[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[1]),
        .Q(mdash9[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[20]),
        .Q(mdash9[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[21]),
        .Q(mdash9[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[22]),
        .Q(mdash9[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[23]),
        .Q(mdash9[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[2]),
        .Q(mdash9[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[3]),
        .Q(mdash9[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[4]),
        .Q(mdash9[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[5]),
        .Q(mdash9[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[6]),
        .Q(mdash9[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[7]),
        .Q(mdash9[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[8]),
        .Q(mdash9[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash9_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mdash8[9]),
        .Q(mdash9[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[11]_i_2 
       (.I0(b[11]),
        .O(\mdash[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[11]_i_3 
       (.I0(b[10]),
        .O(\mdash[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[11]_i_4 
       (.I0(b[9]),
        .O(\mdash[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[11]_i_5 
       (.I0(b[8]),
        .O(\mdash[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[15]_i_2 
       (.I0(b[15]),
        .O(\mdash[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[15]_i_3 
       (.I0(b[14]),
        .O(\mdash[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[15]_i_4 
       (.I0(b[13]),
        .O(\mdash[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[15]_i_5 
       (.I0(b[12]),
        .O(\mdash[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[19]_i_2 
       (.I0(b[19]),
        .O(\mdash[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[19]_i_3 
       (.I0(b[18]),
        .O(\mdash[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[19]_i_4 
       (.I0(b[17]),
        .O(\mdash[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[19]_i_5 
       (.I0(b[16]),
        .O(\mdash[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[23]_i_2 
       (.I0(b[22]),
        .O(\mdash[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[23]_i_3 
       (.I0(b[21]),
        .O(\mdash[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[23]_i_4 
       (.I0(b[20]),
        .O(\mdash[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[3]_i_2 
       (.I0(b[3]),
        .O(\mdash[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[3]_i_3 
       (.I0(b[2]),
        .O(\mdash[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[3]_i_4 
       (.I0(b[1]),
        .O(\mdash[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[7]_i_2 
       (.I0(b[7]),
        .O(\mdash[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[7]_i_3 
       (.I0(b[6]),
        .O(\mdash[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[7]_i_4 
       (.I0(b[5]),
        .O(\mdash[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdash[7]_i_5 
       (.I0(b[4]),
        .O(\mdash[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[0]),
        .Q(mdash[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[10]),
        .Q(mdash[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[11]),
        .Q(mdash[11]),
        .R(1'b0));
  CARRY4 \mdash_reg[11]_i_1 
       (.CI(\mdash_reg[7]_i_1_n_0 ),
        .CO({\mdash_reg[11]_i_1_n_0 ,\NLW_mdash_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mantissamdash[11:8]),
        .S({\mdash[11]_i_2_n_0 ,\mdash[11]_i_3_n_0 ,\mdash[11]_i_4_n_0 ,\mdash[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[12]),
        .Q(mdash[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[13]),
        .Q(mdash[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[14]),
        .Q(mdash[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[15]),
        .Q(mdash[15]),
        .R(1'b0));
  CARRY4 \mdash_reg[15]_i_1 
       (.CI(\mdash_reg[11]_i_1_n_0 ),
        .CO({\mdash_reg[15]_i_1_n_0 ,\NLW_mdash_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mantissamdash[15:12]),
        .S({\mdash[15]_i_2_n_0 ,\mdash[15]_i_3_n_0 ,\mdash[15]_i_4_n_0 ,\mdash[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[16]),
        .Q(mdash[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[17]),
        .Q(mdash[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[18]),
        .Q(mdash[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[19]),
        .Q(mdash[19]),
        .R(1'b0));
  CARRY4 \mdash_reg[19]_i_1 
       (.CI(\mdash_reg[15]_i_1_n_0 ),
        .CO({\mdash_reg[19]_i_1_n_0 ,\NLW_mdash_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mantissamdash[19:16]),
        .S({\mdash[19]_i_2_n_0 ,\mdash[19]_i_3_n_0 ,\mdash[19]_i_4_n_0 ,\mdash[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[1]),
        .Q(mdash[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[20]),
        .Q(mdash[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[21]),
        .Q(mdash[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[22]),
        .Q(mdash[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[23]),
        .Q(mdash[23]),
        .R(1'b0));
  CARRY4 \mdash_reg[23]_i_1 
       (.CI(\mdash_reg[19]_i_1_n_0 ),
        .CO({mantissamdash[23],\NLW_mdash_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mdash_reg[23]_i_1_O_UNCONNECTED [3],mantissamdash[22:20]}),
        .S({1'b1,\mdash[23]_i_2_n_0 ,\mdash[23]_i_3_n_0 ,\mdash[23]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[2]),
        .Q(mdash[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[3]),
        .Q(mdash[3]),
        .R(1'b0));
  CARRY4 \mdash_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mdash_reg[3]_i_1_n_0 ,\NLW_mdash_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(mantissamdash[3:0]),
        .S({\mdash[3]_i_2_n_0 ,\mdash[3]_i_3_n_0 ,\mdash[3]_i_4_n_0 ,b[0]}));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[4]),
        .Q(mdash[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[5]),
        .Q(mdash[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[6]),
        .Q(mdash[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[7]),
        .Q(mdash[7]),
        .R(1'b0));
  CARRY4 \mdash_reg[7]_i_1 
       (.CI(\mdash_reg[3]_i_1_n_0 ),
        .CO({\mdash_reg[7]_i_1_n_0 ,\NLW_mdash_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mantissamdash[7:4]),
        .S({\mdash[7]_i_2_n_0 ,\mdash[7]_i_3_n_0 ,\mdash[7]_i_4_n_0 ,\mdash[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[8]),
        .Q(mdash[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdash_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissamdash[9]),
        .Q(mdash[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \out[0]_INST_0 
       (.I0(\out[0]_INST_0_i_1_n_0 ),
        .I1(shift[2]),
        .I2(shift[1]),
        .I3(\out[2]_INST_0_i_1_n_0 ),
        .I4(shift[0]),
        .I5(\out[1]_INST_0_i_1_n_0 ),
        .O(out[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \out[0]_INST_0_i_1 
       (.I0(shift[4]),
        .I1(mantissaout[2]),
        .I2(shift[3]),
        .O(\out[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \out[10]_INST_0 
       (.I0(\out[11]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[13]_INST_0_i_1_n_0 ),
        .I3(\out[10]_INST_0_i_1_n_0 ),
        .I4(\out[12]_INST_0_i_1_n_0 ),
        .I5(shift[0]),
        .O(out[10]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \out[10]_INST_0_i_1 
       (.I0(mantissaout[0]),
        .I1(shift[3]),
        .I2(mantissaout[8]),
        .I3(shift[4]),
        .I4(shift[2]),
        .I5(\out[10]_INST_0_i_2_n_0 ),
        .O(\out[10]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \out[10]_INST_0_i_2 
       (.I0(mantissaout[4]),
        .I1(shift[3]),
        .I2(mantissaout[12]),
        .I3(shift[4]),
        .O(\out[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \out[11]_INST_0 
       (.I0(\out[11]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[13]_INST_0_i_1_n_0 ),
        .I3(\out[12]_INST_0_i_1_n_0 ),
        .I4(\out[14]_INST_0_i_1_n_0 ),
        .I5(shift[0]),
        .O(out[11]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \out[11]_INST_0_i_1 
       (.I0(mantissaout[1]),
        .I1(shift[3]),
        .I2(mantissaout[9]),
        .I3(shift[4]),
        .I4(shift[2]),
        .I5(\out[11]_INST_0_i_2_n_0 ),
        .O(\out[11]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \out[11]_INST_0_i_2 
       (.I0(mantissaout[5]),
        .I1(shift[3]),
        .I2(mantissaout[13]),
        .I3(shift[4]),
        .O(\out[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \out[12]_INST_0 
       (.I0(\out[13]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[15]_INST_0_i_1_n_0 ),
        .I3(\out[12]_INST_0_i_1_n_0 ),
        .I4(\out[14]_INST_0_i_1_n_0 ),
        .I5(shift[0]),
        .O(out[12]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \out[12]_INST_0_i_1 
       (.I0(mantissaout[2]),
        .I1(shift[3]),
        .I2(mantissaout[10]),
        .I3(shift[4]),
        .I4(shift[2]),
        .I5(\out[12]_INST_0_i_2_n_0 ),
        .O(\out[12]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \out[12]_INST_0_i_2 
       (.I0(mantissaout[6]),
        .I1(shift[3]),
        .I2(mantissaout[14]),
        .I3(shift[4]),
        .O(\out[12]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \out[13]_INST_0 
       (.I0(\out[13]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[15]_INST_0_i_1_n_0 ),
        .I3(\out[14]_INST_0_i_1_n_0 ),
        .I4(\out[16]_INST_0_i_1_n_0 ),
        .I5(shift[0]),
        .O(out[13]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \out[13]_INST_0_i_1 
       (.I0(mantissaout[3]),
        .I1(shift[3]),
        .I2(mantissaout[11]),
        .I3(shift[4]),
        .I4(shift[2]),
        .I5(\out[13]_INST_0_i_2_n_0 ),
        .O(\out[13]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \out[13]_INST_0_i_2 
       (.I0(mantissaout[7]),
        .I1(shift[3]),
        .I2(mantissaout[15]),
        .I3(shift[4]),
        .O(\out[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \out[14]_INST_0 
       (.I0(\out[15]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[17]_INST_0_i_1_n_0 ),
        .I3(\out[14]_INST_0_i_1_n_0 ),
        .I4(\out[16]_INST_0_i_1_n_0 ),
        .I5(shift[0]),
        .O(out[14]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \out[14]_INST_0_i_1 
       (.I0(mantissaout[4]),
        .I1(shift[3]),
        .I2(mantissaout[12]),
        .I3(shift[4]),
        .I4(shift[2]),
        .I5(\out[18]_INST_0_i_2_n_0 ),
        .O(\out[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \out[15]_INST_0 
       (.I0(\out[15]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[17]_INST_0_i_1_n_0 ),
        .I3(\out[16]_INST_0_i_1_n_0 ),
        .I4(\out[16]_INST_0_i_2_n_0 ),
        .I5(shift[0]),
        .O(out[15]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \out[15]_INST_0_i_1 
       (.I0(mantissaout[5]),
        .I1(shift[3]),
        .I2(mantissaout[13]),
        .I3(shift[4]),
        .I4(shift[2]),
        .I5(\out[19]_INST_0_i_2_n_0 ),
        .O(\out[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \out[16]_INST_0 
       (.I0(\out[17]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[17]_INST_0_i_2_n_0 ),
        .I3(\out[16]_INST_0_i_1_n_0 ),
        .I4(\out[16]_INST_0_i_2_n_0 ),
        .I5(shift[0]),
        .O(out[16]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \out[16]_INST_0_i_1 
       (.I0(mantissaout[6]),
        .I1(shift[3]),
        .I2(mantissaout[14]),
        .I3(shift[4]),
        .I4(shift[2]),
        .I5(\out[20]_INST_0_i_3_n_0 ),
        .O(\out[16]_INST_0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[16]_INST_0_i_2 
       (.I0(\out[18]_INST_0_i_2_n_0 ),
        .I1(shift[2]),
        .I2(\out[20]_INST_0_i_4_n_0 ),
        .O(\out[16]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \out[17]_INST_0 
       (.I0(\out[17]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[17]_INST_0_i_2_n_0 ),
        .I3(shift[0]),
        .I4(\out[18]_INST_0_i_1_n_0 ),
        .O(out[17]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \out[17]_INST_0_i_1 
       (.I0(mantissaout[7]),
        .I1(shift[3]),
        .I2(mantissaout[15]),
        .I3(shift[4]),
        .I4(shift[2]),
        .I5(\out[21]_INST_0_i_3_n_0 ),
        .O(\out[17]_INST_0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[17]_INST_0_i_2 
       (.I0(\out[19]_INST_0_i_2_n_0 ),
        .I1(shift[2]),
        .I2(\out[21]_INST_0_i_4_n_0 ),
        .O(\out[17]_INST_0_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[18]_INST_0 
       (.I0(\out[18]_INST_0_i_1_n_0 ),
        .I1(shift[0]),
        .I2(\out[19]_INST_0_i_1_n_0 ),
        .O(out[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[18]_INST_0_i_1 
       (.I0(\out[18]_INST_0_i_2_n_0 ),
        .I1(\out[20]_INST_0_i_4_n_0 ),
        .I2(shift[1]),
        .I3(\out[20]_INST_0_i_3_n_0 ),
        .I4(shift[2]),
        .I5(\out[22]_INST_0_i_3_n_0 ),
        .O(\out[18]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[18]_INST_0_i_2 
       (.I0(mantissaout[8]),
        .I1(shift[3]),
        .I2(mantissaout[0]),
        .I3(shift[4]),
        .I4(mantissaout[16]),
        .O(\out[18]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \out[19]_INST_0 
       (.I0(\out[20]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[20]_INST_0_i_2_n_0 ),
        .I3(\out[19]_INST_0_i_1_n_0 ),
        .I4(shift[0]),
        .O(out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[19]_INST_0_i_1 
       (.I0(\out[19]_INST_0_i_2_n_0 ),
        .I1(\out[21]_INST_0_i_4_n_0 ),
        .I2(shift[1]),
        .I3(\out[21]_INST_0_i_3_n_0 ),
        .I4(shift[2]),
        .I5(\out[22]_INST_0_i_5_n_0 ),
        .O(\out[19]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[19]_INST_0_i_2 
       (.I0(mantissaout[9]),
        .I1(shift[3]),
        .I2(mantissaout[1]),
        .I3(shift[4]),
        .I4(mantissaout[17]),
        .O(\out[19]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \out[1]_INST_0 
       (.I0(\out[2]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[4]_INST_0_i_1_n_0 ),
        .I3(\out[1]_INST_0_i_1_n_0 ),
        .I4(shift[0]),
        .O(out[1]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \out[1]_INST_0_i_1 
       (.I0(shift[3]),
        .I1(mantissaout[3]),
        .I2(shift[4]),
        .I3(shift[2]),
        .I4(shift[1]),
        .I5(\out[3]_INST_0_i_1_n_0 ),
        .O(\out[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \out[20]_INST_0 
       (.I0(\out[21]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[21]_INST_0_i_2_n_0 ),
        .I3(\out[20]_INST_0_i_1_n_0 ),
        .I4(\out[20]_INST_0_i_2_n_0 ),
        .I5(shift[0]),
        .O(out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[20]_INST_0_i_1 
       (.I0(\out[20]_INST_0_i_3_n_0 ),
        .I1(shift[2]),
        .I2(\out[22]_INST_0_i_3_n_0 ),
        .O(\out[20]_INST_0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[20]_INST_0_i_2 
       (.I0(\out[20]_INST_0_i_4_n_0 ),
        .I1(shift[2]),
        .I2(\out[20]_INST_0_i_5_n_0 ),
        .O(\out[20]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[20]_INST_0_i_3 
       (.I0(mantissaout[10]),
        .I1(shift[3]),
        .I2(mantissaout[2]),
        .I3(shift[4]),
        .I4(mantissaout[18]),
        .O(\out[20]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[20]_INST_0_i_4 
       (.I0(mantissaout[12]),
        .I1(shift[3]),
        .I2(mantissaout[4]),
        .I3(shift[4]),
        .I4(mantissaout[20]),
        .O(\out[20]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[20]_INST_0_i_5 
       (.I0(mantissaout[0]),
        .I1(mantissaout[16]),
        .I2(shift[3]),
        .I3(mantissaout[8]),
        .I4(shift[4]),
        .I5(mantissaout[24]),
        .O(\out[20]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \out[21]_INST_0 
       (.I0(\out[21]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[21]_INST_0_i_2_n_0 ),
        .I3(shift[0]),
        .I4(\out[22]_INST_0_i_1_n_0 ),
        .O(out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[21]_INST_0_i_1 
       (.I0(\out[21]_INST_0_i_3_n_0 ),
        .I1(shift[2]),
        .I2(\out[22]_INST_0_i_5_n_0 ),
        .O(\out[21]_INST_0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[21]_INST_0_i_2 
       (.I0(\out[21]_INST_0_i_4_n_0 ),
        .I1(shift[2]),
        .I2(\out[21]_INST_0_i_5_n_0 ),
        .O(\out[21]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[21]_INST_0_i_3 
       (.I0(mantissaout[11]),
        .I1(shift[3]),
        .I2(mantissaout[3]),
        .I3(shift[4]),
        .I4(mantissaout[19]),
        .O(\out[21]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[21]_INST_0_i_4 
       (.I0(mantissaout[13]),
        .I1(shift[3]),
        .I2(mantissaout[5]),
        .I3(shift[4]),
        .I4(mantissaout[21]),
        .O(\out[21]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[21]_INST_0_i_5 
       (.I0(mantissaout[1]),
        .I1(mantissaout[17]),
        .I2(shift[3]),
        .I3(mantissaout[9]),
        .I4(shift[4]),
        .I5(mantissaout[25]),
        .O(\out[21]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[22]_INST_0 
       (.I0(\out[22]_INST_0_i_1_n_0 ),
        .I1(shift[0]),
        .I2(\out[22]_INST_0_i_2_n_0 ),
        .O(out[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out[22]_INST_0_i_1 
       (.I0(\out[20]_INST_0_i_2_n_0 ),
        .I1(shift[1]),
        .I2(\out[22]_INST_0_i_3_n_0 ),
        .I3(shift[2]),
        .I4(\out[22]_INST_0_i_4_n_0 ),
        .O(\out[22]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out[22]_INST_0_i_2 
       (.I0(\out[21]_INST_0_i_2_n_0 ),
        .I1(shift[1]),
        .I2(\out[22]_INST_0_i_5_n_0 ),
        .I3(shift[2]),
        .I4(\out[22]_INST_0_i_6_n_0 ),
        .O(\out[22]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[22]_INST_0_i_3 
       (.I0(mantissaout[14]),
        .I1(shift[3]),
        .I2(mantissaout[6]),
        .I3(shift[4]),
        .I4(mantissaout[22]),
        .O(\out[22]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[22]_INST_0_i_4 
       (.I0(mantissaout[2]),
        .I1(mantissaout[18]),
        .I2(shift[3]),
        .I3(mantissaout[10]),
        .I4(shift[4]),
        .I5(mantissaout[26]),
        .O(\out[22]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out[22]_INST_0_i_5 
       (.I0(mantissaout[15]),
        .I1(shift[3]),
        .I2(mantissaout[7]),
        .I3(shift[4]),
        .I4(mantissaout[23]),
        .O(\out[22]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[22]_INST_0_i_6 
       (.I0(mantissaout[3]),
        .I1(mantissaout[19]),
        .I2(shift[3]),
        .I3(mantissaout[11]),
        .I4(shift[4]),
        .I5(mantissaout[27]),
        .O(\out[22]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[2]_INST_0 
       (.I0(\out[2]_INST_0_i_1_n_0 ),
        .I1(\out[4]_INST_0_i_1_n_0 ),
        .I2(shift[0]),
        .I3(\out[3]_INST_0_i_1_n_0 ),
        .I4(shift[1]),
        .I5(\out[5]_INST_0_i_1_n_0 ),
        .O(out[2]));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \out[2]_INST_0_i_1 
       (.I0(mantissaout[0]),
        .I1(shift[2]),
        .I2(shift[4]),
        .I3(mantissaout[4]),
        .I4(shift[3]),
        .O(\out[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[3]_INST_0 
       (.I0(\out[3]_INST_0_i_1_n_0 ),
        .I1(\out[5]_INST_0_i_1_n_0 ),
        .I2(shift[0]),
        .I3(\out[4]_INST_0_i_1_n_0 ),
        .I4(shift[1]),
        .I5(\out[6]_INST_0_i_1_n_0 ),
        .O(out[3]));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \out[3]_INST_0_i_1 
       (.I0(mantissaout[1]),
        .I1(shift[2]),
        .I2(shift[4]),
        .I3(mantissaout[5]),
        .I4(shift[3]),
        .O(\out[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[4]_INST_0 
       (.I0(\out[4]_INST_0_i_1_n_0 ),
        .I1(\out[6]_INST_0_i_1_n_0 ),
        .I2(shift[0]),
        .I3(\out[5]_INST_0_i_1_n_0 ),
        .I4(shift[1]),
        .I5(\out[7]_INST_0_i_1_n_0 ),
        .O(out[4]));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \out[4]_INST_0_i_1 
       (.I0(mantissaout[2]),
        .I1(shift[2]),
        .I2(shift[4]),
        .I3(mantissaout[6]),
        .I4(shift[3]),
        .O(\out[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[5]_INST_0 
       (.I0(\out[5]_INST_0_i_1_n_0 ),
        .I1(\out[7]_INST_0_i_1_n_0 ),
        .I2(shift[0]),
        .I3(\out[6]_INST_0_i_1_n_0 ),
        .I4(shift[1]),
        .I5(\out[8]_INST_0_i_1_n_0 ),
        .O(out[5]));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \out[5]_INST_0_i_1 
       (.I0(mantissaout[3]),
        .I1(shift[2]),
        .I2(shift[4]),
        .I3(mantissaout[7]),
        .I4(shift[3]),
        .O(\out[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[6]_INST_0 
       (.I0(\out[6]_INST_0_i_1_n_0 ),
        .I1(\out[8]_INST_0_i_1_n_0 ),
        .I2(shift[0]),
        .I3(\out[7]_INST_0_i_1_n_0 ),
        .I4(shift[1]),
        .I5(\out[9]_INST_0_i_1_n_0 ),
        .O(out[6]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \out[6]_INST_0_i_1 
       (.I0(mantissaout[4]),
        .I1(shift[2]),
        .I2(mantissaout[0]),
        .I3(shift[3]),
        .I4(mantissaout[8]),
        .I5(shift[4]),
        .O(\out[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \out[7]_INST_0 
       (.I0(\out[7]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[9]_INST_0_i_1_n_0 ),
        .I3(\out[8]_INST_0_i_1_n_0 ),
        .I4(\out[10]_INST_0_i_1_n_0 ),
        .I5(shift[0]),
        .O(out[7]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \out[7]_INST_0_i_1 
       (.I0(mantissaout[5]),
        .I1(shift[2]),
        .I2(mantissaout[1]),
        .I3(shift[3]),
        .I4(mantissaout[9]),
        .I5(shift[4]),
        .O(\out[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \out[8]_INST_0 
       (.I0(\out[9]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[11]_INST_0_i_1_n_0 ),
        .I3(\out[8]_INST_0_i_1_n_0 ),
        .I4(\out[10]_INST_0_i_1_n_0 ),
        .I5(shift[0]),
        .O(out[8]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \out[8]_INST_0_i_1 
       (.I0(mantissaout[6]),
        .I1(shift[2]),
        .I2(mantissaout[2]),
        .I3(shift[3]),
        .I4(mantissaout[10]),
        .I5(shift[4]),
        .O(\out[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \out[9]_INST_0 
       (.I0(\out[9]_INST_0_i_1_n_0 ),
        .I1(shift[1]),
        .I2(\out[11]_INST_0_i_1_n_0 ),
        .I3(\out[10]_INST_0_i_1_n_0 ),
        .I4(\out[12]_INST_0_i_1_n_0 ),
        .I5(shift[0]),
        .O(out[9]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \out[9]_INST_0_i_1 
       (.I0(mantissaout[7]),
        .I1(shift[2]),
        .I2(mantissaout[3]),
        .I3(shift[3]),
        .I4(mantissaout[11]),
        .I5(shift[4]),
        .O(\out[9]_INST_0_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[0]_srl3_i_1_n_0 ),
        .Q(\outmantissa1_reg[0]_srl3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[0]_srl3_i_1 
       (.I0(c24),
        .O(\outmantissa1_reg[0]_srl3_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[10]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[10]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[10]_srl13_i_1_n_0 ),
        .Q(\outmantissa1_reg[10]_srl13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[10]_srl13_i_1 
       (.I0(c14),
        .O(\outmantissa1_reg[10]_srl13_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[11]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[11]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[11]_srl14_i_1_n_0 ),
        .Q(\outmantissa1_reg[11]_srl14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[11]_srl14_i_1 
       (.I0(c13),
        .O(\outmantissa1_reg[11]_srl14_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[12]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[12]_srl15_i_1_n_0 ),
        .Q(\outmantissa1_reg[12]_srl15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[12]_srl15_i_1 
       (.I0(c12),
        .O(\outmantissa1_reg[12]_srl15_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[13]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[13]_srl16_i_1_n_0 ),
        .Q(\outmantissa1_reg[13]_srl16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[13]_srl16_i_1 
       (.I0(c11),
        .O(\outmantissa1_reg[13]_srl16_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[14]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \outmantissa1_reg[14]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[14]_srl17_i_1_n_0 ),
        .Q(\outmantissa1_reg[14]_srl17_n_0 ),
        .Q31(\NLW_outmantissa1_reg[14]_srl17_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[14]_srl17_i_1 
       (.I0(c10),
        .O(\outmantissa1_reg[14]_srl17_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[15]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \outmantissa1_reg[15]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[15]_srl18_i_1_n_0 ),
        .Q(\outmantissa1_reg[15]_srl18_n_0 ),
        .Q31(\NLW_outmantissa1_reg[15]_srl18_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[15]_srl18_i_1 
       (.I0(c9),
        .O(\outmantissa1_reg[15]_srl18_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[16]_srl19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \outmantissa1_reg[16]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[16]_srl19_i_1_n_0 ),
        .Q(\outmantissa1_reg[16]_srl19_n_0 ),
        .Q31(\NLW_outmantissa1_reg[16]_srl19_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[16]_srl19_i_1 
       (.I0(c8),
        .O(\outmantissa1_reg[16]_srl19_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[17]_srl20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \outmantissa1_reg[17]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[17]_srl20_i_1_n_0 ),
        .Q(\outmantissa1_reg[17]_srl20_n_0 ),
        .Q31(\NLW_outmantissa1_reg[17]_srl20_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[17]_srl20_i_1 
       (.I0(c7),
        .O(\outmantissa1_reg[17]_srl20_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[18]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \outmantissa1_reg[18]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[18]_srl21_i_1_n_0 ),
        .Q(\outmantissa1_reg[18]_srl21_n_0 ),
        .Q31(\NLW_outmantissa1_reg[18]_srl21_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[18]_srl21_i_1 
       (.I0(c6),
        .O(\outmantissa1_reg[18]_srl21_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[19]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \outmantissa1_reg[19]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[19]_srl22_i_1_n_0 ),
        .Q(\outmantissa1_reg[19]_srl22_n_0 ),
        .Q31(\NLW_outmantissa1_reg[19]_srl22_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[19]_srl22_i_1 
       (.I0(c5),
        .O(\outmantissa1_reg[19]_srl22_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[1]_srl4_i_1_n_0 ),
        .Q(\outmantissa1_reg[1]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[1]_srl4_i_1 
       (.I0(c23),
        .O(\outmantissa1_reg[1]_srl4_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[20]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \outmantissa1_reg[20]_srl23 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[20]_srl23_i_1_n_0 ),
        .Q(\outmantissa1_reg[20]_srl23_n_0 ),
        .Q31(\NLW_outmantissa1_reg[20]_srl23_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[20]_srl23_i_1 
       (.I0(c4),
        .O(\outmantissa1_reg[20]_srl23_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[21]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(qreg25[21]),
        .Q(\outmantissa1_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[22]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(qreg25[22]),
        .Q(\outmantissa1_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[23]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(qreg25[23]),
        .Q(\outmantissa1_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[24]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(qreg25[24]),
        .Q(\outmantissa1_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[2]_srl5_i_1_n_0 ),
        .Q(\outmantissa1_reg[2]_srl5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[2]_srl5_i_1 
       (.I0(c22),
        .O(\outmantissa1_reg[2]_srl5_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[3]_srl6_i_1_n_0 ),
        .Q(\outmantissa1_reg[3]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[3]_srl6_i_1 
       (.I0(c21),
        .O(\outmantissa1_reg[3]_srl6_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[4]_srl7_i_1_n_0 ),
        .Q(\outmantissa1_reg[4]_srl7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[4]_srl7_i_1 
       (.I0(c20),
        .O(\outmantissa1_reg[4]_srl7_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[5]_srl8_i_1_n_0 ),
        .Q(\outmantissa1_reg[5]_srl8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[5]_srl8_i_1 
       (.I0(c19),
        .O(\outmantissa1_reg[5]_srl8_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[6]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[6]_srl9_i_1_n_0 ),
        .Q(\outmantissa1_reg[6]_srl9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[6]_srl9_i_1 
       (.I0(c18),
        .O(\outmantissa1_reg[6]_srl9_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[7]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[7]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[7]_srl10_i_1_n_0 ),
        .Q(\outmantissa1_reg[7]_srl10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[7]_srl10_i_1 
       (.I0(c17),
        .O(\outmantissa1_reg[7]_srl10_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[8]_srl11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[8]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[8]_srl11_i_1_n_0 ),
        .Q(\outmantissa1_reg[8]_srl11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[8]_srl11_i_1 
       (.I0(c16),
        .O(\outmantissa1_reg[8]_srl11_i_1_n_0 ));
  (* srl_bus_name = "z3/\outmantissa1_reg " *) 
  (* srl_name = "z3/\outmantissa1_reg[9]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outmantissa1_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outmantissa1_reg[9]_srl12_i_1_n_0 ),
        .Q(\outmantissa1_reg[9]_srl12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outmantissa1_reg[9]_srl12_i_1 
       (.I0(c15),
        .O(\outmantissa1_reg[9]_srl12_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[0]_srl3_n_0 ),
        .Q(mant[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[10]_srl13_n_0 ),
        .Q(mant[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[11]_srl14_n_0 ),
        .Q(mant[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[12]_srl15_n_0 ),
        .Q(mant[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[13]_srl16_n_0 ),
        .Q(mant[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[14]_srl17_n_0 ),
        .Q(mant[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[15]_srl18_n_0 ),
        .Q(mant[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[16]_srl19_n_0 ),
        .Q(mant[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[17]_srl20_n_0 ),
        .Q(mant[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[18]_srl21_n_0 ),
        .Q(mant[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[19]_srl22_n_0 ),
        .Q(mant[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[1]_srl4_n_0 ),
        .Q(mant[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[20]_srl23_n_0 ),
        .Q(mant[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[21]_srl2_n_0 ),
        .Q(mant[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[22]_srl2_n_0 ),
        .Q(mant[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[23]_srl2_n_0 ),
        .Q(mant[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[24]_srl2_n_0 ),
        .Q(mant[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[2]_srl5_n_0 ),
        .Q(mant[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[3]_srl6_n_0 ),
        .Q(mant[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[4]_srl7_n_0 ),
        .Q(mant[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[5]_srl8_n_0 ),
        .Q(mant[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[6]_srl9_n_0 ),
        .Q(mant[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[7]_srl10_n_0 ),
        .Q(mant[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[8]_srl11_n_0 ),
        .Q(mant[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outmantissa2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\outmantissa1_reg[9]_srl12_n_0 ),
        .Q(mant[13]),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg10_reg " *) 
  (* srl_name = "z3/\qreg10_reg[23]_srl11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg10_reg[23]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[13]),
        .Q(\qreg10_reg[23]_srl11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg10_reg[23]_srl11_i_1 
       (.I0(a[13]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[12]),
        .O(mantissaa[13]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg10_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg9_reg[23]_srl10_n_0 ),
        .Q(qreg10),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg11_reg " *) 
  (* srl_name = "z3/\qreg11_reg[23]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg11_reg[23]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[12]),
        .Q(\qreg11_reg[23]_srl12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg11_reg[23]_srl12_i_1 
       (.I0(a[12]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[11]),
        .O(mantissaa[12]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg11_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg10_reg[23]_srl11_n_0 ),
        .Q(qreg11),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg12_reg " *) 
  (* srl_name = "z3/\qreg12_reg[23]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg12_reg[23]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[11]),
        .Q(\qreg12_reg[23]_srl13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg12_reg[23]_srl13_i_1 
       (.I0(a[11]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[10]),
        .O(mantissaa[11]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg12_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg11_reg[23]_srl12_n_0 ),
        .Q(qreg12),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg13_reg " *) 
  (* srl_name = "z3/\qreg13_reg[23]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg13_reg[23]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[10]),
        .Q(\qreg13_reg[23]_srl14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg13_reg[23]_srl14_i_1 
       (.I0(a[10]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[9]),
        .O(mantissaa[10]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg13_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg12_reg[23]_srl13_n_0 ),
        .Q(qreg13),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg14_reg " *) 
  (* srl_name = "z3/\qreg14_reg[23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg14_reg[23]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[9]),
        .Q(\qreg14_reg[23]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg14_reg[23]_srl15_i_1 
       (.I0(a[9]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[8]),
        .O(mantissaa[9]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg14_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg13_reg[23]_srl14_n_0 ),
        .Q(qreg14),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg15_reg " *) 
  (* srl_name = "z3/\qreg15_reg[23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg15_reg[23]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[8]),
        .Q(\qreg15_reg[23]_srl16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg15_reg[23]_srl16_i_1 
       (.I0(a[8]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[7]),
        .O(mantissaa[8]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg15_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg14_reg[23]_srl15_n_0 ),
        .Q(qreg15),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg16_reg " *) 
  (* srl_name = "z3/\qreg16_reg[23]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg16_reg[23]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[7]),
        .Q(\qreg16_reg[23]_srl17_n_0 ),
        .Q31(\NLW_qreg16_reg[23]_srl17_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg16_reg[23]_srl17_i_1 
       (.I0(a[7]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[6]),
        .O(mantissaa[7]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg16_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg15_reg[23]_srl16_n_0 ),
        .Q(qreg16),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg17_reg " *) 
  (* srl_name = "z3/\qreg17_reg[23]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg17_reg[23]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[6]),
        .Q(\qreg17_reg[23]_srl18_n_0 ),
        .Q31(\NLW_qreg17_reg[23]_srl18_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg17_reg[23]_srl18_i_1 
       (.I0(a[6]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[5]),
        .O(mantissaa[6]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg17_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg16_reg[23]_srl17_n_0 ),
        .Q(qreg17),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg18_reg " *) 
  (* srl_name = "z3/\qreg18_reg[23]_srl19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg18_reg[23]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[5]),
        .Q(\qreg18_reg[23]_srl19_n_0 ),
        .Q31(\NLW_qreg18_reg[23]_srl19_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg18_reg[23]_srl19_i_1 
       (.I0(a[5]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[4]),
        .O(mantissaa[5]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg18_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg17_reg[23]_srl18_n_0 ),
        .Q(qreg18),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg19_reg " *) 
  (* srl_name = "z3/\qreg19_reg[23]_srl20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg19_reg[23]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[4]),
        .Q(\qreg19_reg[23]_srl20_n_0 ),
        .Q31(\NLW_qreg19_reg[23]_srl20_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg19_reg[23]_srl20_i_1 
       (.I0(a[4]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[3]),
        .O(mantissaa[4]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg19_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg18_reg[23]_srl19_n_0 ),
        .Q(qreg19),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg1_reg " *) 
  (* srl_name = "z3/\qreg1_reg[23]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg1_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[22]),
        .Q(\qreg1_reg[23]_srl2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg1_reg[23]_srl2_i_1 
       (.I0(a[22]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[21]),
        .O(mantissaa[22]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(qreg),
        .Q(qreg1),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg20_reg " *) 
  (* srl_name = "z3/\qreg20_reg[23]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg20_reg[23]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[3]),
        .Q(\qreg20_reg[23]_srl21_n_0 ),
        .Q31(\NLW_qreg20_reg[23]_srl21_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg20_reg[23]_srl21_i_1 
       (.I0(a[3]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[2]),
        .O(mantissaa[3]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg20_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg19_reg[23]_srl20_n_0 ),
        .Q(qreg20),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg21_reg " *) 
  (* srl_name = "z3/\qreg21_reg[23]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg21_reg[23]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[2]),
        .Q(\qreg21_reg[23]_srl22_n_0 ),
        .Q31(\NLW_qreg21_reg[23]_srl22_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg21_reg[23]_srl22_i_1 
       (.I0(a[2]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[1]),
        .O(mantissaa[2]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg21_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg20_reg[23]_srl21_n_0 ),
        .Q(qreg21),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg22_reg " *) 
  (* srl_name = "z3/\qreg22_reg[23]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg22_reg[23]_srl23 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[1]),
        .Q(\qreg22_reg[23]_srl23_n_0 ),
        .Q31(\NLW_qreg22_reg[23]_srl23_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg22_reg[23]_srl23_i_1 
       (.I0(a[1]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[0]),
        .O(mantissaa[1]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg22_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg21_reg[23]_srl22_n_0 ),
        .Q(qreg22),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg23_reg " *) 
  (* srl_name = "z3/\qreg23_reg[23]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg23_reg[23]_srl24 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[0]),
        .Q(\qreg23_reg[23]_srl24_n_0 ),
        .Q31(\NLW_qreg23_reg[23]_srl24_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \qreg23_reg[23]_srl24_i_1 
       (.I0(\qreg_reg[23]_i_1_n_0 ),
        .I1(a[0]),
        .O(mantissaa[0]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg23_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg22_reg[23]_srl23_n_0 ),
        .Q(qreg23),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg24_reg " *) 
  (* srl_name = "z3/\qreg24_reg[20]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg24_reg[20]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\qreg24_reg[20]_srl21_i_1_n_0 ),
        .Q(\qreg24_reg[20]_srl21_n_0 ),
        .Q31(\NLW_qreg24_reg[20]_srl21_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \qreg24_reg[20]_srl21_i_1 
       (.I0(c3),
        .O(\qreg24_reg[20]_srl21_i_1_n_0 ));
  (* srl_bus_name = "z3/\qreg24_reg " *) 
  (* srl_name = "z3/\qreg24_reg[21]_srl22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg24_reg[21]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\qreg24_reg[21]_srl22_i_1_n_0 ),
        .Q(\qreg24_reg[21]_srl22_n_0 ),
        .Q31(\NLW_qreg24_reg[21]_srl22_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \qreg24_reg[21]_srl22_i_1 
       (.I0(c2),
        .O(\qreg24_reg[21]_srl22_i_1_n_0 ));
  (* srl_bus_name = "z3/\qreg24_reg " *) 
  (* srl_name = "z3/\qreg24_reg[22]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg24_reg[22]_srl23 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\qreg24_reg[22]_srl23_i_1_n_0 ),
        .Q(\qreg24_reg[22]_srl23_n_0 ),
        .Q31(\NLW_qreg24_reg[22]_srl23_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \qreg24_reg[22]_srl23_i_1 
       (.I0(c1),
        .O(\qreg24_reg[22]_srl23_i_1_n_0 ));
  (* srl_bus_name = "z3/\qreg24_reg " *) 
  (* srl_name = "z3/\qreg24_reg[23]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \qreg24_reg[23]_srl24 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(p_2_out),
        .Q(\qreg24_reg[23]_srl24_n_0 ),
        .Q31(\NLW_qreg24_reg[23]_srl24_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \qreg24_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg23_reg[23]_srl24_n_0 ),
        .Q(qreg24),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qreg25_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg24_reg[20]_srl21_n_0 ),
        .Q(qreg25[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qreg25_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg24_reg[21]_srl22_n_0 ),
        .Q(qreg25[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qreg25_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg24_reg[22]_srl23_n_0 ),
        .Q(qreg25[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qreg25_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg24_reg[23]_srl24_n_0 ),
        .Q(qreg25[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qreg26_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(qreg25[22]),
        .Q(qreg26[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qreg26_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(qreg25[23]),
        .Q(qreg26[24]),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg27_reg " *) 
  (* srl_name = "z3/\qreg27_reg[23]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg27_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(qreg25[21]),
        .Q(\qreg27_reg[23]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qreg27_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(qreg26[23]),
        .Q(qreg27),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qreg28_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg27_reg[23]_srl2_n_0 ),
        .Q(qreg28),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg2_reg " *) 
  (* srl_name = "z3/\qreg2_reg[23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg2_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[21]),
        .Q(\qreg2_reg[23]_srl3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg2_reg[23]_srl3_i_1 
       (.I0(a[21]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[20]),
        .O(mantissaa[21]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg2_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg1_reg[23]_srl2_n_0 ),
        .Q(qreg2),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg3_reg " *) 
  (* srl_name = "z3/\qreg3_reg[23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg3_reg[23]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[20]),
        .Q(\qreg3_reg[23]_srl4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg3_reg[23]_srl4_i_1 
       (.I0(a[20]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[19]),
        .O(mantissaa[20]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg3_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg2_reg[23]_srl3_n_0 ),
        .Q(qreg3),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg4_reg " *) 
  (* srl_name = "z3/\qreg4_reg[23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg4_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[19]),
        .Q(\qreg4_reg[23]_srl5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg4_reg[23]_srl5_i_1 
       (.I0(a[19]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[18]),
        .O(mantissaa[19]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg4_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg3_reg[23]_srl4_n_0 ),
        .Q(qreg4),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg5_reg " *) 
  (* srl_name = "z3/\qreg5_reg[23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg5_reg[23]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[18]),
        .Q(\qreg5_reg[23]_srl6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg5_reg[23]_srl6_i_1 
       (.I0(a[18]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[17]),
        .O(mantissaa[18]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg5_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg4_reg[23]_srl5_n_0 ),
        .Q(qreg5),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg6_reg " *) 
  (* srl_name = "z3/\qreg6_reg[23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg6_reg[23]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[17]),
        .Q(\qreg6_reg[23]_srl7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg6_reg[23]_srl7_i_1 
       (.I0(a[17]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[16]),
        .O(mantissaa[17]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg6_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg5_reg[23]_srl6_n_0 ),
        .Q(qreg6),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg7_reg " *) 
  (* srl_name = "z3/\qreg7_reg[23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg7_reg[23]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[16]),
        .Q(\qreg7_reg[23]_srl8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg7_reg[23]_srl8_i_1 
       (.I0(a[16]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[15]),
        .O(mantissaa[16]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg7_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg6_reg[23]_srl7_n_0 ),
        .Q(qreg7),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg8_reg " *) 
  (* srl_name = "z3/\qreg8_reg[23]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg8_reg[23]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[15]),
        .Q(\qreg8_reg[23]_srl9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg8_reg[23]_srl9_i_1 
       (.I0(a[15]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[14]),
        .O(mantissaa[15]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg8_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg7_reg[23]_srl8_n_0 ),
        .Q(qreg8),
        .R(1'b0));
  (* srl_bus_name = "z3/\qreg9_reg " *) 
  (* srl_name = "z3/\qreg9_reg[23]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \qreg9_reg[23]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(mantissaa[14]),
        .Q(\qreg9_reg[23]_srl10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \qreg9_reg[23]_srl10_i_1 
       (.I0(a[14]),
        .I1(\qreg_reg[23]_i_1_n_0 ),
        .I2(a[13]),
        .O(mantissaa[14]));
  FDRE #(
    .INIT(1'b0)) 
    \qreg9_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg8_reg[23]_srl9_n_0 ),
        .Q(qreg9),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_10 
       (.I0(a[16]),
        .I1(b[16]),
        .I2(a[17]),
        .I3(b[17]),
        .O(\qreg[23]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_12 
       (.I0(a[14]),
        .I1(b[14]),
        .I2(b[15]),
        .I3(a[15]),
        .O(\qreg[23]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_13 
       (.I0(a[12]),
        .I1(b[12]),
        .I2(b[13]),
        .I3(a[13]),
        .O(\qreg[23]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_14 
       (.I0(a[10]),
        .I1(b[10]),
        .I2(b[11]),
        .I3(a[11]),
        .O(\qreg[23]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_15 
       (.I0(a[8]),
        .I1(b[8]),
        .I2(b[9]),
        .I3(a[9]),
        .O(\qreg[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_16 
       (.I0(a[14]),
        .I1(b[14]),
        .I2(a[15]),
        .I3(b[15]),
        .O(\qreg[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_17 
       (.I0(a[12]),
        .I1(b[12]),
        .I2(a[13]),
        .I3(b[13]),
        .O(\qreg[23]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_18 
       (.I0(a[10]),
        .I1(b[10]),
        .I2(a[11]),
        .I3(b[11]),
        .O(\qreg[23]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_19 
       (.I0(a[8]),
        .I1(b[8]),
        .I2(a[9]),
        .I3(b[9]),
        .O(\qreg[23]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_20 
       (.I0(a[6]),
        .I1(b[6]),
        .I2(b[7]),
        .I3(a[7]),
        .O(\qreg[23]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_21 
       (.I0(a[4]),
        .I1(b[4]),
        .I2(b[5]),
        .I3(a[5]),
        .O(\qreg[23]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_22 
       (.I0(a[2]),
        .I1(b[2]),
        .I2(b[3]),
        .I3(a[3]),
        .O(\qreg[23]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_23 
       (.I0(a[0]),
        .I1(b[0]),
        .I2(b[1]),
        .I3(a[1]),
        .O(\qreg[23]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_24 
       (.I0(a[6]),
        .I1(b[6]),
        .I2(a[7]),
        .I3(b[7]),
        .O(\qreg[23]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_25 
       (.I0(a[4]),
        .I1(b[4]),
        .I2(a[5]),
        .I3(b[5]),
        .O(\qreg[23]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_26 
       (.I0(a[2]),
        .I1(b[2]),
        .I2(a[3]),
        .I3(b[3]),
        .O(\qreg[23]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_27 
       (.I0(a[0]),
        .I1(b[0]),
        .I2(a[1]),
        .I3(b[1]),
        .O(\qreg[23]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \qreg[23]_i_3 
       (.I0(a[22]),
        .I1(b[22]),
        .O(\qreg[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_4 
       (.I0(a[20]),
        .I1(b[20]),
        .I2(b[21]),
        .I3(a[21]),
        .O(\qreg[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_5 
       (.I0(a[18]),
        .I1(b[18]),
        .I2(b[19]),
        .I3(a[19]),
        .O(\qreg[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \qreg[23]_i_6 
       (.I0(a[16]),
        .I1(b[16]),
        .I2(b[17]),
        .I3(a[17]),
        .O(\qreg[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \qreg[23]_i_7 
       (.I0(b[22]),
        .I1(a[22]),
        .O(\qreg[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_8 
       (.I0(a[20]),
        .I1(b[20]),
        .I2(a[21]),
        .I3(b[21]),
        .O(\qreg[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \qreg[23]_i_9 
       (.I0(a[18]),
        .I1(b[18]),
        .I2(a[19]),
        .I3(b[19]),
        .O(\qreg[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \qreg[24]_i_1 
       (.I0(\qreg_reg[23]_i_1_n_0 ),
        .O(\qreg[24]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \qreg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(a[22]),
        .Q(qreg),
        .S(\qreg_reg[23]_i_1_n_0 ));
  CARRY4 \qreg_reg[23]_i_1 
       (.CI(\qreg_reg[23]_i_2_n_0 ),
        .CO({\qreg_reg[23]_i_1_n_0 ,\NLW_qreg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\qreg[23]_i_3_n_0 ,\qreg[23]_i_4_n_0 ,\qreg[23]_i_5_n_0 ,\qreg[23]_i_6_n_0 }),
        .O(\NLW_qreg_reg[23]_i_1_O_UNCONNECTED [3:0]),
        .S({\qreg[23]_i_7_n_0 ,\qreg[23]_i_8_n_0 ,\qreg[23]_i_9_n_0 ,\qreg[23]_i_10_n_0 }));
  CARRY4 \qreg_reg[23]_i_11 
       (.CI(1'b0),
        .CO({\qreg_reg[23]_i_11_n_0 ,\NLW_qreg_reg[23]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\qreg[23]_i_20_n_0 ,\qreg[23]_i_21_n_0 ,\qreg[23]_i_22_n_0 ,\qreg[23]_i_23_n_0 }),
        .O(\NLW_qreg_reg[23]_i_11_O_UNCONNECTED [3:0]),
        .S({\qreg[23]_i_24_n_0 ,\qreg[23]_i_25_n_0 ,\qreg[23]_i_26_n_0 ,\qreg[23]_i_27_n_0 }));
  CARRY4 \qreg_reg[23]_i_2 
       (.CI(\qreg_reg[23]_i_11_n_0 ),
        .CO({\qreg_reg[23]_i_2_n_0 ,\NLW_qreg_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\qreg[23]_i_12_n_0 ,\qreg[23]_i_13_n_0 ,\qreg[23]_i_14_n_0 ,\qreg[23]_i_15_n_0 }),
        .O(\NLW_qreg_reg[23]_i_2_O_UNCONNECTED [3:0]),
        .S({\qreg[23]_i_16_n_0 ,\qreg[23]_i_17_n_0 ,\qreg[23]_i_18_n_0 ,\qreg[23]_i_19_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \qreg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\qreg[24]_i_1_n_0 ),
        .Q(qreg__0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4F444)) 
    \shift[0]_i_1 
       (.I0(mant[28]),
        .I1(mant[27]),
        .I2(\shift[0]_i_2_n_0 ),
        .I3(mant[21]),
        .I4(\shift[0]_i_3_n_0 ),
        .I5(\shift[0]_i_4_n_0 ),
        .O(co[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    \shift[0]_i_2 
       (.I0(mant[22]),
        .I1(mant[26]),
        .I2(mant[28]),
        .I3(mant[24]),
        .O(\shift[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \shift[0]_i_3 
       (.I0(mant[19]),
        .I1(mant[17]),
        .I2(\shift[0]_i_5_n_0 ),
        .I3(mant[16]),
        .I4(mant[18]),
        .I5(mant[20]),
        .O(\shift[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h02020302)) 
    \shift[0]_i_4 
       (.I0(mant[25]),
        .I1(mant[26]),
        .I2(mant[28]),
        .I3(mant[23]),
        .I4(mant[24]),
        .O(\shift[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \shift[0]_i_5 
       (.I0(mant[14]),
        .I1(mant[12]),
        .I2(\shift[0]_i_6_n_0 ),
        .I3(mant[11]),
        .I4(mant[13]),
        .I5(mant[15]),
        .O(\shift[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \shift[0]_i_6 
       (.I0(mant[9]),
        .I1(mant[7]),
        .I2(\shift[0]_i_7_n_0 ),
        .I3(mant[6]),
        .I4(mant[8]),
        .I5(mant[10]),
        .O(\shift[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \shift[0]_i_7 
       (.I0(mant[4]),
        .I1(mant[2]),
        .I2(mant[1]),
        .I3(c28),
        .I4(mant[3]),
        .I5(mant[5]),
        .O(\shift[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h11111110)) 
    \shift[1]_i_1 
       (.I0(mant[28]),
        .I1(mant[27]),
        .I2(mant[25]),
        .I3(mant[26]),
        .I4(\shift[1]_i_2_n_0 ),
        .O(co[1]));
  LUT6 #(
    .INIT(64'h00000000EEEEEEFE)) 
    \shift[1]_i_2 
       (.I0(mant[21]),
        .I1(mant[22]),
        .I2(\shift[1]_i_3_n_0 ),
        .I3(mant[20]),
        .I4(mant[19]),
        .I5(\shift[2]_i_5_n_0 ),
        .O(\shift[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    \shift[1]_i_3 
       (.I0(mant[15]),
        .I1(mant[16]),
        .I2(\shift[1]_i_4_n_0 ),
        .I3(mant[14]),
        .I4(mant[13]),
        .I5(\shift[1]_i_5_n_0 ),
        .O(\shift[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010101110)) 
    \shift[1]_i_4 
       (.I0(mant[12]),
        .I1(mant[11]),
        .I2(\shift[1]_i_6_n_0 ),
        .I3(\shift[1]_i_7_n_0 ),
        .I4(mant[8]),
        .I5(mant[7]),
        .O(\shift[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[1]_i_5 
       (.I0(mant[17]),
        .I1(mant[18]),
        .O(\shift[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[1]_i_6 
       (.I0(mant[9]),
        .I1(mant[10]),
        .O(\shift[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    \shift[1]_i_7 
       (.I0(mant[1]),
        .I1(mant[2]),
        .I2(mant[3]),
        .I3(mant[4]),
        .I4(mant[6]),
        .I5(mant[5]),
        .O(\shift[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \shift[2]_i_1 
       (.I0(mant[26]),
        .I1(mant[28]),
        .I2(mant[25]),
        .I3(mant[27]),
        .I4(\shift[2]_i_2_n_0 ),
        .O(co[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    \shift[2]_i_2 
       (.I0(\shift[4]_i_3_n_0 ),
        .I1(\shift[2]_i_3_n_0 ),
        .I2(\shift[2]_i_4_n_0 ),
        .I3(\shift[2]_i_5_n_0 ),
        .I4(mant[21]),
        .I5(mant[22]),
        .O(\shift[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \shift[2]_i_3 
       (.I0(\shift[3]_i_3_n_0 ),
        .I1(\shift[3]_i_4_n_0 ),
        .I2(mant[4]),
        .I3(mant[3]),
        .I4(mant[2]),
        .I5(mant[1]),
        .O(\shift[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \shift[2]_i_4 
       (.I0(mant[14]),
        .I1(mant[13]),
        .I2(mant[16]),
        .I3(mant[15]),
        .O(\shift[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[2]_i_5 
       (.I0(mant[23]),
        .I1(mant[24]),
        .O(\shift[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h88A8)) 
    \shift[3]_i_1 
       (.I0(\shift[4]_i_2_n_0 ),
        .I1(\shift[3]_i_2_n_0 ),
        .I2(\shift[3]_i_3_n_0 ),
        .I3(\shift[3]_i_4_n_0 ),
        .O(co[3]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \shift[3]_i_2 
       (.I0(mant[15]),
        .I1(mant[16]),
        .I2(mant[13]),
        .I3(mant[14]),
        .I4(\shift[4]_i_3_n_0 ),
        .O(\shift[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \shift[3]_i_3 
       (.I0(mant[12]),
        .I1(mant[11]),
        .I2(mant[10]),
        .I3(mant[9]),
        .O(\shift[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \shift[3]_i_4 
       (.I0(mant[8]),
        .I1(mant[7]),
        .I2(mant[6]),
        .I3(mant[5]),
        .O(\shift[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \shift[4]_i_1 
       (.I0(\shift[4]_i_2_n_0 ),
        .I1(\shift[4]_i_3_n_0 ),
        .I2(mant[14]),
        .I3(mant[13]),
        .I4(mant[16]),
        .I5(mant[15]),
        .O(co[4]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \shift[4]_i_2 
       (.I0(mant[25]),
        .I1(mant[27]),
        .I2(mant[24]),
        .I3(mant[23]),
        .I4(mant[21]),
        .I5(\shift[4]_i_4_n_0 ),
        .O(\shift[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \shift[4]_i_3 
       (.I0(mant[18]),
        .I1(mant[17]),
        .I2(mant[20]),
        .I3(mant[19]),
        .O(\shift[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \shift[4]_i_4 
       (.I0(mant[28]),
        .I1(mant[26]),
        .I2(mant[22]),
        .O(\shift[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(co[0]),
        .Q(shift[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(co[1]),
        .Q(shift[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(co[2]),
        .Q(shift[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(co[3]),
        .Q(shift[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(co[4]),
        .Q(shift[4]),
        .R(1'b0));
  (* srl_name = "z3/signout28_reg_srl29" *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    signout28_reg_srl29
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(outsign),
        .Q(signout28_reg_srl29_n_0),
        .Q31(NLW_signout28_reg_srl29_Q31_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    signout28_reg_srl29_i_1
       (.I0(a[31]),
        .I1(b[31]),
        .O(outsign));
  FDRE #(
    .INIT(1'b0)) 
    signout29_reg
       (.C(clk),
        .CE(1'b1),
        .D(signout28_reg_srl29_n_0),
        .Q(out[31]),
        .R(1'b0));
endmodule

module singlemul
   (clk,
    a,
    b,
    out,
    zero2,
    invalid2,
    overflow1);
  input clk;
  input [31:0]a;
  input [31:0]b;
  output [31:0]out;
  output zero2;
  output invalid2;
  output overflow1;

  wire [31:0]a;
  wire [31:0]b;
  wire clk;
  wire invalid;
  wire invalid_reg10_reg_srl11_i_2_n_0;
  wire invalid_reg10_reg_srl11_i_3_n_0;
  wire invalid_reg10_reg_srl11_n_0;
  wire invalid_reg11;
  wire [22:0]mantissaa_reg;
  wire [22:0]mantissab_reg;
  wire [31:0]out;
  wire \out[0]_i_1_n_0 ;
  wire \out[10]_i_1_n_0 ;
  wire \out[11]_i_1_n_0 ;
  wire \out[12]_i_1_n_0 ;
  wire \out[13]_i_1_n_0 ;
  wire \out[14]_i_1_n_0 ;
  wire \out[15]_i_1_n_0 ;
  wire \out[16]_i_1_n_0 ;
  wire \out[17]_i_1_n_0 ;
  wire \out[18]_i_1_n_0 ;
  wire \out[19]_i_1_n_0 ;
  wire \out[1]_i_1_n_0 ;
  wire \out[20]_i_1_n_0 ;
  wire \out[21]_i_1_n_0 ;
  wire \out[22]_i_1_n_0 ;
  wire \out[22]_i_2_n_0 ;
  wire \out[23]_i_1_n_0 ;
  wire \out[24]_i_1_n_0 ;
  wire \out[25]_i_1_n_0 ;
  wire \out[26]_i_1_n_0 ;
  wire \out[27]_i_1_n_0 ;
  wire \out[28]_i_1_n_0 ;
  wire \out[29]_i_1_n_0 ;
  wire \out[2]_i_1_n_0 ;
  wire \out[30]_i_1_n_0 ;
  wire \out[30]_i_2_n_0 ;
  wire \out[3]_i_1_n_0 ;
  wire \out[4]_i_1_n_0 ;
  wire \out[5]_i_1_n_0 ;
  wire \out[6]_i_1_n_0 ;
  wire \out[7]_i_1_n_0 ;
  wire \out[8]_i_1_n_0 ;
  wire \out[9]_i_1_n_0 ;
  wire [7:0]outexponent0;
  wire \outexponent_reg10_reg[0]_srl10_n_0 ;
  wire \outexponent_reg10_reg[1]_srl10_n_0 ;
  wire \outexponent_reg10_reg[2]_srl10_n_0 ;
  wire \outexponent_reg10_reg[3]_srl10_n_0 ;
  wire \outexponent_reg10_reg[4]_srl10_n_0 ;
  wire \outexponent_reg10_reg[5]_srl10_n_0 ;
  wire \outexponent_reg10_reg[6]_srl10_n_0 ;
  wire \outexponent_reg10_reg[7]_srl10_n_0 ;
  wire [7:0]outexponent_reg11;
  wire \outexponent_reg[3]_i_2_n_0 ;
  wire \outexponent_reg[3]_i_3_n_0 ;
  wire \outexponent_reg[3]_i_4_n_0 ;
  wire \outexponent_reg[3]_i_5_n_0 ;
  wire \outexponent_reg[7]_i_2_n_0 ;
  wire \outexponent_reg[7]_i_3_n_0 ;
  wire \outexponent_reg[7]_i_4_n_0 ;
  wire \outexponent_reg[7]_i_5_n_0 ;
  wire \outexponent_reg_reg[3]_i_1_n_0 ;
  wire \outexponent_reg_reg_n_0_[0] ;
  wire \outexponent_reg_reg_n_0_[1] ;
  wire \outexponent_reg_reg_n_0_[2] ;
  wire \outexponent_reg_reg_n_0_[3] ;
  wire \outexponent_reg_reg_n_0_[4] ;
  wire \outexponent_reg_reg_n_0_[5] ;
  wire \outexponent_reg_reg_n_0_[6] ;
  wire \outexponent_reg_reg_n_0_[7] ;
  wire outsign;
  wire outsign_reg11_reg_srl12_n_0;
  wire [23:11]p10_reg1;
  wire \p10_reg_reg_n_0_[0] ;
  wire \p10_reg_reg_n_0_[10] ;
  wire \p10_reg_reg_n_0_[11] ;
  wire \p10_reg_reg_n_0_[12] ;
  wire \p10_reg_reg_n_0_[13] ;
  wire \p10_reg_reg_n_0_[14] ;
  wire \p10_reg_reg_n_0_[15] ;
  wire \p10_reg_reg_n_0_[16] ;
  wire \p10_reg_reg_n_0_[17] ;
  wire \p10_reg_reg_n_0_[18] ;
  wire \p10_reg_reg_n_0_[19] ;
  wire \p10_reg_reg_n_0_[1] ;
  wire \p10_reg_reg_n_0_[20] ;
  wire \p10_reg_reg_n_0_[21] ;
  wire \p10_reg_reg_n_0_[22] ;
  wire \p10_reg_reg_n_0_[23] ;
  wire \p10_reg_reg_n_0_[2] ;
  wire \p10_reg_reg_n_0_[3] ;
  wire \p10_reg_reg_n_0_[4] ;
  wire \p10_reg_reg_n_0_[5] ;
  wire \p10_reg_reg_n_0_[6] ;
  wire \p10_reg_reg_n_0_[7] ;
  wire \p10_reg_reg_n_0_[8] ;
  wire \p10_reg_reg_n_0_[9] ;
  wire [23:12]p11_reg1;
  wire p11_reg2;
  wire \p11_reg_reg_n_0_[0] ;
  wire \p11_reg_reg_n_0_[10] ;
  wire \p11_reg_reg_n_0_[11] ;
  wire \p11_reg_reg_n_0_[12] ;
  wire \p11_reg_reg_n_0_[13] ;
  wire \p11_reg_reg_n_0_[14] ;
  wire \p11_reg_reg_n_0_[15] ;
  wire \p11_reg_reg_n_0_[16] ;
  wire \p11_reg_reg_n_0_[17] ;
  wire \p11_reg_reg_n_0_[18] ;
  wire \p11_reg_reg_n_0_[19] ;
  wire \p11_reg_reg_n_0_[1] ;
  wire \p11_reg_reg_n_0_[20] ;
  wire \p11_reg_reg_n_0_[21] ;
  wire \p11_reg_reg_n_0_[22] ;
  wire \p11_reg_reg_n_0_[23] ;
  wire \p11_reg_reg_n_0_[2] ;
  wire \p11_reg_reg_n_0_[3] ;
  wire \p11_reg_reg_n_0_[4] ;
  wire \p11_reg_reg_n_0_[5] ;
  wire \p11_reg_reg_n_0_[6] ;
  wire \p11_reg_reg_n_0_[7] ;
  wire \p11_reg_reg_n_0_[8] ;
  wire \p11_reg_reg_n_0_[9] ;
  wire [23:11]p12_reg1;
  wire \p12_reg_reg_n_0_[0] ;
  wire \p12_reg_reg_n_0_[10] ;
  wire \p12_reg_reg_n_0_[11] ;
  wire \p12_reg_reg_n_0_[12] ;
  wire \p12_reg_reg_n_0_[13] ;
  wire \p12_reg_reg_n_0_[14] ;
  wire \p12_reg_reg_n_0_[15] ;
  wire \p12_reg_reg_n_0_[16] ;
  wire \p12_reg_reg_n_0_[17] ;
  wire \p12_reg_reg_n_0_[18] ;
  wire \p12_reg_reg_n_0_[19] ;
  wire \p12_reg_reg_n_0_[1] ;
  wire \p12_reg_reg_n_0_[20] ;
  wire \p12_reg_reg_n_0_[21] ;
  wire \p12_reg_reg_n_0_[22] ;
  wire \p12_reg_reg_n_0_[23] ;
  wire \p12_reg_reg_n_0_[2] ;
  wire \p12_reg_reg_n_0_[3] ;
  wire \p12_reg_reg_n_0_[4] ;
  wire \p12_reg_reg_n_0_[5] ;
  wire \p12_reg_reg_n_0_[6] ;
  wire \p12_reg_reg_n_0_[7] ;
  wire \p12_reg_reg_n_0_[8] ;
  wire \p12_reg_reg_n_0_[9] ;
  wire [23:12]p13_reg1;
  wire \p13_reg_reg_n_0_[0] ;
  wire \p13_reg_reg_n_0_[10] ;
  wire \p13_reg_reg_n_0_[11] ;
  wire \p13_reg_reg_n_0_[12] ;
  wire \p13_reg_reg_n_0_[13] ;
  wire \p13_reg_reg_n_0_[14] ;
  wire \p13_reg_reg_n_0_[15] ;
  wire \p13_reg_reg_n_0_[16] ;
  wire \p13_reg_reg_n_0_[17] ;
  wire \p13_reg_reg_n_0_[18] ;
  wire \p13_reg_reg_n_0_[19] ;
  wire \p13_reg_reg_n_0_[1] ;
  wire \p13_reg_reg_n_0_[20] ;
  wire \p13_reg_reg_n_0_[21] ;
  wire \p13_reg_reg_n_0_[22] ;
  wire \p13_reg_reg_n_0_[23] ;
  wire \p13_reg_reg_n_0_[2] ;
  wire \p13_reg_reg_n_0_[3] ;
  wire \p13_reg_reg_n_0_[4] ;
  wire \p13_reg_reg_n_0_[5] ;
  wire \p13_reg_reg_n_0_[6] ;
  wire \p13_reg_reg_n_0_[7] ;
  wire \p13_reg_reg_n_0_[8] ;
  wire \p13_reg_reg_n_0_[9] ;
  wire [23:11]p14_reg1;
  wire \p14_reg_reg_n_0_[0] ;
  wire \p14_reg_reg_n_0_[10] ;
  wire \p14_reg_reg_n_0_[11] ;
  wire \p14_reg_reg_n_0_[12] ;
  wire \p14_reg_reg_n_0_[13] ;
  wire \p14_reg_reg_n_0_[14] ;
  wire \p14_reg_reg_n_0_[15] ;
  wire \p14_reg_reg_n_0_[16] ;
  wire \p14_reg_reg_n_0_[17] ;
  wire \p14_reg_reg_n_0_[18] ;
  wire \p14_reg_reg_n_0_[19] ;
  wire \p14_reg_reg_n_0_[1] ;
  wire \p14_reg_reg_n_0_[20] ;
  wire \p14_reg_reg_n_0_[21] ;
  wire \p14_reg_reg_n_0_[22] ;
  wire \p14_reg_reg_n_0_[23] ;
  wire \p14_reg_reg_n_0_[2] ;
  wire \p14_reg_reg_n_0_[3] ;
  wire \p14_reg_reg_n_0_[4] ;
  wire \p14_reg_reg_n_0_[5] ;
  wire \p14_reg_reg_n_0_[6] ;
  wire \p14_reg_reg_n_0_[7] ;
  wire \p14_reg_reg_n_0_[8] ;
  wire \p14_reg_reg_n_0_[9] ;
  wire [23:12]p15_reg1;
  wire p15_reg2;
  wire \p15_reg_reg_n_0_[0] ;
  wire \p15_reg_reg_n_0_[10] ;
  wire \p15_reg_reg_n_0_[11] ;
  wire \p15_reg_reg_n_0_[12] ;
  wire \p15_reg_reg_n_0_[13] ;
  wire \p15_reg_reg_n_0_[14] ;
  wire \p15_reg_reg_n_0_[15] ;
  wire \p15_reg_reg_n_0_[16] ;
  wire \p15_reg_reg_n_0_[17] ;
  wire \p15_reg_reg_n_0_[18] ;
  wire \p15_reg_reg_n_0_[19] ;
  wire \p15_reg_reg_n_0_[1] ;
  wire \p15_reg_reg_n_0_[20] ;
  wire \p15_reg_reg_n_0_[21] ;
  wire \p15_reg_reg_n_0_[22] ;
  wire \p15_reg_reg_n_0_[23] ;
  wire \p15_reg_reg_n_0_[2] ;
  wire \p15_reg_reg_n_0_[3] ;
  wire \p15_reg_reg_n_0_[4] ;
  wire \p15_reg_reg_n_0_[5] ;
  wire \p15_reg_reg_n_0_[6] ;
  wire \p15_reg_reg_n_0_[7] ;
  wire \p15_reg_reg_n_0_[8] ;
  wire \p15_reg_reg_n_0_[9] ;
  wire [23:11]p16_reg1;
  wire \p16_reg_reg_n_0_[0] ;
  wire \p16_reg_reg_n_0_[10] ;
  wire \p16_reg_reg_n_0_[11] ;
  wire \p16_reg_reg_n_0_[12] ;
  wire \p16_reg_reg_n_0_[13] ;
  wire \p16_reg_reg_n_0_[14] ;
  wire \p16_reg_reg_n_0_[15] ;
  wire \p16_reg_reg_n_0_[16] ;
  wire \p16_reg_reg_n_0_[17] ;
  wire \p16_reg_reg_n_0_[18] ;
  wire \p16_reg_reg_n_0_[19] ;
  wire \p16_reg_reg_n_0_[1] ;
  wire \p16_reg_reg_n_0_[20] ;
  wire \p16_reg_reg_n_0_[21] ;
  wire \p16_reg_reg_n_0_[22] ;
  wire \p16_reg_reg_n_0_[23] ;
  wire \p16_reg_reg_n_0_[2] ;
  wire \p16_reg_reg_n_0_[3] ;
  wire \p16_reg_reg_n_0_[4] ;
  wire \p16_reg_reg_n_0_[5] ;
  wire \p16_reg_reg_n_0_[6] ;
  wire \p16_reg_reg_n_0_[7] ;
  wire \p16_reg_reg_n_0_[8] ;
  wire \p16_reg_reg_n_0_[9] ;
  wire [23:12]p17_reg1;
  wire \p17_reg_reg_n_0_[0] ;
  wire \p17_reg_reg_n_0_[10] ;
  wire \p17_reg_reg_n_0_[11] ;
  wire \p17_reg_reg_n_0_[12] ;
  wire \p17_reg_reg_n_0_[13] ;
  wire \p17_reg_reg_n_0_[14] ;
  wire \p17_reg_reg_n_0_[15] ;
  wire \p17_reg_reg_n_0_[16] ;
  wire \p17_reg_reg_n_0_[17] ;
  wire \p17_reg_reg_n_0_[18] ;
  wire \p17_reg_reg_n_0_[19] ;
  wire \p17_reg_reg_n_0_[1] ;
  wire \p17_reg_reg_n_0_[20] ;
  wire \p17_reg_reg_n_0_[21] ;
  wire \p17_reg_reg_n_0_[22] ;
  wire \p17_reg_reg_n_0_[23] ;
  wire \p17_reg_reg_n_0_[2] ;
  wire \p17_reg_reg_n_0_[3] ;
  wire \p17_reg_reg_n_0_[4] ;
  wire \p17_reg_reg_n_0_[5] ;
  wire \p17_reg_reg_n_0_[6] ;
  wire \p17_reg_reg_n_0_[7] ;
  wire \p17_reg_reg_n_0_[8] ;
  wire \p17_reg_reg_n_0_[9] ;
  wire [23:11]p18_reg1;
  wire \p18_reg_reg_n_0_[0] ;
  wire \p18_reg_reg_n_0_[10] ;
  wire \p18_reg_reg_n_0_[11] ;
  wire \p18_reg_reg_n_0_[12] ;
  wire \p18_reg_reg_n_0_[13] ;
  wire \p18_reg_reg_n_0_[14] ;
  wire \p18_reg_reg_n_0_[15] ;
  wire \p18_reg_reg_n_0_[16] ;
  wire \p18_reg_reg_n_0_[17] ;
  wire \p18_reg_reg_n_0_[18] ;
  wire \p18_reg_reg_n_0_[19] ;
  wire \p18_reg_reg_n_0_[1] ;
  wire \p18_reg_reg_n_0_[20] ;
  wire \p18_reg_reg_n_0_[21] ;
  wire \p18_reg_reg_n_0_[22] ;
  wire \p18_reg_reg_n_0_[23] ;
  wire \p18_reg_reg_n_0_[2] ;
  wire \p18_reg_reg_n_0_[3] ;
  wire \p18_reg_reg_n_0_[4] ;
  wire \p18_reg_reg_n_0_[5] ;
  wire \p18_reg_reg_n_0_[6] ;
  wire \p18_reg_reg_n_0_[7] ;
  wire \p18_reg_reg_n_0_[8] ;
  wire \p18_reg_reg_n_0_[9] ;
  wire [23:12]p19_reg1;
  wire p19_reg2;
  wire \p19_reg_reg_n_0_[0] ;
  wire \p19_reg_reg_n_0_[10] ;
  wire \p19_reg_reg_n_0_[11] ;
  wire \p19_reg_reg_n_0_[12] ;
  wire \p19_reg_reg_n_0_[13] ;
  wire \p19_reg_reg_n_0_[14] ;
  wire \p19_reg_reg_n_0_[15] ;
  wire \p19_reg_reg_n_0_[16] ;
  wire \p19_reg_reg_n_0_[17] ;
  wire \p19_reg_reg_n_0_[18] ;
  wire \p19_reg_reg_n_0_[19] ;
  wire \p19_reg_reg_n_0_[1] ;
  wire \p19_reg_reg_n_0_[20] ;
  wire \p19_reg_reg_n_0_[21] ;
  wire \p19_reg_reg_n_0_[22] ;
  wire \p19_reg_reg_n_0_[23] ;
  wire \p19_reg_reg_n_0_[2] ;
  wire \p19_reg_reg_n_0_[3] ;
  wire \p19_reg_reg_n_0_[4] ;
  wire \p19_reg_reg_n_0_[5] ;
  wire \p19_reg_reg_n_0_[6] ;
  wire \p19_reg_reg_n_0_[7] ;
  wire \p19_reg_reg_n_0_[8] ;
  wire \p19_reg_reg_n_0_[9] ;
  wire \p1_reg[21]_i_1_n_0 ;
  wire \p1_reg[22]_i_1_n_0 ;
  wire \p1_reg_reg_n_0_[12] ;
  wire \p1_reg_reg_n_0_[13] ;
  wire \p1_reg_reg_n_0_[14] ;
  wire \p1_reg_reg_n_0_[15] ;
  wire \p1_reg_reg_n_0_[16] ;
  wire \p1_reg_reg_n_0_[17] ;
  wire \p1_reg_reg_n_0_[18] ;
  wire \p1_reg_reg_n_0_[19] ;
  wire \p1_reg_reg_n_0_[20] ;
  wire \p1_reg_reg_n_0_[21] ;
  wire \p1_reg_reg_n_0_[22] ;
  wire \p1_reg_reg_n_0_[23] ;
  wire [23:11]p20_reg1;
  wire \p20_reg_reg_n_0_[0] ;
  wire \p20_reg_reg_n_0_[10] ;
  wire \p20_reg_reg_n_0_[11] ;
  wire \p20_reg_reg_n_0_[12] ;
  wire \p20_reg_reg_n_0_[13] ;
  wire \p20_reg_reg_n_0_[14] ;
  wire \p20_reg_reg_n_0_[15] ;
  wire \p20_reg_reg_n_0_[16] ;
  wire \p20_reg_reg_n_0_[17] ;
  wire \p20_reg_reg_n_0_[18] ;
  wire \p20_reg_reg_n_0_[19] ;
  wire \p20_reg_reg_n_0_[1] ;
  wire \p20_reg_reg_n_0_[20] ;
  wire \p20_reg_reg_n_0_[21] ;
  wire \p20_reg_reg_n_0_[22] ;
  wire \p20_reg_reg_n_0_[23] ;
  wire \p20_reg_reg_n_0_[2] ;
  wire \p20_reg_reg_n_0_[3] ;
  wire \p20_reg_reg_n_0_[4] ;
  wire \p20_reg_reg_n_0_[5] ;
  wire \p20_reg_reg_n_0_[6] ;
  wire \p20_reg_reg_n_0_[7] ;
  wire \p20_reg_reg_n_0_[8] ;
  wire \p20_reg_reg_n_0_[9] ;
  wire [23:12]p21_reg1;
  wire \p21_reg_reg_n_0_[0] ;
  wire \p21_reg_reg_n_0_[12] ;
  wire \p21_reg_reg_n_0_[13] ;
  wire \p21_reg_reg_n_0_[14] ;
  wire \p21_reg_reg_n_0_[15] ;
  wire \p21_reg_reg_n_0_[16] ;
  wire \p21_reg_reg_n_0_[17] ;
  wire \p21_reg_reg_n_0_[18] ;
  wire \p21_reg_reg_n_0_[19] ;
  wire \p21_reg_reg_n_0_[20] ;
  wire \p21_reg_reg_n_0_[21] ;
  wire \p21_reg_reg_n_0_[22] ;
  wire \p21_reg_reg_n_0_[23] ;
  wire [23:11]p22_reg1;
  wire \p22_reg_reg_n_0_[0] ;
  wire \p22_reg_reg_n_0_[10] ;
  wire \p22_reg_reg_n_0_[11] ;
  wire \p22_reg_reg_n_0_[12] ;
  wire \p22_reg_reg_n_0_[13] ;
  wire \p22_reg_reg_n_0_[14] ;
  wire \p22_reg_reg_n_0_[15] ;
  wire \p22_reg_reg_n_0_[16] ;
  wire \p22_reg_reg_n_0_[17] ;
  wire \p22_reg_reg_n_0_[18] ;
  wire \p22_reg_reg_n_0_[19] ;
  wire \p22_reg_reg_n_0_[1] ;
  wire \p22_reg_reg_n_0_[20] ;
  wire \p22_reg_reg_n_0_[21] ;
  wire \p22_reg_reg_n_0_[22] ;
  wire \p22_reg_reg_n_0_[23] ;
  wire \p22_reg_reg_n_0_[2] ;
  wire \p22_reg_reg_n_0_[3] ;
  wire \p22_reg_reg_n_0_[4] ;
  wire \p22_reg_reg_n_0_[5] ;
  wire \p22_reg_reg_n_0_[6] ;
  wire \p22_reg_reg_n_0_[7] ;
  wire \p22_reg_reg_n_0_[8] ;
  wire \p22_reg_reg_n_0_[9] ;
  wire [23:12]p23_reg1;
  wire p23_reg2;
  wire \p23_reg_reg_n_0_[0] ;
  wire \p23_reg_reg_n_0_[10] ;
  wire \p23_reg_reg_n_0_[11] ;
  wire \p23_reg_reg_n_0_[12] ;
  wire \p23_reg_reg_n_0_[13] ;
  wire \p23_reg_reg_n_0_[14] ;
  wire \p23_reg_reg_n_0_[15] ;
  wire \p23_reg_reg_n_0_[16] ;
  wire \p23_reg_reg_n_0_[17] ;
  wire \p23_reg_reg_n_0_[18] ;
  wire \p23_reg_reg_n_0_[19] ;
  wire \p23_reg_reg_n_0_[1] ;
  wire \p23_reg_reg_n_0_[20] ;
  wire \p23_reg_reg_n_0_[21] ;
  wire \p23_reg_reg_n_0_[22] ;
  wire \p23_reg_reg_n_0_[23] ;
  wire \p23_reg_reg_n_0_[2] ;
  wire \p23_reg_reg_n_0_[3] ;
  wire \p23_reg_reg_n_0_[4] ;
  wire \p23_reg_reg_n_0_[5] ;
  wire \p23_reg_reg_n_0_[6] ;
  wire \p23_reg_reg_n_0_[7] ;
  wire \p23_reg_reg_n_0_[8] ;
  wire \p23_reg_reg_n_0_[9] ;
  wire [22:11]p24_reg1;
  wire \p24_reg_reg_n_0_[0] ;
  wire \p24_reg_reg_n_0_[10] ;
  wire \p24_reg_reg_n_0_[11] ;
  wire \p24_reg_reg_n_0_[12] ;
  wire \p24_reg_reg_n_0_[13] ;
  wire \p24_reg_reg_n_0_[14] ;
  wire \p24_reg_reg_n_0_[15] ;
  wire \p24_reg_reg_n_0_[16] ;
  wire \p24_reg_reg_n_0_[17] ;
  wire \p24_reg_reg_n_0_[18] ;
  wire \p24_reg_reg_n_0_[19] ;
  wire \p24_reg_reg_n_0_[1] ;
  wire \p24_reg_reg_n_0_[20] ;
  wire \p24_reg_reg_n_0_[21] ;
  wire \p24_reg_reg_n_0_[22] ;
  wire \p24_reg_reg_n_0_[2] ;
  wire \p24_reg_reg_n_0_[3] ;
  wire \p24_reg_reg_n_0_[4] ;
  wire \p24_reg_reg_n_0_[5] ;
  wire \p24_reg_reg_n_0_[6] ;
  wire \p24_reg_reg_n_0_[7] ;
  wire \p24_reg_reg_n_0_[8] ;
  wire \p24_reg_reg_n_0_[9] ;
  wire \p2_reg[0]_i_1_n_0 ;
  wire \p2_reg[10]_i_1_n_0 ;
  wire \p2_reg[11]_i_1_n_0 ;
  wire \p2_reg[12]_i_1_n_0 ;
  wire \p2_reg[13]_i_1_n_0 ;
  wire \p2_reg[14]_i_1_n_0 ;
  wire \p2_reg[15]_i_1_n_0 ;
  wire \p2_reg[16]_i_1_n_0 ;
  wire \p2_reg[17]_i_1_n_0 ;
  wire \p2_reg[18]_i_1_n_0 ;
  wire \p2_reg[19]_i_1_n_0 ;
  wire \p2_reg[1]_i_1_n_0 ;
  wire \p2_reg[20]_i_1_n_0 ;
  wire \p2_reg[21]_i_1_n_0 ;
  wire \p2_reg[2]_i_1_n_0 ;
  wire \p2_reg[3]_i_1_n_0 ;
  wire \p2_reg[4]_i_1_n_0 ;
  wire \p2_reg[5]_i_1_n_0 ;
  wire \p2_reg[6]_i_1_n_0 ;
  wire \p2_reg[7]_i_1_n_0 ;
  wire \p2_reg[8]_i_1_n_0 ;
  wire \p2_reg[9]_i_1_n_0 ;
  wire \p2_reg_reg_n_0_[0] ;
  wire \p2_reg_reg_n_0_[10] ;
  wire \p2_reg_reg_n_0_[11] ;
  wire \p2_reg_reg_n_0_[12] ;
  wire \p2_reg_reg_n_0_[13] ;
  wire \p2_reg_reg_n_0_[14] ;
  wire \p2_reg_reg_n_0_[15] ;
  wire \p2_reg_reg_n_0_[16] ;
  wire \p2_reg_reg_n_0_[17] ;
  wire \p2_reg_reg_n_0_[18] ;
  wire \p2_reg_reg_n_0_[19] ;
  wire \p2_reg_reg_n_0_[1] ;
  wire \p2_reg_reg_n_0_[20] ;
  wire \p2_reg_reg_n_0_[21] ;
  wire \p2_reg_reg_n_0_[22] ;
  wire \p2_reg_reg_n_0_[23] ;
  wire \p2_reg_reg_n_0_[2] ;
  wire \p2_reg_reg_n_0_[3] ;
  wire \p2_reg_reg_n_0_[4] ;
  wire \p2_reg_reg_n_0_[5] ;
  wire \p2_reg_reg_n_0_[6] ;
  wire \p2_reg_reg_n_0_[7] ;
  wire \p2_reg_reg_n_0_[8] ;
  wire \p2_reg_reg_n_0_[9] ;
  wire [23:12]p3_reg1;
  wire p3_reg2;
  wire \p3_reg_reg_n_0_[0] ;
  wire \p3_reg_reg_n_0_[12] ;
  wire \p3_reg_reg_n_0_[13] ;
  wire \p3_reg_reg_n_0_[14] ;
  wire \p3_reg_reg_n_0_[15] ;
  wire \p3_reg_reg_n_0_[16] ;
  wire \p3_reg_reg_n_0_[17] ;
  wire \p3_reg_reg_n_0_[18] ;
  wire \p3_reg_reg_n_0_[19] ;
  wire \p3_reg_reg_n_0_[20] ;
  wire \p3_reg_reg_n_0_[21] ;
  wire \p3_reg_reg_n_0_[22] ;
  wire \p3_reg_reg_n_0_[23] ;
  wire [23:11]p4_reg1;
  wire \p4_reg_reg_n_0_[0] ;
  wire \p4_reg_reg_n_0_[10] ;
  wire \p4_reg_reg_n_0_[11] ;
  wire \p4_reg_reg_n_0_[12] ;
  wire \p4_reg_reg_n_0_[13] ;
  wire \p4_reg_reg_n_0_[14] ;
  wire \p4_reg_reg_n_0_[15] ;
  wire \p4_reg_reg_n_0_[16] ;
  wire \p4_reg_reg_n_0_[17] ;
  wire \p4_reg_reg_n_0_[18] ;
  wire \p4_reg_reg_n_0_[19] ;
  wire \p4_reg_reg_n_0_[1] ;
  wire \p4_reg_reg_n_0_[20] ;
  wire \p4_reg_reg_n_0_[21] ;
  wire \p4_reg_reg_n_0_[22] ;
  wire \p4_reg_reg_n_0_[23] ;
  wire \p4_reg_reg_n_0_[2] ;
  wire \p4_reg_reg_n_0_[3] ;
  wire \p4_reg_reg_n_0_[4] ;
  wire \p4_reg_reg_n_0_[5] ;
  wire \p4_reg_reg_n_0_[6] ;
  wire \p4_reg_reg_n_0_[7] ;
  wire \p4_reg_reg_n_0_[8] ;
  wire \p4_reg_reg_n_0_[9] ;
  wire [23:12]p5_reg1;
  wire \p5_reg_reg_n_0_[0] ;
  wire \p5_reg_reg_n_0_[12] ;
  wire \p5_reg_reg_n_0_[13] ;
  wire \p5_reg_reg_n_0_[14] ;
  wire \p5_reg_reg_n_0_[15] ;
  wire \p5_reg_reg_n_0_[16] ;
  wire \p5_reg_reg_n_0_[17] ;
  wire \p5_reg_reg_n_0_[18] ;
  wire \p5_reg_reg_n_0_[19] ;
  wire \p5_reg_reg_n_0_[20] ;
  wire \p5_reg_reg_n_0_[21] ;
  wire \p5_reg_reg_n_0_[22] ;
  wire \p5_reg_reg_n_0_[23] ;
  wire [23:11]p6_reg1;
  wire \p6_reg_reg_n_0_[0] ;
  wire \p6_reg_reg_n_0_[10] ;
  wire \p6_reg_reg_n_0_[11] ;
  wire \p6_reg_reg_n_0_[12] ;
  wire \p6_reg_reg_n_0_[13] ;
  wire \p6_reg_reg_n_0_[14] ;
  wire \p6_reg_reg_n_0_[15] ;
  wire \p6_reg_reg_n_0_[16] ;
  wire \p6_reg_reg_n_0_[17] ;
  wire \p6_reg_reg_n_0_[18] ;
  wire \p6_reg_reg_n_0_[19] ;
  wire \p6_reg_reg_n_0_[1] ;
  wire \p6_reg_reg_n_0_[20] ;
  wire \p6_reg_reg_n_0_[21] ;
  wire \p6_reg_reg_n_0_[22] ;
  wire \p6_reg_reg_n_0_[23] ;
  wire \p6_reg_reg_n_0_[2] ;
  wire \p6_reg_reg_n_0_[3] ;
  wire \p6_reg_reg_n_0_[4] ;
  wire \p6_reg_reg_n_0_[5] ;
  wire \p6_reg_reg_n_0_[6] ;
  wire \p6_reg_reg_n_0_[7] ;
  wire \p6_reg_reg_n_0_[8] ;
  wire \p6_reg_reg_n_0_[9] ;
  wire [23:12]p7_reg1;
  wire p7_reg2;
  wire \p7_reg_reg_n_0_[0] ;
  wire \p7_reg_reg_n_0_[12] ;
  wire \p7_reg_reg_n_0_[13] ;
  wire \p7_reg_reg_n_0_[14] ;
  wire \p7_reg_reg_n_0_[15] ;
  wire \p7_reg_reg_n_0_[16] ;
  wire \p7_reg_reg_n_0_[17] ;
  wire \p7_reg_reg_n_0_[18] ;
  wire \p7_reg_reg_n_0_[19] ;
  wire \p7_reg_reg_n_0_[20] ;
  wire \p7_reg_reg_n_0_[21] ;
  wire \p7_reg_reg_n_0_[22] ;
  wire \p7_reg_reg_n_0_[23] ;
  wire [23:11]p8_reg1;
  wire \p8_reg_reg_n_0_[0] ;
  wire \p8_reg_reg_n_0_[10] ;
  wire \p8_reg_reg_n_0_[11] ;
  wire \p8_reg_reg_n_0_[12] ;
  wire \p8_reg_reg_n_0_[13] ;
  wire \p8_reg_reg_n_0_[14] ;
  wire \p8_reg_reg_n_0_[15] ;
  wire \p8_reg_reg_n_0_[16] ;
  wire \p8_reg_reg_n_0_[17] ;
  wire \p8_reg_reg_n_0_[18] ;
  wire \p8_reg_reg_n_0_[19] ;
  wire \p8_reg_reg_n_0_[1] ;
  wire \p8_reg_reg_n_0_[20] ;
  wire \p8_reg_reg_n_0_[21] ;
  wire \p8_reg_reg_n_0_[22] ;
  wire \p8_reg_reg_n_0_[23] ;
  wire \p8_reg_reg_n_0_[2] ;
  wire \p8_reg_reg_n_0_[3] ;
  wire \p8_reg_reg_n_0_[4] ;
  wire \p8_reg_reg_n_0_[5] ;
  wire \p8_reg_reg_n_0_[6] ;
  wire \p8_reg_reg_n_0_[7] ;
  wire \p8_reg_reg_n_0_[8] ;
  wire \p8_reg_reg_n_0_[9] ;
  wire [23:12]p9_reg1;
  wire \p9_reg_reg_n_0_[0] ;
  wire \p9_reg_reg_n_0_[12] ;
  wire \p9_reg_reg_n_0_[13] ;
  wire \p9_reg_reg_n_0_[14] ;
  wire \p9_reg_reg_n_0_[15] ;
  wire \p9_reg_reg_n_0_[16] ;
  wire \p9_reg_reg_n_0_[17] ;
  wire \p9_reg_reg_n_0_[18] ;
  wire \p9_reg_reg_n_0_[19] ;
  wire \p9_reg_reg_n_0_[20] ;
  wire \p9_reg_reg_n_0_[21] ;
  wire \p9_reg_reg_n_0_[22] ;
  wire \p9_reg_reg_n_0_[23] ;
  wire [12:0]p_0_in;
  wire p_0_in0_in;
  wire [11:0]p_1_in;
  wire [10:0]p_1_in0_in;
  wire [10:0]p_1_in10_in;
  wire [14:0]p_1_in1_in;
  wire [14:0]p_1_in2_in;
  wire [12:0]p_1_in3_in;
  wire [12:0]p_1_in4_in;
  wire [12:0]p_1_in5_in;
  wire [10:0]p_1_in6_in;
  wire [10:0]p_1_in7_in;
  wire [10:0]p_1_in8_in;
  wire [10:0]p_1_in9_in;
  wire [11:2]s11;
  wire [25:13]s110_reg1;
  wire \s110_reg[15]_i_2_n_0 ;
  wire \s110_reg[15]_i_3_n_0 ;
  wire \s110_reg[15]_i_4_n_0 ;
  wire \s110_reg[15]_i_5_n_0 ;
  wire \s110_reg[19]_i_2_n_0 ;
  wire \s110_reg[19]_i_3_n_0 ;
  wire \s110_reg[19]_i_4_n_0 ;
  wire \s110_reg[19]_i_5_n_0 ;
  wire \s110_reg[23]_i_2_n_0 ;
  wire \s110_reg[23]_i_3_n_0 ;
  wire \s110_reg[23]_i_4_n_0 ;
  wire \s110_reg[23]_i_5_n_0 ;
  wire \s110_reg_reg[15]_i_1_n_0 ;
  wire \s110_reg_reg[19]_i_1_n_0 ;
  wire \s110_reg_reg[23]_i_1_n_0 ;
  wire \s110_reg_reg_n_0_[0] ;
  wire \s110_reg_reg_n_0_[10] ;
  wire \s110_reg_reg_n_0_[11] ;
  wire \s110_reg_reg_n_0_[12] ;
  wire \s110_reg_reg_n_0_[13] ;
  wire \s110_reg_reg_n_0_[14] ;
  wire \s110_reg_reg_n_0_[15] ;
  wire \s110_reg_reg_n_0_[16] ;
  wire \s110_reg_reg_n_0_[17] ;
  wire \s110_reg_reg_n_0_[18] ;
  wire \s110_reg_reg_n_0_[19] ;
  wire \s110_reg_reg_n_0_[1] ;
  wire \s110_reg_reg_n_0_[20] ;
  wire \s110_reg_reg_n_0_[21] ;
  wire \s110_reg_reg_n_0_[22] ;
  wire \s110_reg_reg_n_0_[23] ;
  wire \s110_reg_reg_n_0_[24] ;
  wire \s110_reg_reg_n_0_[25] ;
  wire \s110_reg_reg_n_0_[2] ;
  wire \s110_reg_reg_n_0_[3] ;
  wire \s110_reg_reg_n_0_[4] ;
  wire \s110_reg_reg_n_0_[5] ;
  wire \s110_reg_reg_n_0_[6] ;
  wire \s110_reg_reg_n_0_[7] ;
  wire \s110_reg_reg_n_0_[8] ;
  wire \s110_reg_reg_n_0_[9] ;
  wire [11:0]s110a;
  wire [11:0]s110a_reg;
  wire \s110a_reg[11]_i_2_n_0 ;
  wire \s110a_reg[11]_i_3_n_0 ;
  wire \s110a_reg[11]_i_4_n_0 ;
  wire \s110a_reg[3]_i_2_n_0 ;
  wire \s110a_reg[3]_i_3_n_0 ;
  wire \s110a_reg[3]_i_4_n_0 ;
  wire \s110a_reg[3]_i_5_n_0 ;
  wire \s110a_reg[7]_i_2_n_0 ;
  wire \s110a_reg[7]_i_3_n_0 ;
  wire \s110a_reg[7]_i_4_n_0 ;
  wire \s110a_reg[7]_i_5_n_0 ;
  wire \s110a_reg_reg[3]_i_1_n_0 ;
  wire \s110a_reg_reg[7]_i_1_n_0 ;
  wire [13:0]s110b;
  wire [25:15]s111_reg1;
  wire \s111_reg2_reg[0]_srl3_n_0 ;
  wire \s111_reg2_reg[1]_srl2_n_0 ;
  wire \s111_reg[15]_i_2_n_0 ;
  wire \s111_reg[15]_i_3_n_0 ;
  wire \s111_reg[15]_i_4_n_0 ;
  wire \s111_reg[15]_i_5_n_0 ;
  wire \s111_reg[19]_i_2_n_0 ;
  wire \s111_reg[19]_i_3_n_0 ;
  wire \s111_reg[19]_i_4_n_0 ;
  wire \s111_reg[19]_i_5_n_0 ;
  wire \s111_reg[23]_i_2_n_0 ;
  wire \s111_reg[23]_i_3_n_0 ;
  wire \s111_reg[23]_i_4_n_0 ;
  wire \s111_reg[23]_i_5_n_0 ;
  wire \s111_reg_reg[15]_i_1_n_0 ;
  wire \s111_reg_reg[19]_i_1_n_0 ;
  wire \s111_reg_reg[23]_i_1_n_0 ;
  wire \s111_reg_reg_n_0_[10] ;
  wire \s111_reg_reg_n_0_[11] ;
  wire \s111_reg_reg_n_0_[12] ;
  wire \s111_reg_reg_n_0_[13] ;
  wire \s111_reg_reg_n_0_[14] ;
  wire \s111_reg_reg_n_0_[15] ;
  wire \s111_reg_reg_n_0_[16] ;
  wire \s111_reg_reg_n_0_[17] ;
  wire \s111_reg_reg_n_0_[18] ;
  wire \s111_reg_reg_n_0_[19] ;
  wire \s111_reg_reg_n_0_[20] ;
  wire \s111_reg_reg_n_0_[21] ;
  wire \s111_reg_reg_n_0_[22] ;
  wire \s111_reg_reg_n_0_[23] ;
  wire \s111_reg_reg_n_0_[24] ;
  wire \s111_reg_reg_n_0_[25] ;
  wire \s111_reg_reg_n_0_[2] ;
  wire \s111_reg_reg_n_0_[3] ;
  wire \s111_reg_reg_n_0_[4] ;
  wire \s111_reg_reg_n_0_[5] ;
  wire \s111_reg_reg_n_0_[6] ;
  wire \s111_reg_reg_n_0_[7] ;
  wire \s111_reg_reg_n_0_[8] ;
  wire \s111_reg_reg_n_0_[9] ;
  wire [11:0]s111a;
  wire [11:1]s111a_reg;
  wire \s111a_reg[11]_i_2_n_0 ;
  wire \s111a_reg[11]_i_3_n_0 ;
  wire \s111a_reg[11]_i_4_n_0 ;
  wire \s111a_reg[3]_i_2_n_0 ;
  wire \s111a_reg[3]_i_3_n_0 ;
  wire \s111a_reg[3]_i_4_n_0 ;
  wire \s111a_reg[3]_i_5_n_0 ;
  wire \s111a_reg[7]_i_2_n_0 ;
  wire \s111a_reg[7]_i_3_n_0 ;
  wire \s111a_reg[7]_i_4_n_0 ;
  wire \s111a_reg[7]_i_5_n_0 ;
  wire \s111a_reg_reg[3]_i_1_n_0 ;
  wire \s111a_reg_reg[7]_i_1_n_0 ;
  wire \s111a_reg_reg_n_0_[0] ;
  wire [13:0]s111b;
  wire [25:13]s112_reg1;
  wire \s112_reg[15]_i_2_n_0 ;
  wire \s112_reg[15]_i_3_n_0 ;
  wire \s112_reg[15]_i_4_n_0 ;
  wire \s112_reg[15]_i_5_n_0 ;
  wire \s112_reg[19]_i_2_n_0 ;
  wire \s112_reg[19]_i_3_n_0 ;
  wire \s112_reg[19]_i_4_n_0 ;
  wire \s112_reg[19]_i_5_n_0 ;
  wire \s112_reg[25]_i_2_n_0 ;
  wire \s112_reg[25]_i_3_n_0 ;
  wire \s112_reg[25]_i_4_n_0 ;
  wire \s112_reg[25]_i_5_n_0 ;
  wire \s112_reg_reg[15]_i_1_n_0 ;
  wire \s112_reg_reg[19]_i_1_n_0 ;
  wire \s112_reg_reg_n_0_[0] ;
  wire \s112_reg_reg_n_0_[10] ;
  wire \s112_reg_reg_n_0_[11] ;
  wire \s112_reg_reg_n_0_[12] ;
  wire \s112_reg_reg_n_0_[13] ;
  wire \s112_reg_reg_n_0_[14] ;
  wire \s112_reg_reg_n_0_[15] ;
  wire \s112_reg_reg_n_0_[16] ;
  wire \s112_reg_reg_n_0_[17] ;
  wire \s112_reg_reg_n_0_[18] ;
  wire \s112_reg_reg_n_0_[19] ;
  wire \s112_reg_reg_n_0_[1] ;
  wire \s112_reg_reg_n_0_[20] ;
  wire \s112_reg_reg_n_0_[21] ;
  wire \s112_reg_reg_n_0_[22] ;
  wire \s112_reg_reg_n_0_[23] ;
  wire \s112_reg_reg_n_0_[24] ;
  wire \s112_reg_reg_n_0_[25] ;
  wire \s112_reg_reg_n_0_[2] ;
  wire \s112_reg_reg_n_0_[3] ;
  wire \s112_reg_reg_n_0_[4] ;
  wire \s112_reg_reg_n_0_[5] ;
  wire \s112_reg_reg_n_0_[6] ;
  wire \s112_reg_reg_n_0_[7] ;
  wire \s112_reg_reg_n_0_[8] ;
  wire \s112_reg_reg_n_0_[9] ;
  wire [11:0]s112a;
  wire [11:0]s112a_reg;
  wire \s112a_reg[11]_i_2_n_0 ;
  wire \s112a_reg[11]_i_3_n_0 ;
  wire \s112a_reg[11]_i_4_n_0 ;
  wire \s112a_reg[3]_i_2_n_0 ;
  wire \s112a_reg[3]_i_3_n_0 ;
  wire \s112a_reg[3]_i_4_n_0 ;
  wire \s112a_reg[3]_i_5_n_0 ;
  wire \s112a_reg[7]_i_2_n_0 ;
  wire \s112a_reg[7]_i_3_n_0 ;
  wire \s112a_reg[7]_i_4_n_0 ;
  wire \s112a_reg[7]_i_5_n_0 ;
  wire \s112a_reg_reg[3]_i_1_n_0 ;
  wire \s112a_reg_reg[7]_i_1_n_0 ;
  wire [13:0]s112b;
  wire [25:15]s11_reg1;
  wire \s11_reg[15]_i_2_n_0 ;
  wire \s11_reg[15]_i_3_n_0 ;
  wire \s11_reg[15]_i_4_n_0 ;
  wire \s11_reg[15]_i_5_n_0 ;
  wire \s11_reg[19]_i_2_n_0 ;
  wire \s11_reg[19]_i_3_n_0 ;
  wire \s11_reg[19]_i_4_n_0 ;
  wire \s11_reg[19]_i_5_n_0 ;
  wire \s11_reg[23]_i_2_n_0 ;
  wire \s11_reg[23]_i_3_n_0 ;
  wire \s11_reg[23]_i_4_n_0 ;
  wire \s11_reg[23]_i_5_n_0 ;
  wire \s11_reg_reg[15]_i_1_n_0 ;
  wire \s11_reg_reg[19]_i_1_n_0 ;
  wire \s11_reg_reg[23]_i_1_n_0 ;
  wire \s11_reg_reg_n_0_[15] ;
  wire \s11_reg_reg_n_0_[16] ;
  wire \s11_reg_reg_n_0_[17] ;
  wire \s11_reg_reg_n_0_[18] ;
  wire \s11_reg_reg_n_0_[19] ;
  wire \s11_reg_reg_n_0_[20] ;
  wire \s11_reg_reg_n_0_[21] ;
  wire \s11_reg_reg_n_0_[22] ;
  wire \s11_reg_reg_n_0_[23] ;
  wire \s11_reg_reg_n_0_[24] ;
  wire \s11_reg_reg_n_0_[25] ;
  wire [11:1]s11a;
  wire \s11a_reg[11]_i_2_n_0 ;
  wire \s11a_reg[11]_i_3_n_0 ;
  wire \s11a_reg[11]_i_4_n_0 ;
  wire \s11a_reg[3]_i_2_n_0 ;
  wire \s11a_reg[3]_i_3_n_0 ;
  wire \s11a_reg[3]_i_4_n_0 ;
  wire \s11a_reg[3]_i_5_n_0 ;
  wire \s11a_reg[7]_i_2_n_0 ;
  wire \s11a_reg[7]_i_3_n_0 ;
  wire \s11a_reg[7]_i_4_n_0 ;
  wire \s11a_reg[7]_i_5_n_0 ;
  wire \s11a_reg_reg[3]_i_1_n_0 ;
  wire \s11a_reg_reg[7]_i_1_n_0 ;
  wire [13:0]s11b;
  wire [25:13]s12_reg1;
  wire \s12_reg[15]_i_2_n_0 ;
  wire \s12_reg[15]_i_3_n_0 ;
  wire \s12_reg[15]_i_4_n_0 ;
  wire \s12_reg[15]_i_5_n_0 ;
  wire \s12_reg[19]_i_2_n_0 ;
  wire \s12_reg[19]_i_3_n_0 ;
  wire \s12_reg[19]_i_4_n_0 ;
  wire \s12_reg[19]_i_5_n_0 ;
  wire \s12_reg[23]_i_2_n_0 ;
  wire \s12_reg[23]_i_3_n_0 ;
  wire \s12_reg[23]_i_4_n_0 ;
  wire \s12_reg[23]_i_5_n_0 ;
  wire \s12_reg_reg[15]_i_1_n_0 ;
  wire \s12_reg_reg[19]_i_1_n_0 ;
  wire \s12_reg_reg[23]_i_1_n_0 ;
  wire \s12_reg_reg_n_0_[0] ;
  wire \s12_reg_reg_n_0_[10] ;
  wire \s12_reg_reg_n_0_[11] ;
  wire \s12_reg_reg_n_0_[12] ;
  wire \s12_reg_reg_n_0_[13] ;
  wire \s12_reg_reg_n_0_[14] ;
  wire \s12_reg_reg_n_0_[15] ;
  wire \s12_reg_reg_n_0_[16] ;
  wire \s12_reg_reg_n_0_[17] ;
  wire \s12_reg_reg_n_0_[18] ;
  wire \s12_reg_reg_n_0_[19] ;
  wire \s12_reg_reg_n_0_[1] ;
  wire \s12_reg_reg_n_0_[20] ;
  wire \s12_reg_reg_n_0_[21] ;
  wire \s12_reg_reg_n_0_[22] ;
  wire \s12_reg_reg_n_0_[23] ;
  wire \s12_reg_reg_n_0_[24] ;
  wire \s12_reg_reg_n_0_[25] ;
  wire \s12_reg_reg_n_0_[2] ;
  wire \s12_reg_reg_n_0_[3] ;
  wire \s12_reg_reg_n_0_[4] ;
  wire \s12_reg_reg_n_0_[5] ;
  wire \s12_reg_reg_n_0_[6] ;
  wire \s12_reg_reg_n_0_[7] ;
  wire \s12_reg_reg_n_0_[8] ;
  wire \s12_reg_reg_n_0_[9] ;
  wire [11:0]s12a;
  wire [11:0]s12a_reg;
  wire \s12a_reg[11]_i_2_n_0 ;
  wire \s12a_reg[11]_i_3_n_0 ;
  wire \s12a_reg[11]_i_4_n_0 ;
  wire \s12a_reg[3]_i_2_n_0 ;
  wire \s12a_reg[3]_i_3_n_0 ;
  wire \s12a_reg[3]_i_4_n_0 ;
  wire \s12a_reg[3]_i_5_n_0 ;
  wire \s12a_reg[7]_i_2_n_0 ;
  wire \s12a_reg[7]_i_3_n_0 ;
  wire \s12a_reg[7]_i_4_n_0 ;
  wire \s12a_reg[7]_i_5_n_0 ;
  wire \s12a_reg_reg[3]_i_1_n_0 ;
  wire \s12a_reg_reg[7]_i_1_n_0 ;
  wire [13:0]s12b;
  wire [25:15]s13_reg1;
  wire \s13_reg2_reg[0]_srl3_n_0 ;
  wire \s13_reg2_reg[1]_srl2_n_0 ;
  wire \s13_reg[15]_i_2_n_0 ;
  wire \s13_reg[15]_i_3_n_0 ;
  wire \s13_reg[15]_i_4_n_0 ;
  wire \s13_reg[15]_i_5_n_0 ;
  wire \s13_reg[19]_i_2_n_0 ;
  wire \s13_reg[19]_i_3_n_0 ;
  wire \s13_reg[19]_i_4_n_0 ;
  wire \s13_reg[19]_i_5_n_0 ;
  wire \s13_reg[23]_i_2_n_0 ;
  wire \s13_reg[23]_i_3_n_0 ;
  wire \s13_reg[23]_i_4_n_0 ;
  wire \s13_reg[23]_i_5_n_0 ;
  wire \s13_reg_reg[15]_i_1_n_0 ;
  wire \s13_reg_reg[19]_i_1_n_0 ;
  wire \s13_reg_reg[23]_i_1_n_0 ;
  wire \s13_reg_reg_n_0_[15] ;
  wire \s13_reg_reg_n_0_[16] ;
  wire \s13_reg_reg_n_0_[17] ;
  wire \s13_reg_reg_n_0_[18] ;
  wire \s13_reg_reg_n_0_[19] ;
  wire \s13_reg_reg_n_0_[20] ;
  wire \s13_reg_reg_n_0_[21] ;
  wire \s13_reg_reg_n_0_[22] ;
  wire \s13_reg_reg_n_0_[23] ;
  wire \s13_reg_reg_n_0_[24] ;
  wire \s13_reg_reg_n_0_[25] ;
  wire [11:0]s13a;
  wire [11:1]s13a_reg;
  wire \s13a_reg[11]_i_2_n_0 ;
  wire \s13a_reg[11]_i_3_n_0 ;
  wire \s13a_reg[11]_i_4_n_0 ;
  wire \s13a_reg[3]_i_2_n_0 ;
  wire \s13a_reg[3]_i_3_n_0 ;
  wire \s13a_reg[3]_i_4_n_0 ;
  wire \s13a_reg[3]_i_5_n_0 ;
  wire \s13a_reg[7]_i_2_n_0 ;
  wire \s13a_reg[7]_i_3_n_0 ;
  wire \s13a_reg[7]_i_4_n_0 ;
  wire \s13a_reg[7]_i_5_n_0 ;
  wire \s13a_reg_reg[3]_i_1_n_0 ;
  wire \s13a_reg_reg[7]_i_1_n_0 ;
  wire \s13a_reg_reg_n_0_[0] ;
  wire [13:0]s13b;
  wire [25:13]s14_reg1;
  wire \s14_reg[15]_i_2_n_0 ;
  wire \s14_reg[15]_i_3_n_0 ;
  wire \s14_reg[15]_i_4_n_0 ;
  wire \s14_reg[15]_i_5_n_0 ;
  wire \s14_reg[19]_i_2_n_0 ;
  wire \s14_reg[19]_i_3_n_0 ;
  wire \s14_reg[19]_i_4_n_0 ;
  wire \s14_reg[19]_i_5_n_0 ;
  wire \s14_reg[23]_i_2_n_0 ;
  wire \s14_reg[23]_i_3_n_0 ;
  wire \s14_reg[23]_i_4_n_0 ;
  wire \s14_reg[23]_i_5_n_0 ;
  wire \s14_reg_reg[15]_i_1_n_0 ;
  wire \s14_reg_reg[19]_i_1_n_0 ;
  wire \s14_reg_reg[23]_i_1_n_0 ;
  wire \s14_reg_reg_n_0_[0] ;
  wire \s14_reg_reg_n_0_[10] ;
  wire \s14_reg_reg_n_0_[11] ;
  wire \s14_reg_reg_n_0_[12] ;
  wire \s14_reg_reg_n_0_[13] ;
  wire \s14_reg_reg_n_0_[14] ;
  wire \s14_reg_reg_n_0_[15] ;
  wire \s14_reg_reg_n_0_[16] ;
  wire \s14_reg_reg_n_0_[17] ;
  wire \s14_reg_reg_n_0_[18] ;
  wire \s14_reg_reg_n_0_[19] ;
  wire \s14_reg_reg_n_0_[1] ;
  wire \s14_reg_reg_n_0_[20] ;
  wire \s14_reg_reg_n_0_[21] ;
  wire \s14_reg_reg_n_0_[22] ;
  wire \s14_reg_reg_n_0_[23] ;
  wire \s14_reg_reg_n_0_[24] ;
  wire \s14_reg_reg_n_0_[25] ;
  wire \s14_reg_reg_n_0_[2] ;
  wire \s14_reg_reg_n_0_[3] ;
  wire \s14_reg_reg_n_0_[4] ;
  wire \s14_reg_reg_n_0_[5] ;
  wire \s14_reg_reg_n_0_[6] ;
  wire \s14_reg_reg_n_0_[7] ;
  wire \s14_reg_reg_n_0_[8] ;
  wire \s14_reg_reg_n_0_[9] ;
  wire [11:0]s14a;
  wire [11:0]s14a_reg;
  wire \s14a_reg[11]_i_2_n_0 ;
  wire \s14a_reg[11]_i_3_n_0 ;
  wire \s14a_reg[11]_i_4_n_0 ;
  wire \s14a_reg[3]_i_2_n_0 ;
  wire \s14a_reg[3]_i_3_n_0 ;
  wire \s14a_reg[3]_i_4_n_0 ;
  wire \s14a_reg[3]_i_5_n_0 ;
  wire \s14a_reg[7]_i_2_n_0 ;
  wire \s14a_reg[7]_i_3_n_0 ;
  wire \s14a_reg[7]_i_4_n_0 ;
  wire \s14a_reg[7]_i_5_n_0 ;
  wire \s14a_reg_reg[3]_i_1_n_0 ;
  wire \s14a_reg_reg[7]_i_1_n_0 ;
  wire [13:0]s14b;
  wire [25:15]s15_reg1;
  wire \s15_reg[15]_i_2_n_0 ;
  wire \s15_reg[15]_i_3_n_0 ;
  wire \s15_reg[15]_i_4_n_0 ;
  wire \s15_reg[15]_i_5_n_0 ;
  wire \s15_reg[19]_i_2_n_0 ;
  wire \s15_reg[19]_i_3_n_0 ;
  wire \s15_reg[19]_i_4_n_0 ;
  wire \s15_reg[19]_i_5_n_0 ;
  wire \s15_reg[23]_i_2_n_0 ;
  wire \s15_reg[23]_i_3_n_0 ;
  wire \s15_reg[23]_i_4_n_0 ;
  wire \s15_reg[23]_i_5_n_0 ;
  wire \s15_reg_reg[15]_i_1_n_0 ;
  wire \s15_reg_reg[19]_i_1_n_0 ;
  wire \s15_reg_reg[23]_i_1_n_0 ;
  wire \s15_reg_reg_n_0_[15] ;
  wire \s15_reg_reg_n_0_[16] ;
  wire \s15_reg_reg_n_0_[17] ;
  wire \s15_reg_reg_n_0_[18] ;
  wire \s15_reg_reg_n_0_[19] ;
  wire \s15_reg_reg_n_0_[20] ;
  wire \s15_reg_reg_n_0_[21] ;
  wire \s15_reg_reg_n_0_[22] ;
  wire \s15_reg_reg_n_0_[23] ;
  wire \s15_reg_reg_n_0_[24] ;
  wire \s15_reg_reg_n_0_[25] ;
  wire [11:0]s15a;
  wire [11:1]s15a_reg;
  wire \s15a_reg[11]_i_2_n_0 ;
  wire \s15a_reg[11]_i_3_n_0 ;
  wire \s15a_reg[11]_i_4_n_0 ;
  wire \s15a_reg[3]_i_2_n_0 ;
  wire \s15a_reg[3]_i_3_n_0 ;
  wire \s15a_reg[3]_i_4_n_0 ;
  wire \s15a_reg[3]_i_5_n_0 ;
  wire \s15a_reg[7]_i_2_n_0 ;
  wire \s15a_reg[7]_i_3_n_0 ;
  wire \s15a_reg[7]_i_4_n_0 ;
  wire \s15a_reg[7]_i_5_n_0 ;
  wire \s15a_reg_reg[3]_i_1_n_0 ;
  wire \s15a_reg_reg[7]_i_1_n_0 ;
  wire \s15a_reg_reg_n_0_[0] ;
  wire [13:0]s15b;
  wire [25:13]s16_reg1;
  wire \s16_reg[15]_i_2_n_0 ;
  wire \s16_reg[15]_i_3_n_0 ;
  wire \s16_reg[15]_i_4_n_0 ;
  wire \s16_reg[15]_i_5_n_0 ;
  wire \s16_reg[19]_i_2_n_0 ;
  wire \s16_reg[19]_i_3_n_0 ;
  wire \s16_reg[19]_i_4_n_0 ;
  wire \s16_reg[19]_i_5_n_0 ;
  wire \s16_reg[23]_i_2_n_0 ;
  wire \s16_reg[23]_i_3_n_0 ;
  wire \s16_reg[23]_i_4_n_0 ;
  wire \s16_reg[23]_i_5_n_0 ;
  wire \s16_reg_reg[15]_i_1_n_0 ;
  wire \s16_reg_reg[19]_i_1_n_0 ;
  wire \s16_reg_reg[23]_i_1_n_0 ;
  wire \s16_reg_reg_n_0_[0] ;
  wire \s16_reg_reg_n_0_[10] ;
  wire \s16_reg_reg_n_0_[11] ;
  wire \s16_reg_reg_n_0_[12] ;
  wire \s16_reg_reg_n_0_[13] ;
  wire \s16_reg_reg_n_0_[14] ;
  wire \s16_reg_reg_n_0_[15] ;
  wire \s16_reg_reg_n_0_[16] ;
  wire \s16_reg_reg_n_0_[17] ;
  wire \s16_reg_reg_n_0_[18] ;
  wire \s16_reg_reg_n_0_[19] ;
  wire \s16_reg_reg_n_0_[1] ;
  wire \s16_reg_reg_n_0_[20] ;
  wire \s16_reg_reg_n_0_[21] ;
  wire \s16_reg_reg_n_0_[22] ;
  wire \s16_reg_reg_n_0_[23] ;
  wire \s16_reg_reg_n_0_[24] ;
  wire \s16_reg_reg_n_0_[25] ;
  wire \s16_reg_reg_n_0_[2] ;
  wire \s16_reg_reg_n_0_[3] ;
  wire \s16_reg_reg_n_0_[4] ;
  wire \s16_reg_reg_n_0_[5] ;
  wire \s16_reg_reg_n_0_[6] ;
  wire \s16_reg_reg_n_0_[7] ;
  wire \s16_reg_reg_n_0_[8] ;
  wire \s16_reg_reg_n_0_[9] ;
  wire [11:0]s16a;
  wire [11:0]s16a_reg;
  wire \s16a_reg[11]_i_2_n_0 ;
  wire \s16a_reg[11]_i_3_n_0 ;
  wire \s16a_reg[11]_i_4_n_0 ;
  wire \s16a_reg[3]_i_2_n_0 ;
  wire \s16a_reg[3]_i_3_n_0 ;
  wire \s16a_reg[3]_i_4_n_0 ;
  wire \s16a_reg[3]_i_5_n_0 ;
  wire \s16a_reg[7]_i_2_n_0 ;
  wire \s16a_reg[7]_i_3_n_0 ;
  wire \s16a_reg[7]_i_4_n_0 ;
  wire \s16a_reg[7]_i_5_n_0 ;
  wire \s16a_reg_reg[3]_i_1_n_0 ;
  wire \s16a_reg_reg[7]_i_1_n_0 ;
  wire [13:0]s16b;
  wire [25:15]s17_reg1;
  wire \s17_reg2_reg[0]_srl3_n_0 ;
  wire \s17_reg2_reg[1]_srl2_n_0 ;
  wire \s17_reg[15]_i_2_n_0 ;
  wire \s17_reg[15]_i_3_n_0 ;
  wire \s17_reg[15]_i_4_n_0 ;
  wire \s17_reg[15]_i_5_n_0 ;
  wire \s17_reg[19]_i_2_n_0 ;
  wire \s17_reg[19]_i_3_n_0 ;
  wire \s17_reg[19]_i_4_n_0 ;
  wire \s17_reg[19]_i_5_n_0 ;
  wire \s17_reg[23]_i_2_n_0 ;
  wire \s17_reg[23]_i_3_n_0 ;
  wire \s17_reg[23]_i_4_n_0 ;
  wire \s17_reg[23]_i_5_n_0 ;
  wire \s17_reg_reg[15]_i_1_n_0 ;
  wire \s17_reg_reg[19]_i_1_n_0 ;
  wire \s17_reg_reg[23]_i_1_n_0 ;
  wire \s17_reg_reg_n_0_[10] ;
  wire \s17_reg_reg_n_0_[11] ;
  wire \s17_reg_reg_n_0_[12] ;
  wire \s17_reg_reg_n_0_[13] ;
  wire \s17_reg_reg_n_0_[14] ;
  wire \s17_reg_reg_n_0_[15] ;
  wire \s17_reg_reg_n_0_[16] ;
  wire \s17_reg_reg_n_0_[17] ;
  wire \s17_reg_reg_n_0_[18] ;
  wire \s17_reg_reg_n_0_[19] ;
  wire \s17_reg_reg_n_0_[20] ;
  wire \s17_reg_reg_n_0_[21] ;
  wire \s17_reg_reg_n_0_[22] ;
  wire \s17_reg_reg_n_0_[23] ;
  wire \s17_reg_reg_n_0_[24] ;
  wire \s17_reg_reg_n_0_[25] ;
  wire \s17_reg_reg_n_0_[2] ;
  wire \s17_reg_reg_n_0_[3] ;
  wire \s17_reg_reg_n_0_[4] ;
  wire \s17_reg_reg_n_0_[5] ;
  wire \s17_reg_reg_n_0_[6] ;
  wire \s17_reg_reg_n_0_[7] ;
  wire \s17_reg_reg_n_0_[8] ;
  wire \s17_reg_reg_n_0_[9] ;
  wire [11:0]s17a;
  wire [11:1]s17a_reg;
  wire \s17a_reg[11]_i_2_n_0 ;
  wire \s17a_reg[11]_i_3_n_0 ;
  wire \s17a_reg[11]_i_4_n_0 ;
  wire \s17a_reg[3]_i_2_n_0 ;
  wire \s17a_reg[3]_i_3_n_0 ;
  wire \s17a_reg[3]_i_4_n_0 ;
  wire \s17a_reg[3]_i_5_n_0 ;
  wire \s17a_reg[7]_i_2_n_0 ;
  wire \s17a_reg[7]_i_3_n_0 ;
  wire \s17a_reg[7]_i_4_n_0 ;
  wire \s17a_reg[7]_i_5_n_0 ;
  wire \s17a_reg_reg[3]_i_1_n_0 ;
  wire \s17a_reg_reg[7]_i_1_n_0 ;
  wire \s17a_reg_reg_n_0_[0] ;
  wire [13:0]s17b;
  wire [25:13]s18_reg1;
  wire \s18_reg[15]_i_2_n_0 ;
  wire \s18_reg[15]_i_3_n_0 ;
  wire \s18_reg[15]_i_4_n_0 ;
  wire \s18_reg[15]_i_5_n_0 ;
  wire \s18_reg[19]_i_2_n_0 ;
  wire \s18_reg[19]_i_3_n_0 ;
  wire \s18_reg[19]_i_4_n_0 ;
  wire \s18_reg[19]_i_5_n_0 ;
  wire \s18_reg[23]_i_2_n_0 ;
  wire \s18_reg[23]_i_3_n_0 ;
  wire \s18_reg[23]_i_4_n_0 ;
  wire \s18_reg[23]_i_5_n_0 ;
  wire \s18_reg_reg[15]_i_1_n_0 ;
  wire \s18_reg_reg[19]_i_1_n_0 ;
  wire \s18_reg_reg[23]_i_1_n_0 ;
  wire \s18_reg_reg_n_0_[0] ;
  wire \s18_reg_reg_n_0_[10] ;
  wire \s18_reg_reg_n_0_[11] ;
  wire \s18_reg_reg_n_0_[12] ;
  wire \s18_reg_reg_n_0_[13] ;
  wire \s18_reg_reg_n_0_[14] ;
  wire \s18_reg_reg_n_0_[15] ;
  wire \s18_reg_reg_n_0_[16] ;
  wire \s18_reg_reg_n_0_[17] ;
  wire \s18_reg_reg_n_0_[18] ;
  wire \s18_reg_reg_n_0_[19] ;
  wire \s18_reg_reg_n_0_[1] ;
  wire \s18_reg_reg_n_0_[20] ;
  wire \s18_reg_reg_n_0_[21] ;
  wire \s18_reg_reg_n_0_[22] ;
  wire \s18_reg_reg_n_0_[23] ;
  wire \s18_reg_reg_n_0_[24] ;
  wire \s18_reg_reg_n_0_[25] ;
  wire \s18_reg_reg_n_0_[2] ;
  wire \s18_reg_reg_n_0_[3] ;
  wire \s18_reg_reg_n_0_[4] ;
  wire \s18_reg_reg_n_0_[5] ;
  wire \s18_reg_reg_n_0_[6] ;
  wire \s18_reg_reg_n_0_[7] ;
  wire \s18_reg_reg_n_0_[8] ;
  wire \s18_reg_reg_n_0_[9] ;
  wire [11:0]s18a;
  wire [11:0]s18a_reg;
  wire \s18a_reg[11]_i_2_n_0 ;
  wire \s18a_reg[11]_i_3_n_0 ;
  wire \s18a_reg[11]_i_4_n_0 ;
  wire \s18a_reg[3]_i_2_n_0 ;
  wire \s18a_reg[3]_i_3_n_0 ;
  wire \s18a_reg[3]_i_4_n_0 ;
  wire \s18a_reg[3]_i_5_n_0 ;
  wire \s18a_reg[7]_i_2_n_0 ;
  wire \s18a_reg[7]_i_3_n_0 ;
  wire \s18a_reg[7]_i_4_n_0 ;
  wire \s18a_reg[7]_i_5_n_0 ;
  wire \s18a_reg_reg[3]_i_1_n_0 ;
  wire \s18a_reg_reg[7]_i_1_n_0 ;
  wire [13:0]s18b;
  wire [25:15]s19_reg1;
  wire \s19_reg[15]_i_2_n_0 ;
  wire \s19_reg[15]_i_3_n_0 ;
  wire \s19_reg[15]_i_4_n_0 ;
  wire \s19_reg[15]_i_5_n_0 ;
  wire \s19_reg[19]_i_2_n_0 ;
  wire \s19_reg[19]_i_3_n_0 ;
  wire \s19_reg[19]_i_4_n_0 ;
  wire \s19_reg[19]_i_5_n_0 ;
  wire \s19_reg[23]_i_2_n_0 ;
  wire \s19_reg[23]_i_3_n_0 ;
  wire \s19_reg[23]_i_4_n_0 ;
  wire \s19_reg[23]_i_5_n_0 ;
  wire \s19_reg_reg[15]_i_1_n_0 ;
  wire \s19_reg_reg[19]_i_1_n_0 ;
  wire \s19_reg_reg[23]_i_1_n_0 ;
  wire \s19_reg_reg_n_0_[10] ;
  wire \s19_reg_reg_n_0_[11] ;
  wire \s19_reg_reg_n_0_[12] ;
  wire \s19_reg_reg_n_0_[13] ;
  wire \s19_reg_reg_n_0_[14] ;
  wire \s19_reg_reg_n_0_[15] ;
  wire \s19_reg_reg_n_0_[16] ;
  wire \s19_reg_reg_n_0_[17] ;
  wire \s19_reg_reg_n_0_[18] ;
  wire \s19_reg_reg_n_0_[19] ;
  wire \s19_reg_reg_n_0_[20] ;
  wire \s19_reg_reg_n_0_[21] ;
  wire \s19_reg_reg_n_0_[22] ;
  wire \s19_reg_reg_n_0_[23] ;
  wire \s19_reg_reg_n_0_[24] ;
  wire \s19_reg_reg_n_0_[25] ;
  wire \s19_reg_reg_n_0_[2] ;
  wire \s19_reg_reg_n_0_[3] ;
  wire \s19_reg_reg_n_0_[4] ;
  wire \s19_reg_reg_n_0_[5] ;
  wire \s19_reg_reg_n_0_[6] ;
  wire \s19_reg_reg_n_0_[7] ;
  wire \s19_reg_reg_n_0_[8] ;
  wire \s19_reg_reg_n_0_[9] ;
  wire [11:0]s19a;
  wire [11:1]s19a_reg;
  wire \s19a_reg[11]_i_2_n_0 ;
  wire \s19a_reg[11]_i_3_n_0 ;
  wire \s19a_reg[11]_i_4_n_0 ;
  wire \s19a_reg[3]_i_2_n_0 ;
  wire \s19a_reg[3]_i_3_n_0 ;
  wire \s19a_reg[3]_i_4_n_0 ;
  wire \s19a_reg[3]_i_5_n_0 ;
  wire \s19a_reg[7]_i_2_n_0 ;
  wire \s19a_reg[7]_i_3_n_0 ;
  wire \s19a_reg[7]_i_4_n_0 ;
  wire \s19a_reg[7]_i_5_n_0 ;
  wire \s19a_reg_reg[3]_i_1_n_0 ;
  wire \s19a_reg_reg[7]_i_1_n_0 ;
  wire \s19a_reg_reg_n_0_[0] ;
  wire [13:0]s19b;
  wire [27:19]s21_reg1;
  wire \s21_reg[18]_i_2_n_0 ;
  wire \s21_reg[18]_i_3_n_0 ;
  wire \s21_reg[18]_i_4_n_0 ;
  wire \s21_reg[18]_i_5_n_0 ;
  wire \s21_reg[22]_i_2_n_0 ;
  wire \s21_reg[22]_i_3_n_0 ;
  wire \s21_reg[22]_i_4_n_0 ;
  wire \s21_reg[22]_i_5_n_0 ;
  wire \s21_reg[26]_i_2_n_0 ;
  wire \s21_reg[26]_i_3_n_0 ;
  wire \s21_reg[26]_i_4_n_0 ;
  wire \s21_reg_reg[18]_i_1_n_0 ;
  wire \s21_reg_reg[22]_i_1_n_0 ;
  wire \s21_reg_reg[26]_i_1_n_0 ;
  wire \s21_reg_reg_n_0_[19] ;
  wire \s21_reg_reg_n_0_[20] ;
  wire \s21_reg_reg_n_0_[21] ;
  wire \s21_reg_reg_n_0_[22] ;
  wire \s21_reg_reg_n_0_[23] ;
  wire \s21_reg_reg_n_0_[24] ;
  wire \s21_reg_reg_n_0_[25] ;
  wire \s21_reg_reg_n_0_[26] ;
  wire \s21_reg_reg_n_0_[27] ;
  wire [13:2]s21a;
  wire [13:2]s21a_reg;
  wire \s21a_reg[11]_i_2_n_0 ;
  wire \s21a_reg[11]_i_3_n_0 ;
  wire \s21a_reg[11]_i_4_n_0 ;
  wire \s21a_reg[11]_i_5_n_0 ;
  wire \s21a_reg[13]_i_2_n_0 ;
  wire \s21a_reg[3]_i_2_n_0 ;
  wire \s21a_reg[3]_i_3_n_0 ;
  wire \s21a_reg[3]_i_4_n_0 ;
  wire \s21a_reg[3]_i_5_n_0 ;
  wire \s21a_reg[7]_i_2_n_0 ;
  wire \s21a_reg[7]_i_3_n_0 ;
  wire \s21a_reg[7]_i_4_n_0 ;
  wire \s21a_reg[7]_i_5_n_0 ;
  wire \s21a_reg_reg[11]_i_1_n_0 ;
  wire \s21a_reg_reg[3]_i_1_n_0 ;
  wire \s21a_reg_reg[7]_i_1_n_0 ;
  wire [12:0]s21b;
  wire [27:15]s22_reg1;
  wire \s22_reg[18]_i_2_n_0 ;
  wire \s22_reg[18]_i_3_n_0 ;
  wire \s22_reg[18]_i_4_n_0 ;
  wire \s22_reg[18]_i_5_n_0 ;
  wire \s22_reg[22]_i_2_n_0 ;
  wire \s22_reg[22]_i_3_n_0 ;
  wire \s22_reg[22]_i_4_n_0 ;
  wire \s22_reg[22]_i_5_n_0 ;
  wire \s22_reg[26]_i_2_n_0 ;
  wire \s22_reg[26]_i_3_n_0 ;
  wire \s22_reg[26]_i_4_n_0 ;
  wire \s22_reg_reg[18]_i_1_n_0 ;
  wire \s22_reg_reg[22]_i_1_n_0 ;
  wire \s22_reg_reg[26]_i_1_n_0 ;
  wire \s22_reg_reg_n_0_[0] ;
  wire \s22_reg_reg_n_0_[10] ;
  wire \s22_reg_reg_n_0_[11] ;
  wire \s22_reg_reg_n_0_[12] ;
  wire \s22_reg_reg_n_0_[13] ;
  wire \s22_reg_reg_n_0_[14] ;
  wire \s22_reg_reg_n_0_[15] ;
  wire \s22_reg_reg_n_0_[16] ;
  wire \s22_reg_reg_n_0_[17] ;
  wire \s22_reg_reg_n_0_[18] ;
  wire \s22_reg_reg_n_0_[19] ;
  wire \s22_reg_reg_n_0_[1] ;
  wire \s22_reg_reg_n_0_[20] ;
  wire \s22_reg_reg_n_0_[21] ;
  wire \s22_reg_reg_n_0_[22] ;
  wire \s22_reg_reg_n_0_[23] ;
  wire \s22_reg_reg_n_0_[24] ;
  wire \s22_reg_reg_n_0_[25] ;
  wire \s22_reg_reg_n_0_[26] ;
  wire \s22_reg_reg_n_0_[27] ;
  wire \s22_reg_reg_n_0_[2] ;
  wire \s22_reg_reg_n_0_[3] ;
  wire \s22_reg_reg_n_0_[4] ;
  wire \s22_reg_reg_n_0_[5] ;
  wire \s22_reg_reg_n_0_[6] ;
  wire \s22_reg_reg_n_0_[7] ;
  wire \s22_reg_reg_n_0_[8] ;
  wire \s22_reg_reg_n_0_[9] ;
  wire [13:0]s22a;
  wire [13:0]s22a_reg;
  wire \s22a_reg[11]_i_2_n_0 ;
  wire \s22a_reg[11]_i_3_n_0 ;
  wire \s22a_reg[11]_i_4_n_0 ;
  wire \s22a_reg[11]_i_5_n_0 ;
  wire \s22a_reg[13]_i_2_n_0 ;
  wire \s22a_reg[3]_i_2_n_0 ;
  wire \s22a_reg[3]_i_3_n_0 ;
  wire \s22a_reg[3]_i_4_n_0 ;
  wire \s22a_reg[3]_i_5_n_0 ;
  wire \s22a_reg[7]_i_2_n_0 ;
  wire \s22a_reg[7]_i_3_n_0 ;
  wire \s22a_reg[7]_i_4_n_0 ;
  wire \s22a_reg[7]_i_5_n_0 ;
  wire \s22a_reg_reg[11]_i_1_n_0 ;
  wire \s22a_reg_reg[3]_i_1_n_0 ;
  wire \s22a_reg_reg[7]_i_1_n_0 ;
  wire [12:0]s22b;
  wire [27:19]s23_reg1;
  wire [3:0]s23_reg2;
  wire \s23_reg[18]_i_2_n_0 ;
  wire \s23_reg[18]_i_3_n_0 ;
  wire \s23_reg[18]_i_4_n_0 ;
  wire \s23_reg[18]_i_5_n_0 ;
  wire \s23_reg[22]_i_2_n_0 ;
  wire \s23_reg[22]_i_3_n_0 ;
  wire \s23_reg[22]_i_4_n_0 ;
  wire \s23_reg[22]_i_5_n_0 ;
  wire \s23_reg[26]_i_2_n_0 ;
  wire \s23_reg[26]_i_3_n_0 ;
  wire \s23_reg[26]_i_4_n_0 ;
  wire \s23_reg_reg[0]_srl4_n_0 ;
  wire \s23_reg_reg[18]_i_1_n_0 ;
  wire \s23_reg_reg[1]_srl3_n_0 ;
  wire \s23_reg_reg[22]_i_1_n_0 ;
  wire \s23_reg_reg[26]_i_1_n_0 ;
  wire \s23_reg_reg_n_0_[19] ;
  wire \s23_reg_reg_n_0_[20] ;
  wire \s23_reg_reg_n_0_[21] ;
  wire \s23_reg_reg_n_0_[22] ;
  wire \s23_reg_reg_n_0_[23] ;
  wire \s23_reg_reg_n_0_[24] ;
  wire \s23_reg_reg_n_0_[25] ;
  wire \s23_reg_reg_n_0_[26] ;
  wire \s23_reg_reg_n_0_[27] ;
  wire \s23_reg_reg_n_0_[2] ;
  wire \s23_reg_reg_n_0_[3] ;
  wire [13:0]s23a;
  wire [13:0]s23a_reg;
  wire \s23a_reg[11]_i_2_n_0 ;
  wire \s23a_reg[11]_i_3_n_0 ;
  wire \s23a_reg[11]_i_4_n_0 ;
  wire \s23a_reg[11]_i_5_n_0 ;
  wire \s23a_reg[13]_i_2_n_0 ;
  wire \s23a_reg[3]_i_2_n_0 ;
  wire \s23a_reg[3]_i_3_n_0 ;
  wire \s23a_reg[3]_i_4_n_0 ;
  wire \s23a_reg[3]_i_5_n_0 ;
  wire \s23a_reg[7]_i_2_n_0 ;
  wire \s23a_reg[7]_i_3_n_0 ;
  wire \s23a_reg[7]_i_4_n_0 ;
  wire \s23a_reg[7]_i_5_n_0 ;
  wire \s23a_reg_reg[11]_i_1_n_0 ;
  wire \s23a_reg_reg[3]_i_1_n_0 ;
  wire \s23a_reg_reg[7]_i_1_n_0 ;
  wire [12:0]s23b;
  wire [27:15]s24_reg1;
  wire \s24_reg[18]_i_2_n_0 ;
  wire \s24_reg[18]_i_3_n_0 ;
  wire \s24_reg[18]_i_4_n_0 ;
  wire \s24_reg[18]_i_5_n_0 ;
  wire \s24_reg[22]_i_2_n_0 ;
  wire \s24_reg[22]_i_3_n_0 ;
  wire \s24_reg[22]_i_4_n_0 ;
  wire \s24_reg[22]_i_5_n_0 ;
  wire \s24_reg[26]_i_2_n_0 ;
  wire \s24_reg[26]_i_3_n_0 ;
  wire \s24_reg[26]_i_4_n_0 ;
  wire \s24_reg_reg[18]_i_1_n_0 ;
  wire \s24_reg_reg[22]_i_1_n_0 ;
  wire \s24_reg_reg[26]_i_1_n_0 ;
  wire \s24_reg_reg_n_0_[0] ;
  wire \s24_reg_reg_n_0_[10] ;
  wire \s24_reg_reg_n_0_[11] ;
  wire \s24_reg_reg_n_0_[12] ;
  wire \s24_reg_reg_n_0_[13] ;
  wire \s24_reg_reg_n_0_[14] ;
  wire \s24_reg_reg_n_0_[15] ;
  wire \s24_reg_reg_n_0_[16] ;
  wire \s24_reg_reg_n_0_[17] ;
  wire \s24_reg_reg_n_0_[18] ;
  wire \s24_reg_reg_n_0_[19] ;
  wire \s24_reg_reg_n_0_[1] ;
  wire \s24_reg_reg_n_0_[20] ;
  wire \s24_reg_reg_n_0_[21] ;
  wire \s24_reg_reg_n_0_[22] ;
  wire \s24_reg_reg_n_0_[23] ;
  wire \s24_reg_reg_n_0_[24] ;
  wire \s24_reg_reg_n_0_[25] ;
  wire \s24_reg_reg_n_0_[26] ;
  wire \s24_reg_reg_n_0_[27] ;
  wire \s24_reg_reg_n_0_[2] ;
  wire \s24_reg_reg_n_0_[3] ;
  wire \s24_reg_reg_n_0_[4] ;
  wire \s24_reg_reg_n_0_[5] ;
  wire \s24_reg_reg_n_0_[6] ;
  wire \s24_reg_reg_n_0_[7] ;
  wire \s24_reg_reg_n_0_[8] ;
  wire \s24_reg_reg_n_0_[9] ;
  wire [13:0]s24a;
  wire [13:0]s24a_reg;
  wire \s24a_reg[11]_i_2_n_0 ;
  wire \s24a_reg[11]_i_3_n_0 ;
  wire \s24a_reg[11]_i_4_n_0 ;
  wire \s24a_reg[11]_i_5_n_0 ;
  wire \s24a_reg[13]_i_2_n_0 ;
  wire \s24a_reg[3]_i_2_n_0 ;
  wire \s24a_reg[3]_i_3_n_0 ;
  wire \s24a_reg[3]_i_4_n_0 ;
  wire \s24a_reg[3]_i_5_n_0 ;
  wire \s24a_reg[7]_i_2_n_0 ;
  wire \s24a_reg[7]_i_3_n_0 ;
  wire \s24a_reg[7]_i_4_n_0 ;
  wire \s24a_reg[7]_i_5_n_0 ;
  wire \s24a_reg_reg[11]_i_1_n_0 ;
  wire \s24a_reg_reg[3]_i_1_n_0 ;
  wire \s24a_reg_reg[7]_i_1_n_0 ;
  wire [12:0]s24b;
  wire [27:19]s25_reg1;
  wire \s25_reg[18]_i_2_n_0 ;
  wire \s25_reg[18]_i_3_n_0 ;
  wire \s25_reg[18]_i_4_n_0 ;
  wire \s25_reg[18]_i_5_n_0 ;
  wire \s25_reg[22]_i_2_n_0 ;
  wire \s25_reg[22]_i_3_n_0 ;
  wire \s25_reg[22]_i_4_n_0 ;
  wire \s25_reg[22]_i_5_n_0 ;
  wire \s25_reg[26]_i_2_n_0 ;
  wire \s25_reg[26]_i_3_n_0 ;
  wire \s25_reg[26]_i_4_n_0 ;
  wire \s25_reg_reg[18]_i_1_n_0 ;
  wire \s25_reg_reg[22]_i_1_n_0 ;
  wire \s25_reg_reg[26]_i_1_n_0 ;
  wire \s25_reg_reg_n_0_[10] ;
  wire \s25_reg_reg_n_0_[11] ;
  wire \s25_reg_reg_n_0_[12] ;
  wire \s25_reg_reg_n_0_[13] ;
  wire \s25_reg_reg_n_0_[14] ;
  wire \s25_reg_reg_n_0_[15] ;
  wire \s25_reg_reg_n_0_[16] ;
  wire \s25_reg_reg_n_0_[17] ;
  wire \s25_reg_reg_n_0_[18] ;
  wire \s25_reg_reg_n_0_[19] ;
  wire \s25_reg_reg_n_0_[20] ;
  wire \s25_reg_reg_n_0_[21] ;
  wire \s25_reg_reg_n_0_[22] ;
  wire \s25_reg_reg_n_0_[23] ;
  wire \s25_reg_reg_n_0_[24] ;
  wire \s25_reg_reg_n_0_[25] ;
  wire \s25_reg_reg_n_0_[26] ;
  wire \s25_reg_reg_n_0_[27] ;
  wire \s25_reg_reg_n_0_[4] ;
  wire \s25_reg_reg_n_0_[5] ;
  wire \s25_reg_reg_n_0_[6] ;
  wire \s25_reg_reg_n_0_[7] ;
  wire \s25_reg_reg_n_0_[8] ;
  wire \s25_reg_reg_n_0_[9] ;
  wire [13:0]s25a;
  wire [13:2]s25a_reg;
  wire \s25a_reg[11]_i_2_n_0 ;
  wire \s25a_reg[11]_i_3_n_0 ;
  wire \s25a_reg[11]_i_4_n_0 ;
  wire \s25a_reg[11]_i_5_n_0 ;
  wire \s25a_reg[13]_i_2_n_0 ;
  wire \s25a_reg[3]_i_2_n_0 ;
  wire \s25a_reg[3]_i_3_n_0 ;
  wire \s25a_reg[3]_i_4_n_0 ;
  wire \s25a_reg[3]_i_5_n_0 ;
  wire \s25a_reg[7]_i_2_n_0 ;
  wire \s25a_reg[7]_i_3_n_0 ;
  wire \s25a_reg[7]_i_4_n_0 ;
  wire \s25a_reg[7]_i_5_n_0 ;
  wire \s25a_reg_reg[11]_i_1_n_0 ;
  wire \s25a_reg_reg[3]_i_1_n_0 ;
  wire \s25a_reg_reg[7]_i_1_n_0 ;
  wire \s25a_reg_reg_n_0_[0] ;
  wire \s25a_reg_reg_n_0_[1] ;
  wire [12:0]s25b;
  wire [27:15]s26_reg1;
  wire \s26_reg[18]_i_2_n_0 ;
  wire \s26_reg[18]_i_3_n_0 ;
  wire \s26_reg[18]_i_4_n_0 ;
  wire \s26_reg[18]_i_5_n_0 ;
  wire \s26_reg[22]_i_2_n_0 ;
  wire \s26_reg[22]_i_3_n_0 ;
  wire \s26_reg[22]_i_4_n_0 ;
  wire \s26_reg[22]_i_5_n_0 ;
  wire \s26_reg[26]_i_2_n_0 ;
  wire \s26_reg[26]_i_3_n_0 ;
  wire \s26_reg[26]_i_4_n_0 ;
  wire \s26_reg_reg[18]_i_1_n_0 ;
  wire \s26_reg_reg[22]_i_1_n_0 ;
  wire \s26_reg_reg[26]_i_1_n_0 ;
  wire \s26_reg_reg_n_0_[0] ;
  wire \s26_reg_reg_n_0_[10] ;
  wire \s26_reg_reg_n_0_[11] ;
  wire \s26_reg_reg_n_0_[12] ;
  wire \s26_reg_reg_n_0_[13] ;
  wire \s26_reg_reg_n_0_[14] ;
  wire \s26_reg_reg_n_0_[15] ;
  wire \s26_reg_reg_n_0_[16] ;
  wire \s26_reg_reg_n_0_[17] ;
  wire \s26_reg_reg_n_0_[18] ;
  wire \s26_reg_reg_n_0_[19] ;
  wire \s26_reg_reg_n_0_[1] ;
  wire \s26_reg_reg_n_0_[20] ;
  wire \s26_reg_reg_n_0_[21] ;
  wire \s26_reg_reg_n_0_[22] ;
  wire \s26_reg_reg_n_0_[23] ;
  wire \s26_reg_reg_n_0_[24] ;
  wire \s26_reg_reg_n_0_[25] ;
  wire \s26_reg_reg_n_0_[26] ;
  wire \s26_reg_reg_n_0_[27] ;
  wire \s26_reg_reg_n_0_[2] ;
  wire \s26_reg_reg_n_0_[3] ;
  wire \s26_reg_reg_n_0_[4] ;
  wire \s26_reg_reg_n_0_[5] ;
  wire \s26_reg_reg_n_0_[6] ;
  wire \s26_reg_reg_n_0_[7] ;
  wire \s26_reg_reg_n_0_[8] ;
  wire \s26_reg_reg_n_0_[9] ;
  wire [13:0]s26a;
  wire [13:0]s26a_reg;
  wire \s26a_reg[11]_i_2_n_0 ;
  wire \s26a_reg[11]_i_3_n_0 ;
  wire \s26a_reg[11]_i_4_n_0 ;
  wire \s26a_reg[11]_i_5_n_0 ;
  wire \s26a_reg[13]_i_2_n_0 ;
  wire \s26a_reg[3]_i_2_n_0 ;
  wire \s26a_reg[3]_i_3_n_0 ;
  wire \s26a_reg[3]_i_4_n_0 ;
  wire \s26a_reg[3]_i_5_n_0 ;
  wire \s26a_reg[7]_i_2_n_0 ;
  wire \s26a_reg[7]_i_3_n_0 ;
  wire \s26a_reg[7]_i_4_n_0 ;
  wire \s26a_reg[7]_i_5_n_0 ;
  wire \s26a_reg_reg[11]_i_1_n_0 ;
  wire \s26a_reg_reg[3]_i_1_n_0 ;
  wire \s26a_reg_reg[7]_i_1_n_0 ;
  wire [12:0]s26b;
  wire [31:21]s31_reg1;
  wire \s31_reg[22]_i_2_n_0 ;
  wire \s31_reg[22]_i_3_n_0 ;
  wire \s31_reg[22]_i_4_n_0 ;
  wire \s31_reg[22]_i_5_n_0 ;
  wire \s31_reg[26]_i_2_n_0 ;
  wire \s31_reg[26]_i_3_n_0 ;
  wire \s31_reg[26]_i_4_n_0 ;
  wire \s31_reg[26]_i_5_n_0 ;
  wire \s31_reg[30]_i_2_n_0 ;
  wire \s31_reg_reg[22]_i_1_n_0 ;
  wire \s31_reg_reg[26]_i_1_n_0 ;
  wire \s31_reg_reg[30]_i_1_n_0 ;
  wire \s31_reg_reg_n_0_[10] ;
  wire \s31_reg_reg_n_0_[11] ;
  wire \s31_reg_reg_n_0_[12] ;
  wire \s31_reg_reg_n_0_[13] ;
  wire \s31_reg_reg_n_0_[14] ;
  wire \s31_reg_reg_n_0_[15] ;
  wire \s31_reg_reg_n_0_[16] ;
  wire \s31_reg_reg_n_0_[17] ;
  wire \s31_reg_reg_n_0_[18] ;
  wire \s31_reg_reg_n_0_[19] ;
  wire \s31_reg_reg_n_0_[20] ;
  wire \s31_reg_reg_n_0_[21] ;
  wire \s31_reg_reg_n_0_[22] ;
  wire \s31_reg_reg_n_0_[23] ;
  wire \s31_reg_reg_n_0_[24] ;
  wire \s31_reg_reg_n_0_[25] ;
  wire \s31_reg_reg_n_0_[26] ;
  wire \s31_reg_reg_n_0_[27] ;
  wire \s31_reg_reg_n_0_[28] ;
  wire \s31_reg_reg_n_0_[29] ;
  wire \s31_reg_reg_n_0_[30] ;
  wire \s31_reg_reg_n_0_[31] ;
  wire \s31_reg_reg_n_0_[8] ;
  wire \s31_reg_reg_n_0_[9] ;
  wire [15:4]s31a;
  wire [15:4]s31a_reg;
  wire \s31a_reg[11]_i_2_n_0 ;
  wire \s31a_reg[11]_i_3_n_0 ;
  wire \s31a_reg[11]_i_4_n_0 ;
  wire \s31a_reg[11]_i_5_n_0 ;
  wire \s31a_reg[15]_i_2_n_0 ;
  wire \s31a_reg[15]_i_3_n_0 ;
  wire \s31a_reg[15]_i_4_n_0 ;
  wire \s31a_reg[7]_i_10_n_0 ;
  wire \s31a_reg[7]_i_3_n_0 ;
  wire \s31a_reg[7]_i_4_n_0 ;
  wire \s31a_reg[7]_i_5_n_0 ;
  wire \s31a_reg[7]_i_6_n_0 ;
  wire \s31a_reg[7]_i_7_n_0 ;
  wire \s31a_reg[7]_i_8_n_0 ;
  wire \s31a_reg[7]_i_9_n_0 ;
  wire \s31a_reg_reg[11]_i_1_n_0 ;
  wire \s31a_reg_reg[7]_i_1_n_0 ;
  wire \s31a_reg_reg[7]_i_2_n_0 ;
  wire [12:0]s31b;
  wire [31:13]s32_reg;
  wire [31:13]s32_reg1;
  wire \s32_reg[22]_i_2_n_0 ;
  wire \s32_reg[22]_i_3_n_0 ;
  wire \s32_reg[22]_i_4_n_0 ;
  wire \s32_reg[22]_i_5_n_0 ;
  wire \s32_reg[26]_i_2_n_0 ;
  wire \s32_reg[26]_i_3_n_0 ;
  wire \s32_reg[26]_i_4_n_0 ;
  wire \s32_reg[26]_i_5_n_0 ;
  wire \s32_reg[30]_i_2_n_0 ;
  wire \s32_reg_reg[22]_i_1_n_0 ;
  wire \s32_reg_reg[26]_i_1_n_0 ;
  wire \s32_reg_reg[30]_i_1_n_0 ;
  wire [15:0]s32a;
  wire [15:0]s32a_reg;
  wire \s32a_reg[11]_i_2_n_0 ;
  wire \s32a_reg[11]_i_3_n_0 ;
  wire \s32a_reg[11]_i_4_n_0 ;
  wire \s32a_reg[11]_i_5_n_0 ;
  wire \s32a_reg[15]_i_2_n_0 ;
  wire \s32a_reg[15]_i_3_n_0 ;
  wire \s32a_reg[15]_i_4_n_0 ;
  wire \s32a_reg[3]_i_2_n_0 ;
  wire \s32a_reg[3]_i_3_n_0 ;
  wire \s32a_reg[3]_i_4_n_0 ;
  wire \s32a_reg[3]_i_5_n_0 ;
  wire \s32a_reg[7]_i_2_n_0 ;
  wire \s32a_reg[7]_i_3_n_0 ;
  wire \s32a_reg[7]_i_4_n_0 ;
  wire \s32a_reg[7]_i_5_n_0 ;
  wire \s32a_reg_reg[11]_i_1_n_0 ;
  wire \s32a_reg_reg[3]_i_1_n_0 ;
  wire \s32a_reg_reg[7]_i_1_n_0 ;
  wire [12:0]s32b;
  wire \s33_reg1_reg[0]_srl7_n_0 ;
  wire \s33_reg1_reg[10]_srl2_n_0 ;
  wire \s33_reg1_reg[11]_srl2_n_0 ;
  wire \s33_reg1_reg[12]_srl2_n_0 ;
  wire \s33_reg1_reg[13]_srl2_n_0 ;
  wire \s33_reg1_reg[14]_srl2_n_0 ;
  wire \s33_reg1_reg[1]_srl6_n_0 ;
  wire \s33_reg1_reg[2]_srl4_n_0 ;
  wire \s33_reg1_reg[3]_srl4_n_0 ;
  wire \s33_reg1_reg[4]_srl2_n_0 ;
  wire \s33_reg1_reg[5]_srl2_n_0 ;
  wire \s33_reg1_reg[6]_srl2_n_0 ;
  wire \s33_reg1_reg[7]_srl2_n_0 ;
  wire \s33_reg1_reg[8]_srl2_n_0 ;
  wire \s33_reg1_reg[9]_srl2_n_0 ;
  wire \s33_reg[22]_i_2_n_0 ;
  wire \s33_reg[22]_i_3_n_0 ;
  wire \s33_reg[22]_i_4_n_0 ;
  wire \s33_reg[22]_i_5_n_0 ;
  wire \s33_reg[26]_i_2_n_0 ;
  wire \s33_reg[26]_i_3_n_0 ;
  wire \s33_reg[26]_i_4_n_0 ;
  wire \s33_reg[26]_i_5_n_0 ;
  wire \s33_reg[30]_i_2_n_0 ;
  wire \s33_reg_reg[22]_i_1_n_0 ;
  wire \s33_reg_reg[26]_i_1_n_0 ;
  wire \s33_reg_reg[30]_i_1_n_0 ;
  wire \s33_reg_reg_n_0_[19] ;
  wire \s33_reg_reg_n_0_[20] ;
  wire \s33_reg_reg_n_0_[21] ;
  wire \s33_reg_reg_n_0_[22] ;
  wire \s33_reg_reg_n_0_[23] ;
  wire \s33_reg_reg_n_0_[24] ;
  wire \s33_reg_reg_n_0_[25] ;
  wire \s33_reg_reg_n_0_[26] ;
  wire \s33_reg_reg_n_0_[27] ;
  wire \s33_reg_reg_n_0_[28] ;
  wire \s33_reg_reg_n_0_[29] ;
  wire \s33_reg_reg_n_0_[30] ;
  wire \s33_reg_reg_n_0_[31] ;
  wire [15:0]s33a;
  wire [15:15]s33a_reg;
  wire \s33a_reg[10]_i_2_n_0 ;
  wire \s33a_reg[10]_i_3_n_0 ;
  wire \s33a_reg[10]_i_4_n_0 ;
  wire \s33a_reg[10]_i_5_n_0 ;
  wire \s33a_reg[15]_i_2_n_0 ;
  wire \s33a_reg[15]_i_3_n_0 ;
  wire \s33a_reg[15]_i_4_n_0 ;
  wire \s33a_reg[3]_i_2_n_0 ;
  wire \s33a_reg[3]_i_3_n_0 ;
  wire \s33a_reg[3]_i_4_n_0 ;
  wire \s33a_reg[3]_i_5_n_0 ;
  wire \s33a_reg[7]_i_2_n_0 ;
  wire \s33a_reg[7]_i_3_n_0 ;
  wire \s33a_reg[7]_i_4_n_0 ;
  wire \s33a_reg[7]_i_5_n_0 ;
  wire \s33a_reg_reg[10]_i_1_n_0 ;
  wire \s33a_reg_reg[3]_i_1_n_0 ;
  wire \s33a_reg_reg[7]_i_1_n_0 ;
  wire \s33a_reg_reg_n_0_[0] ;
  wire \s33a_reg_reg_n_0_[10] ;
  wire \s33a_reg_reg_n_0_[11] ;
  wire \s33a_reg_reg_n_0_[12] ;
  wire \s33a_reg_reg_n_0_[13] ;
  wire \s33a_reg_reg_n_0_[14] ;
  wire \s33a_reg_reg_n_0_[1] ;
  wire \s33a_reg_reg_n_0_[2] ;
  wire \s33a_reg_reg_n_0_[3] ;
  wire \s33a_reg_reg_n_0_[4] ;
  wire \s33a_reg_reg_n_0_[5] ;
  wire \s33a_reg_reg_n_0_[6] ;
  wire \s33a_reg_reg_n_0_[7] ;
  wire \s33a_reg_reg_n_0_[8] ;
  wire \s33a_reg_reg_n_0_[9] ;
  wire [12:0]s33b;
  wire [39:31]s41_reg1;
  wire \s41_reg[24]_i_2_n_0 ;
  wire \s41_reg[24]_i_3_n_0 ;
  wire \s41_reg[24]_i_4_n_0 ;
  wire \s41_reg[24]_i_5_n_0 ;
  wire \s41_reg[28]_i_2_n_0 ;
  wire \s41_reg[28]_i_3_n_0 ;
  wire \s41_reg[28]_i_4_n_0 ;
  wire \s41_reg[28]_i_5_n_0 ;
  wire \s41_reg[32]_i_2_n_0 ;
  wire \s41_reg[32]_i_3_n_0 ;
  wire \s41_reg[32]_i_4_n_0 ;
  wire \s41_reg_reg[24]_i_1_n_0 ;
  wire \s41_reg_reg[28]_i_1_n_0 ;
  wire \s41_reg_reg[32]_i_1_n_0 ;
  wire \s41_reg_reg[36]_i_1_n_0 ;
  wire \s41_reg_reg_n_0_[16] ;
  wire \s41_reg_reg_n_0_[17] ;
  wire \s41_reg_reg_n_0_[18] ;
  wire \s41_reg_reg_n_0_[19] ;
  wire \s41_reg_reg_n_0_[20] ;
  wire \s41_reg_reg_n_0_[21] ;
  wire \s41_reg_reg_n_0_[22] ;
  wire \s41_reg_reg_n_0_[23] ;
  wire \s41_reg_reg_n_0_[24] ;
  wire \s41_reg_reg_n_0_[25] ;
  wire \s41_reg_reg_n_0_[26] ;
  wire \s41_reg_reg_n_0_[27] ;
  wire \s41_reg_reg_n_0_[28] ;
  wire \s41_reg_reg_n_0_[29] ;
  wire \s41_reg_reg_n_0_[30] ;
  wire \s41_reg_reg_n_0_[31] ;
  wire \s41_reg_reg_n_0_[32] ;
  wire \s41_reg_reg_n_0_[33] ;
  wire \s41_reg_reg_n_0_[34] ;
  wire \s41_reg_reg_n_0_[35] ;
  wire \s41_reg_reg_n_0_[36] ;
  wire \s41_reg_reg_n_0_[37] ;
  wire \s41_reg_reg_n_0_[38] ;
  wire \s41_reg_reg_n_0_[39] ;
  wire [13:8]s41a;
  wire [13:8]s41a_reg;
  wire \s41a_reg[11]_i_10_n_0 ;
  wire \s41a_reg[11]_i_11_n_0 ;
  wire \s41a_reg[11]_i_12_n_0 ;
  wire \s41a_reg[11]_i_13_n_0 ;
  wire \s41a_reg[11]_i_14_n_0 ;
  wire \s41a_reg[11]_i_15_n_0 ;
  wire \s41a_reg[11]_i_3_n_0 ;
  wire \s41a_reg[11]_i_4_n_0 ;
  wire \s41a_reg[11]_i_5_n_0 ;
  wire \s41a_reg[11]_i_6_n_0 ;
  wire \s41a_reg[11]_i_8_n_0 ;
  wire \s41a_reg[11]_i_9_n_0 ;
  wire \s41a_reg[13]_i_2_n_0 ;
  wire \s41a_reg_reg[11]_i_1_n_0 ;
  wire \s41a_reg_reg[11]_i_2_n_0 ;
  wire \s41a_reg_reg[11]_i_7_n_0 ;
  wire [18:0]s41b;
  wire [31:15]s42_reg1;
  wire \s42_reg_reg[15]_srl3_n_0 ;
  wire \s42_reg_reg[16]_srl3_n_0 ;
  wire \s42_reg_reg[17]_srl3_n_0 ;
  wire \s42_reg_reg[18]_srl3_n_0 ;
  wire \s42_reg_reg[19]_srl2_n_0 ;
  wire \s42_reg_reg[20]_srl2_n_0 ;
  wire \s42_reg_reg[21]_srl2_n_0 ;
  wire \s42_reg_reg[22]_srl2_n_0 ;
  wire \s42_reg_reg[23]_srl2_n_0 ;
  wire \s42_reg_reg[24]_srl2_n_0 ;
  wire \s42_reg_reg[25]_srl2_n_0 ;
  wire \s42_reg_reg[26]_srl2_n_0 ;
  wire \s42_reg_reg[27]_srl2_n_0 ;
  wire \s42_reg_reg[28]_srl2_n_0 ;
  wire \s42_reg_reg[29]_srl2_n_0 ;
  wire \s42_reg_reg[30]_srl2_n_0 ;
  wire \s42_reg_reg[31]_srl2_n_0 ;
  wire \s42_reg_reg_n_0_[0] ;
  wire \s42_reg_reg_n_0_[10] ;
  wire \s42_reg_reg_n_0_[11] ;
  wire \s42_reg_reg_n_0_[12] ;
  wire \s42_reg_reg_n_0_[13] ;
  wire \s42_reg_reg_n_0_[14] ;
  wire \s42_reg_reg_n_0_[1] ;
  wire \s42_reg_reg_n_0_[2] ;
  wire \s42_reg_reg_n_0_[3] ;
  wire \s42_reg_reg_n_0_[4] ;
  wire \s42_reg_reg_n_0_[5] ;
  wire \s42_reg_reg_n_0_[6] ;
  wire \s42_reg_reg_n_0_[7] ;
  wire \s42_reg_reg_n_0_[8] ;
  wire \s42_reg_reg_n_0_[9] ;
  wire [47:23]s51_reg;
  wire \s51_reg[34]_i_2_n_0 ;
  wire \s51_reg[34]_i_3_n_0 ;
  wire \s51_reg[34]_i_4_n_0 ;
  wire \s51_reg[34]_i_5_n_0 ;
  wire \s51_reg[38]_i_2_n_0 ;
  wire \s51_reg[38]_i_3_n_0 ;
  wire \s51_reg[38]_i_4_n_0 ;
  wire \s51_reg[38]_i_5_n_0 ;
  wire \s51_reg[42]_i_2_n_0 ;
  wire \s51_reg_reg[34]_i_1_n_0 ;
  wire \s51_reg_reg[38]_i_1_n_0 ;
  wire \s51_reg_reg[42]_i_1_n_0 ;
  wire \s51_reg_reg[46]_i_1_n_0 ;
  wire [15:7]s51a;
  wire [15:7]s51a_reg;
  wire \s51a_reg[11]_i_2_n_0 ;
  wire \s51a_reg[11]_i_3_n_0 ;
  wire \s51a_reg[11]_i_4_n_0 ;
  wire \s51a_reg[11]_i_5_n_0 ;
  wire \s51a_reg[15]_i_2_n_0 ;
  wire \s51a_reg[15]_i_3_n_0 ;
  wire \s51a_reg[15]_i_4_n_0 ;
  wire \s51a_reg[7]_i_10_n_0 ;
  wire \s51a_reg[7]_i_3_n_0 ;
  wire \s51a_reg[7]_i_4_n_0 ;
  wire \s51a_reg[7]_i_5_n_0 ;
  wire \s51a_reg[7]_i_6_n_0 ;
  wire \s51a_reg[7]_i_7_n_0 ;
  wire \s51a_reg[7]_i_8_n_0 ;
  wire \s51a_reg[7]_i_9_n_0 ;
  wire \s51a_reg_reg[11]_i_1_n_0 ;
  wire \s51a_reg_reg[7]_i_1_n_0 ;
  wire \s51a_reg_reg[7]_i_2_n_0 ;
  wire [16:0]s51b;
  wire zero;
  wire zero_reg10_reg_srl11_i_10_n_0;
  wire zero_reg10_reg_srl11_i_11_n_0;
  wire zero_reg10_reg_srl11_i_12_n_0;
  wire zero_reg10_reg_srl11_i_13_n_0;
  wire zero_reg10_reg_srl11_i_2_n_0;
  wire zero_reg10_reg_srl11_i_3_n_0;
  wire zero_reg10_reg_srl11_i_4_n_0;
  wire zero_reg10_reg_srl11_i_5_n_0;
  wire zero_reg10_reg_srl11_i_6_n_0;
  wire zero_reg10_reg_srl11_i_7_n_0;
  wire zero_reg10_reg_srl11_i_8_n_0;
  wire zero_reg10_reg_srl11_i_9_n_0;
  wire zero_reg10_reg_srl11_n_0;
  wire zero_reg11;
  wire [2:0]\NLW_outexponent_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_outexponent_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s110_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s110_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s110_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s110_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s110_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s110a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s110a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s110a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s110a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s111_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s111_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s111_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s111_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s111_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s111a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s111a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s111a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s111a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s112_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s112_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s112_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s112_reg_reg[24]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s112_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s112a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s112a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s112a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s112a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s11_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s11_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s11_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s11_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s11_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s11a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s11a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s11a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_s11a_reg_reg[3]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s11a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s12_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s12_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s12_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s12_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s12_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s12a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s12a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s12a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s12a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s13_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s13_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s13_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s13_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s13_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s13a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s13a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s13a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s13a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s14_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s14_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s14_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s14_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s14_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s14a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s14a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s14a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s14a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s15_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s15_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s15_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s15_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s15_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s15a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s15a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s15a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s15a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s16_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s16_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s16_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s16_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s16_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s16a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s16a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s16a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s16a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s17_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s17_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s17_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s17_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s17_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s17a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s17a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s17a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s17a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s18_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s18_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s18_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s18_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s18_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s18a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s18a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s18a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s18a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s19_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s19_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s19_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s19_reg_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s19_reg_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s19a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s19a_reg_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s19a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s19a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s21_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s21_reg_reg[22]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s21_reg_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s21_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s21_reg_reg[27]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s21a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s21a_reg_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s21a_reg_reg[13]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s21a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_s21a_reg_reg[3]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s21a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s22_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s22_reg_reg[22]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s22_reg_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s22_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s22_reg_reg[27]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s22a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s22a_reg_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s22a_reg_reg[13]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s22a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s22a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s23_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s23_reg_reg[22]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s23_reg_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s23_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s23_reg_reg[27]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s23a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s23a_reg_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s23a_reg_reg[13]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s23a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s23a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s24_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s24_reg_reg[22]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s24_reg_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s24_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s24_reg_reg[27]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s24a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s24a_reg_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s24a_reg_reg[13]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s24a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s24a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s25_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s25_reg_reg[22]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s25_reg_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s25_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s25_reg_reg[27]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s25a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s25a_reg_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s25a_reg_reg[13]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s25a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s25a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s26_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s26_reg_reg[22]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s26_reg_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s26_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s26_reg_reg[27]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s26a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s26a_reg_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s26a_reg_reg[13]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s26a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s26a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s31_reg_reg[22]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s31_reg_reg[26]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s31_reg_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s31_reg_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s31_reg_reg[31]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s31a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s31a_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s31a_reg_reg[15]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s31a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s31a_reg_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_s31a_reg_reg[7]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_s32_reg_reg[22]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s32_reg_reg[26]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s32_reg_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s32_reg_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s32_reg_reg[31]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s32a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s32a_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s32a_reg_reg[15]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s32a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s32a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s33_reg_reg[22]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s33_reg_reg[26]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s33_reg_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s33_reg_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s33_reg_reg[31]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s33a_reg_reg[10]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s33a_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s33a_reg_reg[15]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s33a_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s33a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s41_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s41_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s41_reg_reg[32]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s41_reg_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s41_reg_reg[39]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s41_reg_reg[39]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s41a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s41a_reg_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_s41a_reg_reg[11]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_s41a_reg_reg[11]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_s41a_reg_reg[11]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_s41a_reg_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s41a_reg_reg[13]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s51_reg_reg[34]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s51_reg_reg[38]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s51_reg_reg[42]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s51_reg_reg[46]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s51_reg_reg[47]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s51_reg_reg[47]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s51a_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s51a_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s51a_reg_reg[15]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s51a_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_s51a_reg_reg[7]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s51a_reg_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_s51a_reg_reg[7]_i_2_O_UNCONNECTED ;

  (* srl_name = "z2/invalid_reg10_reg_srl11" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    invalid_reg10_reg_srl11
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(invalid),
        .Q(invalid_reg10_reg_srl11_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    invalid_reg10_reg_srl11_i_1
       (.I0(invalid_reg10_reg_srl11_i_2_n_0),
        .I1(a[23]),
        .I2(a[24]),
        .I3(invalid_reg10_reg_srl11_i_3_n_0),
        .I4(b[23]),
        .I5(b[24]),
        .O(invalid));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    invalid_reg10_reg_srl11_i_2
       (.I0(a[27]),
        .I1(a[28]),
        .I2(a[25]),
        .I3(a[26]),
        .I4(a[30]),
        .I5(a[29]),
        .O(invalid_reg10_reg_srl11_i_2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    invalid_reg10_reg_srl11_i_3
       (.I0(b[27]),
        .I1(b[28]),
        .I2(b[25]),
        .I3(b[26]),
        .I4(b[30]),
        .I5(b[29]),
        .O(invalid_reg10_reg_srl11_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    invalid_reg11_reg
       (.C(clk),
        .CE(1'b1),
        .D(invalid_reg10_reg_srl11_n_0),
        .Q(invalid_reg11),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(a[0]),
        .Q(mantissaa_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(a[10]),
        .Q(mantissaa_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(a[11]),
        .Q(mantissaa_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(a[12]),
        .Q(mantissaa_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(a[13]),
        .Q(mantissaa_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(a[14]),
        .Q(mantissaa_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(a[15]),
        .Q(mantissaa_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(a[16]),
        .Q(mantissaa_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(a[17]),
        .Q(mantissaa_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(a[18]),
        .Q(mantissaa_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(a[19]),
        .Q(mantissaa_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(a[1]),
        .Q(mantissaa_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(a[20]),
        .Q(mantissaa_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(a[21]),
        .Q(mantissaa_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(a[22]),
        .Q(mantissaa_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(a[2]),
        .Q(mantissaa_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(a[3]),
        .Q(mantissaa_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(a[4]),
        .Q(mantissaa_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(a[5]),
        .Q(mantissaa_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(a[6]),
        .Q(mantissaa_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(a[7]),
        .Q(mantissaa_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(a[8]),
        .Q(mantissaa_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissaa_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(a[9]),
        .Q(mantissaa_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(b[0]),
        .Q(mantissab_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(b[10]),
        .Q(mantissab_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(b[11]),
        .Q(mantissab_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(b[12]),
        .Q(mantissab_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(b[13]),
        .Q(mantissab_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(b[14]),
        .Q(mantissab_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(b[15]),
        .Q(mantissab_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(b[16]),
        .Q(mantissab_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(b[17]),
        .Q(mantissab_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(b[18]),
        .Q(mantissab_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(b[19]),
        .Q(mantissab_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(b[1]),
        .Q(mantissab_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(b[20]),
        .Q(mantissab_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(b[21]),
        .Q(mantissab_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(b[22]),
        .Q(mantissab_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(b[2]),
        .Q(mantissab_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(b[3]),
        .Q(mantissab_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(b[4]),
        .Q(mantissab_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(b[5]),
        .Q(mantissab_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(b[6]),
        .Q(mantissab_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(b[7]),
        .Q(mantissab_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(b[8]),
        .Q(mantissab_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mantissab_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(b[9]),
        .Q(mantissab_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFE4)) 
    \out[0]_i_1 
       (.I0(s51_reg[47]),
        .I1(s51_reg[23]),
        .I2(s51_reg[24]),
        .I3(invalid_reg11),
        .O(\out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[10]_i_1 
       (.I0(s51_reg[34]),
        .I1(s51_reg[33]),
        .I2(s51_reg[47]),
        .O(\out[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[11]_i_1 
       (.I0(s51_reg[35]),
        .I1(s51_reg[34]),
        .I2(s51_reg[47]),
        .O(\out[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[12]_i_1 
       (.I0(s51_reg[36]),
        .I1(s51_reg[35]),
        .I2(s51_reg[47]),
        .O(\out[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[13]_i_1 
       (.I0(s51_reg[37]),
        .I1(s51_reg[36]),
        .I2(s51_reg[47]),
        .O(\out[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[14]_i_1 
       (.I0(s51_reg[38]),
        .I1(s51_reg[37]),
        .I2(s51_reg[47]),
        .O(\out[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[15]_i_1 
       (.I0(s51_reg[39]),
        .I1(s51_reg[38]),
        .I2(s51_reg[47]),
        .O(\out[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[16]_i_1 
       (.I0(s51_reg[40]),
        .I1(s51_reg[39]),
        .I2(s51_reg[47]),
        .O(\out[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[17]_i_1 
       (.I0(s51_reg[41]),
        .I1(s51_reg[40]),
        .I2(s51_reg[47]),
        .O(\out[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[18]_i_1 
       (.I0(s51_reg[42]),
        .I1(s51_reg[41]),
        .I2(s51_reg[47]),
        .O(\out[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[19]_i_1 
       (.I0(s51_reg[43]),
        .I1(s51_reg[42]),
        .I2(s51_reg[47]),
        .O(\out[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[1]_i_1 
       (.I0(s51_reg[25]),
        .I1(s51_reg[24]),
        .I2(s51_reg[47]),
        .O(\out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[20]_i_1 
       (.I0(s51_reg[44]),
        .I1(s51_reg[43]),
        .I2(s51_reg[47]),
        .O(\out[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[21]_i_1 
       (.I0(s51_reg[45]),
        .I1(s51_reg[44]),
        .I2(s51_reg[47]),
        .O(\out[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \out[22]_i_1 
       (.I0(invalid_reg11),
        .I1(zero_reg11),
        .O(\out[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[22]_i_2 
       (.I0(s51_reg[46]),
        .I1(s51_reg[45]),
        .I2(s51_reg[47]),
        .O(\out[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \out[23]_i_1 
       (.I0(outexponent_reg11[0]),
        .I1(s51_reg[47]),
        .I2(invalid_reg11),
        .O(\out[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFF78)) 
    \out[24]_i_1 
       (.I0(outexponent_reg11[0]),
        .I1(s51_reg[47]),
        .I2(outexponent_reg11[1]),
        .I3(invalid_reg11),
        .O(\out[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFFF7F80)) 
    \out[25]_i_1 
       (.I0(outexponent_reg11[1]),
        .I1(s51_reg[47]),
        .I2(outexponent_reg11[0]),
        .I3(outexponent_reg11[2]),
        .I4(invalid_reg11),
        .O(\out[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF8000)) 
    \out[26]_i_1 
       (.I0(outexponent_reg11[1]),
        .I1(s51_reg[47]),
        .I2(outexponent_reg11[0]),
        .I3(outexponent_reg11[2]),
        .I4(outexponent_reg11[3]),
        .I5(invalid_reg11),
        .O(\out[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \out[27]_i_1 
       (.I0(\out[30]_i_2_n_0 ),
        .I1(outexponent_reg11[4]),
        .I2(invalid_reg11),
        .O(\out[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFF78)) 
    \out[28]_i_1 
       (.I0(outexponent_reg11[4]),
        .I1(\out[30]_i_2_n_0 ),
        .I2(outexponent_reg11[5]),
        .I3(invalid_reg11),
        .O(\out[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFFF7F80)) 
    \out[29]_i_1 
       (.I0(\out[30]_i_2_n_0 ),
        .I1(outexponent_reg11[4]),
        .I2(outexponent_reg11[5]),
        .I3(outexponent_reg11[6]),
        .I4(invalid_reg11),
        .O(\out[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[2]_i_1 
       (.I0(s51_reg[26]),
        .I1(s51_reg[25]),
        .I2(s51_reg[47]),
        .O(\out[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF8000)) 
    \out[30]_i_1 
       (.I0(outexponent_reg11[6]),
        .I1(outexponent_reg11[5]),
        .I2(outexponent_reg11[4]),
        .I3(\out[30]_i_2_n_0 ),
        .I4(outexponent_reg11[7]),
        .I5(invalid_reg11),
        .O(\out[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \out[30]_i_2 
       (.I0(outexponent_reg11[2]),
        .I1(outexponent_reg11[0]),
        .I2(s51_reg[47]),
        .I3(outexponent_reg11[1]),
        .I4(outexponent_reg11[3]),
        .O(\out[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[3]_i_1 
       (.I0(s51_reg[27]),
        .I1(s51_reg[26]),
        .I2(s51_reg[47]),
        .O(\out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[4]_i_1 
       (.I0(s51_reg[28]),
        .I1(s51_reg[27]),
        .I2(s51_reg[47]),
        .O(\out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[5]_i_1 
       (.I0(s51_reg[29]),
        .I1(s51_reg[28]),
        .I2(s51_reg[47]),
        .O(\out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[6]_i_1 
       (.I0(s51_reg[30]),
        .I1(s51_reg[29]),
        .I2(s51_reg[47]),
        .O(\out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[7]_i_1 
       (.I0(s51_reg[31]),
        .I1(s51_reg[30]),
        .I2(s51_reg[47]),
        .O(\out[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[8]_i_1 
       (.I0(s51_reg[32]),
        .I1(s51_reg[31]),
        .I2(s51_reg[47]),
        .O(\out[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out[9]_i_1 
       (.I0(s51_reg[33]),
        .I1(s51_reg[32]),
        .I2(s51_reg[47]),
        .O(\out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[0]_i_1_n_0 ),
        .Q(out[0]),
        .R(zero_reg11));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[10]_i_1_n_0 ),
        .Q(out[10]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[11]_i_1_n_0 ),
        .Q(out[11]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[12]_i_1_n_0 ),
        .Q(out[12]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[13]_i_1_n_0 ),
        .Q(out[13]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[14]_i_1_n_0 ),
        .Q(out[14]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[15]_i_1_n_0 ),
        .Q(out[15]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[16]_i_1_n_0 ),
        .Q(out[16]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[17]_i_1_n_0 ),
        .Q(out[17]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[18]_i_1_n_0 ),
        .Q(out[18]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[19]_i_1_n_0 ),
        .Q(out[19]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[1]_i_1_n_0 ),
        .Q(out[1]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[20]_i_1_n_0 ),
        .Q(out[20]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[21]_i_1_n_0 ),
        .Q(out[21]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[22]_i_2_n_0 ),
        .Q(out[22]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[23]_i_1_n_0 ),
        .Q(out[23]),
        .R(zero_reg11));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[24]_i_1_n_0 ),
        .Q(out[24]),
        .R(zero_reg11));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[25]_i_1_n_0 ),
        .Q(out[25]),
        .R(zero_reg11));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[26]_i_1_n_0 ),
        .Q(out[26]),
        .R(zero_reg11));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[27]_i_1_n_0 ),
        .Q(out[27]),
        .R(zero_reg11));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[28]_i_1_n_0 ),
        .Q(out[28]),
        .R(zero_reg11));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[29]_i_1_n_0 ),
        .Q(out[29]),
        .R(zero_reg11));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[2]_i_1_n_0 ),
        .Q(out[2]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[30]_i_1_n_0 ),
        .Q(out[30]),
        .R(zero_reg11));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(outsign_reg11_reg_srl12_n_0),
        .Q(out[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[3]_i_1_n_0 ),
        .Q(out[3]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[4]_i_1_n_0 ),
        .Q(out[4]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[5]_i_1_n_0 ),
        .Q(out[5]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[6]_i_1_n_0 ),
        .Q(out[6]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[7]_i_1_n_0 ),
        .Q(out[7]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[8]_i_1_n_0 ),
        .Q(out[8]),
        .R(\out[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\out[9]_i_1_n_0 ),
        .Q(out[9]),
        .R(\out[22]_i_1_n_0 ));
  (* srl_bus_name = "z2/\outexponent_reg10_reg " *) 
  (* srl_name = "z2/\outexponent_reg10_reg[0]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent_reg10_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent_reg_reg_n_0_[0] ),
        .Q(\outexponent_reg10_reg[0]_srl10_n_0 ));
  (* srl_bus_name = "z2/\outexponent_reg10_reg " *) 
  (* srl_name = "z2/\outexponent_reg10_reg[1]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent_reg10_reg[1]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent_reg_reg_n_0_[1] ),
        .Q(\outexponent_reg10_reg[1]_srl10_n_0 ));
  (* srl_bus_name = "z2/\outexponent_reg10_reg " *) 
  (* srl_name = "z2/\outexponent_reg10_reg[2]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent_reg10_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent_reg_reg_n_0_[2] ),
        .Q(\outexponent_reg10_reg[2]_srl10_n_0 ));
  (* srl_bus_name = "z2/\outexponent_reg10_reg " *) 
  (* srl_name = "z2/\outexponent_reg10_reg[3]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent_reg10_reg[3]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent_reg_reg_n_0_[3] ),
        .Q(\outexponent_reg10_reg[3]_srl10_n_0 ));
  (* srl_bus_name = "z2/\outexponent_reg10_reg " *) 
  (* srl_name = "z2/\outexponent_reg10_reg[4]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent_reg10_reg[4]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent_reg_reg_n_0_[4] ),
        .Q(\outexponent_reg10_reg[4]_srl10_n_0 ));
  (* srl_bus_name = "z2/\outexponent_reg10_reg " *) 
  (* srl_name = "z2/\outexponent_reg10_reg[5]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent_reg10_reg[5]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent_reg_reg_n_0_[5] ),
        .Q(\outexponent_reg10_reg[5]_srl10_n_0 ));
  (* srl_bus_name = "z2/\outexponent_reg10_reg " *) 
  (* srl_name = "z2/\outexponent_reg10_reg[6]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent_reg10_reg[6]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent_reg_reg_n_0_[6] ),
        .Q(\outexponent_reg10_reg[6]_srl10_n_0 ));
  (* srl_bus_name = "z2/\outexponent_reg10_reg " *) 
  (* srl_name = "z2/\outexponent_reg10_reg[7]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \outexponent_reg10_reg[7]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\outexponent_reg_reg_n_0_[7] ),
        .Q(\outexponent_reg10_reg[7]_srl10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg11_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent_reg10_reg[0]_srl10_n_0 ),
        .Q(outexponent_reg11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg11_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent_reg10_reg[1]_srl10_n_0 ),
        .Q(outexponent_reg11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg11_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent_reg10_reg[2]_srl10_n_0 ),
        .Q(outexponent_reg11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg11_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent_reg10_reg[3]_srl10_n_0 ),
        .Q(outexponent_reg11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg11_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent_reg10_reg[4]_srl10_n_0 ),
        .Q(outexponent_reg11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg11_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent_reg10_reg[5]_srl10_n_0 ),
        .Q(outexponent_reg11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg11_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent_reg10_reg[6]_srl10_n_0 ),
        .Q(outexponent_reg11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg11_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\outexponent_reg10_reg[7]_srl10_n_0 ),
        .Q(outexponent_reg11[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \outexponent_reg[3]_i_2 
       (.I0(a[26]),
        .I1(b[26]),
        .O(\outexponent_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outexponent_reg[3]_i_3 
       (.I0(a[25]),
        .I1(b[25]),
        .O(\outexponent_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outexponent_reg[3]_i_4 
       (.I0(a[24]),
        .I1(b[24]),
        .O(\outexponent_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outexponent_reg[3]_i_5 
       (.I0(a[23]),
        .I1(b[23]),
        .O(\outexponent_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \outexponent_reg[7]_i_2 
       (.I0(b[30]),
        .I1(a[30]),
        .O(\outexponent_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outexponent_reg[7]_i_3 
       (.I0(a[29]),
        .I1(b[29]),
        .O(\outexponent_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outexponent_reg[7]_i_4 
       (.I0(a[28]),
        .I1(b[28]),
        .O(\outexponent_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outexponent_reg[7]_i_5 
       (.I0(a[27]),
        .I1(b[27]),
        .O(\outexponent_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent0[0]),
        .Q(\outexponent_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent0[1]),
        .Q(\outexponent_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent0[2]),
        .Q(\outexponent_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent0[3]),
        .Q(\outexponent_reg_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \outexponent_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\outexponent_reg_reg[3]_i_1_n_0 ,\NLW_outexponent_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(a[26:23]),
        .O(outexponent0[3:0]),
        .S({\outexponent_reg[3]_i_2_n_0 ,\outexponent_reg[3]_i_3_n_0 ,\outexponent_reg[3]_i_4_n_0 ,\outexponent_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent0[4]),
        .Q(\outexponent_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent0[5]),
        .Q(\outexponent_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent0[6]),
        .Q(\outexponent_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outexponent_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(outexponent0[7]),
        .Q(\outexponent_reg_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \outexponent_reg_reg[7]_i_1 
       (.CI(\outexponent_reg_reg[3]_i_1_n_0 ),
        .CO(\NLW_outexponent_reg_reg[7]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,a[29:27]}),
        .O(outexponent0[7:4]),
        .S({\outexponent_reg[7]_i_2_n_0 ,\outexponent_reg[7]_i_3_n_0 ,\outexponent_reg[7]_i_4_n_0 ,\outexponent_reg[7]_i_5_n_0 }));
  (* srl_name = "z2/outsign_reg11_reg_srl12" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    outsign_reg11_reg_srl12
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(outsign),
        .Q(outsign_reg11_reg_srl12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outsign_reg11_reg_srl12_i_1
       (.I0(a[31]),
        .I1(b[31]),
        .O(outsign));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[11] ),
        .Q(p10_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[12] ),
        .Q(p10_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[13] ),
        .Q(p10_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[14] ),
        .Q(p10_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[15] ),
        .Q(p10_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[16] ),
        .Q(p10_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[17] ),
        .Q(p10_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[18] ),
        .Q(p10_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[19] ),
        .Q(p10_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[20] ),
        .Q(p10_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[21] ),
        .Q(p10_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[22] ),
        .Q(p10_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p10_reg_reg_n_0_[23] ),
        .Q(p10_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p10_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[9]),
        .Q(\p10_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[12] ),
        .Q(p11_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[13] ),
        .Q(p11_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[14] ),
        .Q(p11_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[15] ),
        .Q(p11_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[16] ),
        .Q(p11_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[17] ),
        .Q(p11_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[18] ),
        .Q(p11_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[19] ),
        .Q(p11_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[20] ),
        .Q(p11_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[21] ),
        .Q(p11_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[22] ),
        .Q(p11_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[23] ),
        .Q(p11_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    p11_reg2_reg
       (.C(clk),
        .CE(1'b1),
        .D(\p11_reg_reg_n_0_[0] ),
        .Q(p11_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p11_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[10]),
        .Q(\p11_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[11] ),
        .Q(p12_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[12] ),
        .Q(p12_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[13] ),
        .Q(p12_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[14] ),
        .Q(p12_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[15] ),
        .Q(p12_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[16] ),
        .Q(p12_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[17] ),
        .Q(p12_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[18] ),
        .Q(p12_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[19] ),
        .Q(p12_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[20] ),
        .Q(p12_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[21] ),
        .Q(p12_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[22] ),
        .Q(p12_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p12_reg_reg_n_0_[23] ),
        .Q(p12_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p12_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[11]),
        .Q(\p12_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[12] ),
        .Q(p13_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[13] ),
        .Q(p13_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[14] ),
        .Q(p13_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[15] ),
        .Q(p13_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[16] ),
        .Q(p13_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[17] ),
        .Q(p13_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[18] ),
        .Q(p13_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[19] ),
        .Q(p13_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[20] ),
        .Q(p13_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[21] ),
        .Q(p13_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[22] ),
        .Q(p13_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p13_reg_reg_n_0_[23] ),
        .Q(p13_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p13_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[12]),
        .Q(\p13_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[11] ),
        .Q(p14_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[12] ),
        .Q(p14_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[13] ),
        .Q(p14_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[14] ),
        .Q(p14_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[15] ),
        .Q(p14_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[16] ),
        .Q(p14_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[17] ),
        .Q(p14_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[18] ),
        .Q(p14_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[19] ),
        .Q(p14_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[20] ),
        .Q(p14_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[21] ),
        .Q(p14_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[22] ),
        .Q(p14_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p14_reg_reg_n_0_[23] ),
        .Q(p14_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p14_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[13]),
        .Q(\p14_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[12] ),
        .Q(p15_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[13] ),
        .Q(p15_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[14] ),
        .Q(p15_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[15] ),
        .Q(p15_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[16] ),
        .Q(p15_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[17] ),
        .Q(p15_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[18] ),
        .Q(p15_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[19] ),
        .Q(p15_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[20] ),
        .Q(p15_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[21] ),
        .Q(p15_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[22] ),
        .Q(p15_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[23] ),
        .Q(p15_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    p15_reg2_reg
       (.C(clk),
        .CE(1'b1),
        .D(\p15_reg_reg_n_0_[0] ),
        .Q(p15_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p15_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[14]),
        .Q(\p15_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[11] ),
        .Q(p16_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[12] ),
        .Q(p16_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[13] ),
        .Q(p16_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[14] ),
        .Q(p16_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[15] ),
        .Q(p16_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[16] ),
        .Q(p16_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[17] ),
        .Q(p16_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[18] ),
        .Q(p16_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[19] ),
        .Q(p16_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[20] ),
        .Q(p16_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[21] ),
        .Q(p16_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[22] ),
        .Q(p16_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p16_reg_reg_n_0_[23] ),
        .Q(p16_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p16_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[15]),
        .Q(\p16_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[12] ),
        .Q(p17_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[13] ),
        .Q(p17_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[14] ),
        .Q(p17_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[15] ),
        .Q(p17_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[16] ),
        .Q(p17_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[17] ),
        .Q(p17_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[18] ),
        .Q(p17_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[19] ),
        .Q(p17_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[20] ),
        .Q(p17_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[21] ),
        .Q(p17_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[22] ),
        .Q(p17_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p17_reg_reg_n_0_[23] ),
        .Q(p17_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p17_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[16]),
        .Q(\p17_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[11] ),
        .Q(p18_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[12] ),
        .Q(p18_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[13] ),
        .Q(p18_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[14] ),
        .Q(p18_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[15] ),
        .Q(p18_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[16] ),
        .Q(p18_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[17] ),
        .Q(p18_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[18] ),
        .Q(p18_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[19] ),
        .Q(p18_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[20] ),
        .Q(p18_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[21] ),
        .Q(p18_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[22] ),
        .Q(p18_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p18_reg_reg_n_0_[23] ),
        .Q(p18_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p18_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[17]),
        .Q(\p18_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[12] ),
        .Q(p19_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[13] ),
        .Q(p19_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[14] ),
        .Q(p19_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[15] ),
        .Q(p19_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[16] ),
        .Q(p19_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[17] ),
        .Q(p19_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[18] ),
        .Q(p19_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[19] ),
        .Q(p19_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[20] ),
        .Q(p19_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[21] ),
        .Q(p19_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[22] ),
        .Q(p19_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[23] ),
        .Q(p19_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    p19_reg2_reg
       (.C(clk),
        .CE(1'b1),
        .D(\p19_reg_reg_n_0_[0] ),
        .Q(p19_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p19_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[18]),
        .Q(\p19_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[12] ),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[13] ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[14] ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[15] ),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[16] ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[17] ),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[18] ),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[19] ),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[20] ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[21] ),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[22] ),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1_reg_reg_n_0_[23] ),
        .Q(p_1_in[11]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p1_reg[21]_i_1 
       (.I0(mantissab_reg[0]),
        .O(\p1_reg[21]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p1_reg[22]_i_1 
       (.I0(mantissaa_reg[22]),
        .O(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[10]),
        .Q(p_1_in10_in[9]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[11]),
        .Q(p_1_in10_in[10]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[12]),
        .Q(\p1_reg_reg_n_0_[12] ),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[13]),
        .Q(\p1_reg_reg_n_0_[13] ),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[14]),
        .Q(\p1_reg_reg_n_0_[14] ),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[15]),
        .Q(\p1_reg_reg_n_0_[15] ),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[16]),
        .Q(\p1_reg_reg_n_0_[16] ),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[17]),
        .Q(\p1_reg_reg_n_0_[17] ),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[18]),
        .Q(\p1_reg_reg_n_0_[18] ),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[19]),
        .Q(\p1_reg_reg_n_0_[19] ),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[1]),
        .Q(p_1_in10_in[0]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[20]),
        .Q(\p1_reg_reg_n_0_[20] ),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[21]),
        .Q(\p1_reg_reg_n_0_[21] ),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[0]),
        .Q(\p1_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[0]),
        .Q(\p1_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[2]),
        .Q(p_1_in10_in[1]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[3]),
        .Q(p_1_in10_in[2]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[4]),
        .Q(p_1_in10_in[3]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[5]),
        .Q(p_1_in10_in[4]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[6]),
        .Q(p_1_in10_in[5]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[7]),
        .Q(p_1_in10_in[6]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[8]),
        .Q(p_1_in10_in[7]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p1_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[9]),
        .Q(p_1_in10_in[8]),
        .R(\p1_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[11] ),
        .Q(p20_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[12] ),
        .Q(p20_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[13] ),
        .Q(p20_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[14] ),
        .Q(p20_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[15] ),
        .Q(p20_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[16] ),
        .Q(p20_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[17] ),
        .Q(p20_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[18] ),
        .Q(p20_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[19] ),
        .Q(p20_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[20] ),
        .Q(p20_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[21] ),
        .Q(p20_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[22] ),
        .Q(p20_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p20_reg_reg_n_0_[23] ),
        .Q(p20_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p20_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[19]),
        .Q(\p20_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[12] ),
        .Q(p21_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[13] ),
        .Q(p21_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[14] ),
        .Q(p21_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[15] ),
        .Q(p21_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[16] ),
        .Q(p21_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[17] ),
        .Q(p21_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[18] ),
        .Q(p21_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[19] ),
        .Q(p21_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[20] ),
        .Q(p21_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[21] ),
        .Q(p21_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[22] ),
        .Q(p21_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p21_reg_reg_n_0_[23] ),
        .Q(p21_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[9]),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[10]),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[0]),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(\p21_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[1]),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[2]),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[3]),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[4]),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[5]),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[6]),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[7]),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p21_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[20]),
        .Q(p_1_in0_in[8]),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[11] ),
        .Q(p22_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[12] ),
        .Q(p22_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[13] ),
        .Q(p22_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[14] ),
        .Q(p22_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[15] ),
        .Q(p22_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[16] ),
        .Q(p22_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[17] ),
        .Q(p22_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[18] ),
        .Q(p22_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[19] ),
        .Q(p22_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[20] ),
        .Q(p22_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[21] ),
        .Q(p22_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[22] ),
        .Q(p22_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p22_reg_reg_n_0_[23] ),
        .Q(p22_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p22_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[21]),
        .Q(\p22_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[12] ),
        .Q(p23_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[13] ),
        .Q(p23_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[14] ),
        .Q(p23_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[15] ),
        .Q(p23_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[16] ),
        .Q(p23_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[17] ),
        .Q(p23_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[18] ),
        .Q(p23_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[19] ),
        .Q(p23_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[20] ),
        .Q(p23_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[21] ),
        .Q(p23_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[22] ),
        .Q(p23_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[23] ),
        .Q(p23_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    p23_reg2_reg
       (.C(clk),
        .CE(1'b1),
        .D(\p23_reg_reg_n_0_[0] ),
        .Q(p23_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p23_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[22]),
        .Q(\p23_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[11] ),
        .Q(p24_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[12] ),
        .Q(p24_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[13] ),
        .Q(p24_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[14] ),
        .Q(p24_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[15] ),
        .Q(p24_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[16] ),
        .Q(p24_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[17] ),
        .Q(p24_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[18] ),
        .Q(p24_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[19] ),
        .Q(p24_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[20] ),
        .Q(p24_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[21] ),
        .Q(p24_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p24_reg_reg_n_0_[22] ),
        .Q(p24_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[0]),
        .Q(\p24_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[10]),
        .Q(\p24_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[11]),
        .Q(\p24_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[12]),
        .Q(\p24_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[13]),
        .Q(\p24_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[14]),
        .Q(\p24_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[15]),
        .Q(\p24_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[16]),
        .Q(\p24_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[17]),
        .Q(\p24_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[18]),
        .Q(\p24_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[19]),
        .Q(\p24_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[1]),
        .Q(\p24_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[20]),
        .Q(\p24_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[21]),
        .Q(\p24_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[22]),
        .Q(\p24_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[2]),
        .Q(\p24_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[3]),
        .Q(\p24_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[4]),
        .Q(\p24_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[5]),
        .Q(\p24_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[6]),
        .Q(\p24_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[7]),
        .Q(\p24_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[8]),
        .Q(\p24_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p24_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissaa_reg[9]),
        .Q(\p24_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[11] ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[12] ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[13] ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[14] ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[15] ),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[16] ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[17] ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[18] ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[19] ),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[20] ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[21] ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[22] ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2_reg_reg_n_0_[23] ),
        .Q(p_0_in[12]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[0]_i_1 
       (.I0(mantissaa_reg[0]),
        .O(\p2_reg[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[10]_i_1 
       (.I0(mantissaa_reg[10]),
        .O(\p2_reg[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[11]_i_1 
       (.I0(mantissaa_reg[11]),
        .O(\p2_reg[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[12]_i_1 
       (.I0(mantissaa_reg[12]),
        .O(\p2_reg[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[13]_i_1 
       (.I0(mantissaa_reg[13]),
        .O(\p2_reg[13]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[14]_i_1 
       (.I0(mantissaa_reg[14]),
        .O(\p2_reg[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[15]_i_1 
       (.I0(mantissaa_reg[15]),
        .O(\p2_reg[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[16]_i_1 
       (.I0(mantissaa_reg[16]),
        .O(\p2_reg[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[17]_i_1 
       (.I0(mantissaa_reg[17]),
        .O(\p2_reg[17]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[18]_i_1 
       (.I0(mantissaa_reg[18]),
        .O(\p2_reg[18]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[19]_i_1 
       (.I0(mantissaa_reg[19]),
        .O(\p2_reg[19]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[1]_i_1 
       (.I0(mantissaa_reg[1]),
        .O(\p2_reg[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[20]_i_1 
       (.I0(mantissaa_reg[20]),
        .O(\p2_reg[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[21]_i_1 
       (.I0(mantissaa_reg[21]),
        .O(\p2_reg[21]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[2]_i_1 
       (.I0(mantissaa_reg[2]),
        .O(\p2_reg[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[3]_i_1 
       (.I0(mantissaa_reg[3]),
        .O(\p2_reg[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[4]_i_1 
       (.I0(mantissaa_reg[4]),
        .O(\p2_reg[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[5]_i_1 
       (.I0(mantissaa_reg[5]),
        .O(\p2_reg[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[6]_i_1 
       (.I0(mantissaa_reg[6]),
        .O(\p2_reg[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[7]_i_1 
       (.I0(mantissaa_reg[7]),
        .O(\p2_reg[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[8]_i_1 
       (.I0(mantissaa_reg[8]),
        .O(\p2_reg[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p2_reg[9]_i_1 
       (.I0(mantissaa_reg[9]),
        .O(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p2_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[1]),
        .Q(\p2_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[12] ),
        .Q(p3_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[13] ),
        .Q(p3_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[14] ),
        .Q(p3_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[15] ),
        .Q(p3_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[16] ),
        .Q(p3_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[17] ),
        .Q(p3_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[18] ),
        .Q(p3_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[19] ),
        .Q(p3_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[20] ),
        .Q(p3_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[21] ),
        .Q(p3_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[22] ),
        .Q(p3_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[23] ),
        .Q(p3_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    p3_reg2_reg
       (.C(clk),
        .CE(1'b1),
        .D(\p3_reg_reg_n_0_[0] ),
        .Q(p3_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[9]),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[10]),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[0]),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(\p3_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[1]),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[2]),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[3]),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[4]),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[5]),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[6]),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[7]),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p3_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[2]),
        .Q(p_1_in9_in[8]),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[11] ),
        .Q(p4_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[12] ),
        .Q(p4_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[13] ),
        .Q(p4_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[14] ),
        .Q(p4_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[15] ),
        .Q(p4_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[16] ),
        .Q(p4_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[17] ),
        .Q(p4_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[18] ),
        .Q(p4_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[19] ),
        .Q(p4_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[20] ),
        .Q(p4_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[21] ),
        .Q(p4_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[22] ),
        .Q(p4_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p4_reg_reg_n_0_[23] ),
        .Q(p4_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p4_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[3]),
        .Q(\p4_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[12] ),
        .Q(p5_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[13] ),
        .Q(p5_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[14] ),
        .Q(p5_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[15] ),
        .Q(p5_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[16] ),
        .Q(p5_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[17] ),
        .Q(p5_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[18] ),
        .Q(p5_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[19] ),
        .Q(p5_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[20] ),
        .Q(p5_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[21] ),
        .Q(p5_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[22] ),
        .Q(p5_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p5_reg_reg_n_0_[23] ),
        .Q(p5_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[9]),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[10]),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[0]),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(\p5_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[1]),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[2]),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[3]),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[4]),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[5]),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[6]),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[7]),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p5_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[4]),
        .Q(p_1_in8_in[8]),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[11] ),
        .Q(p6_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[12] ),
        .Q(p6_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[13] ),
        .Q(p6_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[14] ),
        .Q(p6_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[15] ),
        .Q(p6_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[16] ),
        .Q(p6_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[17] ),
        .Q(p6_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[18] ),
        .Q(p6_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[19] ),
        .Q(p6_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[20] ),
        .Q(p6_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[21] ),
        .Q(p6_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[22] ),
        .Q(p6_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p6_reg_reg_n_0_[23] ),
        .Q(p6_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p6_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[5]),
        .Q(\p6_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[12] ),
        .Q(p7_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[13] ),
        .Q(p7_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[14] ),
        .Q(p7_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[15] ),
        .Q(p7_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[16] ),
        .Q(p7_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[17] ),
        .Q(p7_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[18] ),
        .Q(p7_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[19] ),
        .Q(p7_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[20] ),
        .Q(p7_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[21] ),
        .Q(p7_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[22] ),
        .Q(p7_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[23] ),
        .Q(p7_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    p7_reg2_reg
       (.C(clk),
        .CE(1'b1),
        .D(\p7_reg_reg_n_0_[0] ),
        .Q(p7_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[9]),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[10]),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[0]),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(\p7_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[1]),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[2]),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[3]),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[4]),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[5]),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[6]),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[7]),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p7_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[6]),
        .Q(p_1_in7_in[8]),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[11] ),
        .Q(p8_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[12] ),
        .Q(p8_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[13] ),
        .Q(p8_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[14] ),
        .Q(p8_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[15] ),
        .Q(p8_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[16] ),
        .Q(p8_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[17] ),
        .Q(p8_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[18] ),
        .Q(p8_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[19] ),
        .Q(p8_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[20] ),
        .Q(p8_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[21] ),
        .Q(p8_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[22] ),
        .Q(p8_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p8_reg_reg_n_0_[23] ),
        .Q(p8_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[10] ),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[11] ),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[1] ),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[2] ),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[3] ),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[4] ),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[5] ),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[6] ),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[7] ),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[8] ),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p8_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[7]),
        .Q(\p8_reg_reg_n_0_[9] ),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[12] ),
        .Q(p9_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[13] ),
        .Q(p9_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[14] ),
        .Q(p9_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[15] ),
        .Q(p9_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[16] ),
        .Q(p9_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[17] ),
        .Q(p9_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[18] ),
        .Q(p9_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[19] ),
        .Q(p9_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[20] ),
        .Q(p9_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[21] ),
        .Q(p9_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[22] ),
        .Q(p9_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\p9_reg_reg_n_0_[23] ),
        .Q(p9_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[0] ),
        .R(\p2_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[9]),
        .R(\p2_reg[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[10]),
        .R(\p2_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[12] ),
        .R(\p2_reg[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[13] ),
        .R(\p2_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[14] ),
        .R(\p2_reg[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[15] ),
        .R(\p2_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[16] ),
        .R(\p2_reg[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[17] ),
        .R(\p2_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[18] ),
        .R(\p2_reg[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[19] ),
        .R(\p2_reg[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[0]),
        .R(\p2_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[20] ),
        .R(\p2_reg[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[21] ),
        .R(\p2_reg[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[22] ),
        .R(\p1_reg[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(\p9_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[1]),
        .R(\p2_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[2]),
        .R(\p2_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[3]),
        .R(\p2_reg[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[4]),
        .R(\p2_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[5]),
        .R(\p2_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[6]),
        .R(\p2_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[7]),
        .R(\p2_reg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p9_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(mantissab_reg[8]),
        .Q(p_1_in6_in[8]),
        .R(\p2_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[13] ),
        .Q(s110_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[14] ),
        .Q(s110_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[15] ),
        .Q(s110_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[16] ),
        .Q(s110_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[17] ),
        .Q(s110_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[18] ),
        .Q(s110_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[19] ),
        .Q(s110_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[20] ),
        .Q(s110_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[21] ),
        .Q(s110_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[22] ),
        .Q(s110_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[23] ),
        .Q(s110_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[24] ),
        .Q(s110_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s110_reg_reg_n_0_[25] ),
        .Q(s110_reg1[25]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[15]_i_2 
       (.I0(p19_reg1[15]),
        .I1(p20_reg1[14]),
        .O(\s110_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[15]_i_3 
       (.I0(p19_reg1[14]),
        .I1(p20_reg1[13]),
        .O(\s110_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[15]_i_4 
       (.I0(p19_reg1[13]),
        .I1(p20_reg1[12]),
        .O(\s110_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[15]_i_5 
       (.I0(p19_reg1[12]),
        .I1(s110a_reg[11]),
        .O(\s110_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[19]_i_2 
       (.I0(p19_reg1[19]),
        .I1(p20_reg1[18]),
        .O(\s110_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[19]_i_3 
       (.I0(p19_reg1[18]),
        .I1(p20_reg1[17]),
        .O(\s110_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[19]_i_4 
       (.I0(p19_reg1[17]),
        .I1(p20_reg1[16]),
        .O(\s110_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[19]_i_5 
       (.I0(p19_reg1[16]),
        .I1(p20_reg1[15]),
        .O(\s110_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[23]_i_2 
       (.I0(p19_reg1[23]),
        .I1(p20_reg1[22]),
        .O(\s110_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[23]_i_3 
       (.I0(p19_reg1[22]),
        .I1(p20_reg1[21]),
        .O(\s110_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[23]_i_4 
       (.I0(p19_reg1[21]),
        .I1(p20_reg1[20]),
        .O(\s110_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110_reg[23]_i_5 
       (.I0(p19_reg1[20]),
        .I1(p20_reg1[19]),
        .O(\s110_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p19_reg2),
        .Q(\s110_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[9]),
        .Q(\s110_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[10]),
        .Q(\s110_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[0]),
        .Q(\s110_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[1]),
        .Q(\s110_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[2]),
        .Q(\s110_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[3]),
        .Q(\s110_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s110_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s110_reg_reg[15]_i_1_n_0 ,\NLW_s110_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p20_reg1[11]),
        .DI(p19_reg1[15:12]),
        .O(s110b[3:0]),
        .S({\s110_reg[15]_i_2_n_0 ,\s110_reg[15]_i_3_n_0 ,\s110_reg[15]_i_4_n_0 ,\s110_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[4]),
        .Q(\s110_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[5]),
        .Q(\s110_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[6]),
        .Q(\s110_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[7]),
        .Q(\s110_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s110_reg_reg[19]_i_1 
       (.CI(\s110_reg_reg[15]_i_1_n_0 ),
        .CO({\s110_reg_reg[19]_i_1_n_0 ,\NLW_s110_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p19_reg1[19:16]),
        .O(s110b[7:4]),
        .S({\s110_reg[19]_i_2_n_0 ,\s110_reg[19]_i_3_n_0 ,\s110_reg[19]_i_4_n_0 ,\s110_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[0]),
        .Q(\s110_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[8]),
        .Q(\s110_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[9]),
        .Q(\s110_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[10]),
        .Q(\s110_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[11]),
        .Q(\s110_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s110_reg_reg[23]_i_1 
       (.CI(\s110_reg_reg[19]_i_1_n_0 ),
        .CO({\s110_reg_reg[23]_i_1_n_0 ,\NLW_s110_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p19_reg1[23:20]),
        .O(s110b[11:8]),
        .S({\s110_reg[23]_i_2_n_0 ,\s110_reg[23]_i_3_n_0 ,\s110_reg[23]_i_4_n_0 ,\s110_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[12]),
        .Q(\s110_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s110b[13]),
        .Q(\s110_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s110_reg_reg[25]_i_1 
       (.CI(\s110_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s110_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s110b[13],\NLW_s110_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s110_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s110b[12]}),
        .S({1'b0,1'b0,1'b1,p20_reg1[23]}));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[1]),
        .Q(\s110_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[2]),
        .Q(\s110_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[3]),
        .Q(\s110_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[4]),
        .Q(\s110_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[5]),
        .Q(\s110_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[6]),
        .Q(\s110_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[7]),
        .Q(\s110_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a_reg[8]),
        .Q(\s110_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[11]_i_2 
       (.I0(\p19_reg_reg_n_0_[11] ),
        .I1(\p20_reg_reg_n_0_[10] ),
        .O(\s110a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[11]_i_3 
       (.I0(\p19_reg_reg_n_0_[10] ),
        .I1(\p20_reg_reg_n_0_[9] ),
        .O(\s110a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[11]_i_4 
       (.I0(\p19_reg_reg_n_0_[9] ),
        .I1(\p20_reg_reg_n_0_[8] ),
        .O(\s110a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[3]_i_2 
       (.I0(\p19_reg_reg_n_0_[4] ),
        .I1(\p20_reg_reg_n_0_[3] ),
        .O(\s110a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[3]_i_3 
       (.I0(\p19_reg_reg_n_0_[3] ),
        .I1(\p20_reg_reg_n_0_[2] ),
        .O(\s110a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[3]_i_4 
       (.I0(\p19_reg_reg_n_0_[2] ),
        .I1(\p20_reg_reg_n_0_[1] ),
        .O(\s110a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[3]_i_5 
       (.I0(\p19_reg_reg_n_0_[1] ),
        .I1(\p20_reg_reg_n_0_[0] ),
        .O(\s110a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[7]_i_2 
       (.I0(\p19_reg_reg_n_0_[8] ),
        .I1(\p20_reg_reg_n_0_[7] ),
        .O(\s110a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[7]_i_3 
       (.I0(\p19_reg_reg_n_0_[7] ),
        .I1(\p20_reg_reg_n_0_[6] ),
        .O(\s110a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[7]_i_4 
       (.I0(\p19_reg_reg_n_0_[6] ),
        .I1(\p20_reg_reg_n_0_[5] ),
        .O(\s110a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s110a_reg[7]_i_5 
       (.I0(\p19_reg_reg_n_0_[5] ),
        .I1(\p20_reg_reg_n_0_[4] ),
        .O(\s110a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[0]),
        .Q(s110a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[10]),
        .Q(s110a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[11]),
        .Q(s110a_reg[11]),
        .R(1'b0));
  CARRY4 \s110a_reg_reg[11]_i_1 
       (.CI(\s110a_reg_reg[7]_i_1_n_0 ),
        .CO({s110a[11],\NLW_s110a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\p19_reg_reg_n_0_[11] ,\p19_reg_reg_n_0_[10] ,\p19_reg_reg_n_0_[9] }),
        .O({\NLW_s110a_reg_reg[11]_i_1_O_UNCONNECTED [3],s110a[10:8]}),
        .S({1'b1,\s110a_reg[11]_i_2_n_0 ,\s110a_reg[11]_i_3_n_0 ,\s110a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[1]),
        .Q(s110a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[2]),
        .Q(s110a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[3]),
        .Q(s110a_reg[3]),
        .R(1'b0));
  CARRY4 \s110a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s110a_reg_reg[3]_i_1_n_0 ,\NLW_s110a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p19_reg_reg_n_0_[4] ,\p19_reg_reg_n_0_[3] ,\p19_reg_reg_n_0_[2] ,\p19_reg_reg_n_0_[1] }),
        .O(s110a[3:0]),
        .S({\s110a_reg[3]_i_2_n_0 ,\s110a_reg[3]_i_3_n_0 ,\s110a_reg[3]_i_4_n_0 ,\s110a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[4]),
        .Q(s110a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[5]),
        .Q(s110a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[6]),
        .Q(s110a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[7]),
        .Q(s110a_reg[7]),
        .R(1'b0));
  CARRY4 \s110a_reg_reg[7]_i_1 
       (.CI(\s110a_reg_reg[3]_i_1_n_0 ),
        .CO({\s110a_reg_reg[7]_i_1_n_0 ,\NLW_s110a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p19_reg_reg_n_0_[8] ,\p19_reg_reg_n_0_[7] ,\p19_reg_reg_n_0_[6] ,\p19_reg_reg_n_0_[5] }),
        .O(s110a[7:4]),
        .S({\s110a_reg[7]_i_2_n_0 ,\s110a_reg[7]_i_3_n_0 ,\s110a_reg[7]_i_4_n_0 ,\s110a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[8]),
        .Q(s110a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s110a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s110a[9]),
        .Q(s110a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[15] ),
        .Q(s111_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[16] ),
        .Q(s111_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[17] ),
        .Q(s111_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[18] ),
        .Q(s111_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[19] ),
        .Q(s111_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[20] ),
        .Q(s111_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[21] ),
        .Q(s111_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[22] ),
        .Q(s111_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[23] ),
        .Q(s111_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[24] ),
        .Q(s111_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg_reg_n_0_[25] ),
        .Q(s111_reg1[25]),
        .R(1'b0));
  (* srl_bus_name = "z2/\s111_reg2_reg " *) 
  (* srl_name = "z2/\s111_reg2_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s111_reg2_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\p21_reg_reg_n_0_[0] ),
        .Q(\s111_reg2_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "z2/\s111_reg2_reg " *) 
  (* srl_name = "z2/\s111_reg2_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s111_reg2_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s111a_reg_reg_n_0_[0] ),
        .Q(\s111_reg2_reg[1]_srl2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[15]_i_2 
       (.I0(p21_reg1[15]),
        .I1(p22_reg1[14]),
        .O(\s111_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[15]_i_3 
       (.I0(p21_reg1[14]),
        .I1(p22_reg1[13]),
        .O(\s111_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[15]_i_4 
       (.I0(p21_reg1[13]),
        .I1(p22_reg1[12]),
        .O(\s111_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[15]_i_5 
       (.I0(p21_reg1[12]),
        .I1(s111a_reg[11]),
        .O(\s111_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[19]_i_2 
       (.I0(p21_reg1[19]),
        .I1(p22_reg1[18]),
        .O(\s111_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[19]_i_3 
       (.I0(p21_reg1[18]),
        .I1(p22_reg1[17]),
        .O(\s111_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[19]_i_4 
       (.I0(p21_reg1[17]),
        .I1(p22_reg1[16]),
        .O(\s111_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[19]_i_5 
       (.I0(p21_reg1[16]),
        .I1(p22_reg1[15]),
        .O(\s111_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[23]_i_2 
       (.I0(p21_reg1[23]),
        .I1(p22_reg1[22]),
        .O(\s111_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[23]_i_3 
       (.I0(p21_reg1[22]),
        .I1(p22_reg1[21]),
        .O(\s111_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[23]_i_4 
       (.I0(p21_reg1[21]),
        .I1(p22_reg1[20]),
        .O(\s111_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111_reg[23]_i_5 
       (.I0(p21_reg1[20]),
        .I1(p22_reg1[19]),
        .O(\s111_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a_reg[9]),
        .Q(\s111_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a_reg[10]),
        .Q(\s111_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[0]),
        .Q(\s111_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[1]),
        .Q(\s111_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[2]),
        .Q(\s111_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[3]),
        .Q(\s111_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s111_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s111_reg_reg[15]_i_1_n_0 ,\NLW_s111_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p22_reg1[11]),
        .DI(p21_reg1[15:12]),
        .O(s111b[3:0]),
        .S({\s111_reg[15]_i_2_n_0 ,\s111_reg[15]_i_3_n_0 ,\s111_reg[15]_i_4_n_0 ,\s111_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[4]),
        .Q(\s111_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[5]),
        .Q(\s111_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[6]),
        .Q(\s111_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[7]),
        .Q(\s111_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s111_reg_reg[19]_i_1 
       (.CI(\s111_reg_reg[15]_i_1_n_0 ),
        .CO({\s111_reg_reg[19]_i_1_n_0 ,\NLW_s111_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p21_reg1[19:16]),
        .O(s111b[7:4]),
        .S({\s111_reg[19]_i_2_n_0 ,\s111_reg[19]_i_3_n_0 ,\s111_reg[19]_i_4_n_0 ,\s111_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[8]),
        .Q(\s111_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[9]),
        .Q(\s111_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[10]),
        .Q(\s111_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[11]),
        .Q(\s111_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s111_reg_reg[23]_i_1 
       (.CI(\s111_reg_reg[19]_i_1_n_0 ),
        .CO({\s111_reg_reg[23]_i_1_n_0 ,\NLW_s111_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p21_reg1[23:20]),
        .O(s111b[11:8]),
        .S({\s111_reg[23]_i_2_n_0 ,\s111_reg[23]_i_3_n_0 ,\s111_reg[23]_i_4_n_0 ,\s111_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[12]),
        .Q(\s111_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s111b[13]),
        .Q(\s111_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s111_reg_reg[25]_i_1 
       (.CI(\s111_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s111_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s111b[13],\NLW_s111_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s111_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s111b[12]}),
        .S({1'b0,1'b0,1'b1,p22_reg1[23]}));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a_reg[1]),
        .Q(\s111_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a_reg[2]),
        .Q(\s111_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a_reg[3]),
        .Q(\s111_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a_reg[4]),
        .Q(\s111_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a_reg[5]),
        .Q(\s111_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a_reg[6]),
        .Q(\s111_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a_reg[7]),
        .Q(\s111_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a_reg[8]),
        .Q(\s111_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[11]_i_2 
       (.I0(p_1_in0_in[10]),
        .I1(\p22_reg_reg_n_0_[10] ),
        .O(\s111a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[11]_i_3 
       (.I0(p_1_in0_in[9]),
        .I1(\p22_reg_reg_n_0_[9] ),
        .O(\s111a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[11]_i_4 
       (.I0(p_1_in0_in[8]),
        .I1(\p22_reg_reg_n_0_[8] ),
        .O(\s111a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[3]_i_2 
       (.I0(p_1_in0_in[3]),
        .I1(\p22_reg_reg_n_0_[3] ),
        .O(\s111a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[3]_i_3 
       (.I0(p_1_in0_in[2]),
        .I1(\p22_reg_reg_n_0_[2] ),
        .O(\s111a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[3]_i_4 
       (.I0(p_1_in0_in[1]),
        .I1(\p22_reg_reg_n_0_[1] ),
        .O(\s111a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[3]_i_5 
       (.I0(p_1_in0_in[0]),
        .I1(\p22_reg_reg_n_0_[0] ),
        .O(\s111a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[7]_i_2 
       (.I0(p_1_in0_in[7]),
        .I1(\p22_reg_reg_n_0_[7] ),
        .O(\s111a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[7]_i_3 
       (.I0(p_1_in0_in[6]),
        .I1(\p22_reg_reg_n_0_[6] ),
        .O(\s111a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[7]_i_4 
       (.I0(p_1_in0_in[5]),
        .I1(\p22_reg_reg_n_0_[5] ),
        .O(\s111a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s111a_reg[7]_i_5 
       (.I0(p_1_in0_in[4]),
        .I1(\p22_reg_reg_n_0_[4] ),
        .O(\s111a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[0]),
        .Q(\s111a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[10]),
        .Q(s111a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[11]),
        .Q(s111a_reg[11]),
        .R(1'b0));
  CARRY4 \s111a_reg_reg[11]_i_1 
       (.CI(\s111a_reg_reg[7]_i_1_n_0 ),
        .CO({s111a[11],\NLW_s111a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in0_in[10:8]}),
        .O({\NLW_s111a_reg_reg[11]_i_1_O_UNCONNECTED [3],s111a[10:8]}),
        .S({1'b1,\s111a_reg[11]_i_2_n_0 ,\s111a_reg[11]_i_3_n_0 ,\s111a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[1]),
        .Q(s111a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[2]),
        .Q(s111a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[3]),
        .Q(s111a_reg[3]),
        .R(1'b0));
  CARRY4 \s111a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s111a_reg_reg[3]_i_1_n_0 ,\NLW_s111a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in0_in[3:0]),
        .O(s111a[3:0]),
        .S({\s111a_reg[3]_i_2_n_0 ,\s111a_reg[3]_i_3_n_0 ,\s111a_reg[3]_i_4_n_0 ,\s111a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[4]),
        .Q(s111a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[5]),
        .Q(s111a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[6]),
        .Q(s111a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[7]),
        .Q(s111a_reg[7]),
        .R(1'b0));
  CARRY4 \s111a_reg_reg[7]_i_1 
       (.CI(\s111a_reg_reg[3]_i_1_n_0 ),
        .CO({\s111a_reg_reg[7]_i_1_n_0 ,\NLW_s111a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in0_in[7:4]),
        .O(s111a[7:4]),
        .S({\s111a_reg[7]_i_2_n_0 ,\s111a_reg[7]_i_3_n_0 ,\s111a_reg[7]_i_4_n_0 ,\s111a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[8]),
        .Q(s111a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s111a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s111a[9]),
        .Q(s111a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[13] ),
        .Q(s112_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[14] ),
        .Q(s112_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[15] ),
        .Q(s112_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[16] ),
        .Q(s112_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[17] ),
        .Q(s112_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[18] ),
        .Q(s112_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[19] ),
        .Q(s112_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[20] ),
        .Q(s112_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[21] ),
        .Q(s112_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[22] ),
        .Q(s112_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[23] ),
        .Q(s112_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[24] ),
        .Q(s112_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s112_reg_reg_n_0_[25] ),
        .Q(s112_reg1[25]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[15]_i_2 
       (.I0(p23_reg1[15]),
        .I1(p24_reg1[14]),
        .O(\s112_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[15]_i_3 
       (.I0(p23_reg1[14]),
        .I1(p24_reg1[13]),
        .O(\s112_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[15]_i_4 
       (.I0(p23_reg1[13]),
        .I1(p24_reg1[12]),
        .O(\s112_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[15]_i_5 
       (.I0(p23_reg1[12]),
        .I1(s112a_reg[11]),
        .O(\s112_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[19]_i_2 
       (.I0(p23_reg1[19]),
        .I1(p24_reg1[18]),
        .O(\s112_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[19]_i_3 
       (.I0(p23_reg1[18]),
        .I1(p24_reg1[17]),
        .O(\s112_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[19]_i_4 
       (.I0(p23_reg1[17]),
        .I1(p24_reg1[16]),
        .O(\s112_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[19]_i_5 
       (.I0(p23_reg1[16]),
        .I1(p24_reg1[15]),
        .O(\s112_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[25]_i_2 
       (.I0(p23_reg1[23]),
        .I1(p24_reg1[22]),
        .O(\s112_reg[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[25]_i_3 
       (.I0(p23_reg1[22]),
        .I1(p24_reg1[21]),
        .O(\s112_reg[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[25]_i_4 
       (.I0(p23_reg1[21]),
        .I1(p24_reg1[20]),
        .O(\s112_reg[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112_reg[25]_i_5 
       (.I0(p23_reg1[20]),
        .I1(p24_reg1[19]),
        .O(\s112_reg[25]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p23_reg2),
        .Q(\s112_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[9]),
        .Q(\s112_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[10]),
        .Q(\s112_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[0]),
        .Q(\s112_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[1]),
        .Q(\s112_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[2]),
        .Q(\s112_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[3]),
        .Q(\s112_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s112_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s112_reg_reg[15]_i_1_n_0 ,\NLW_s112_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p24_reg1[11]),
        .DI(p23_reg1[15:12]),
        .O(s112b[3:0]),
        .S({\s112_reg[15]_i_2_n_0 ,\s112_reg[15]_i_3_n_0 ,\s112_reg[15]_i_4_n_0 ,\s112_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[4]),
        .Q(\s112_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[5]),
        .Q(\s112_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[6]),
        .Q(\s112_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[7]),
        .Q(\s112_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s112_reg_reg[19]_i_1 
       (.CI(\s112_reg_reg[15]_i_1_n_0 ),
        .CO({\s112_reg_reg[19]_i_1_n_0 ,\NLW_s112_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p23_reg1[19:16]),
        .O(s112b[7:4]),
        .S({\s112_reg[19]_i_2_n_0 ,\s112_reg[19]_i_3_n_0 ,\s112_reg[19]_i_4_n_0 ,\s112_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[0]),
        .Q(\s112_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[8]),
        .Q(\s112_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[9]),
        .Q(\s112_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[10]),
        .Q(\s112_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[11]),
        .Q(\s112_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[12]),
        .Q(\s112_reg_reg_n_0_[24] ),
        .R(1'b0));
  CARRY4 \s112_reg_reg[24]_i_1 
       (.CI(s112b[13]),
        .CO(\NLW_s112_reg_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s112_reg_reg[24]_i_1_O_UNCONNECTED [3:1],s112b[12]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s112b[13]),
        .Q(\s112_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s112_reg_reg[25]_i_1 
       (.CI(\s112_reg_reg[19]_i_1_n_0 ),
        .CO({s112b[13],\NLW_s112_reg_reg[25]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p23_reg1[23:20]),
        .O(s112b[11:8]),
        .S({\s112_reg[25]_i_2_n_0 ,\s112_reg[25]_i_3_n_0 ,\s112_reg[25]_i_4_n_0 ,\s112_reg[25]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[1]),
        .Q(\s112_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[2]),
        .Q(\s112_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[3]),
        .Q(\s112_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[4]),
        .Q(\s112_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[5]),
        .Q(\s112_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[6]),
        .Q(\s112_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[7]),
        .Q(\s112_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a_reg[8]),
        .Q(\s112_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[11]_i_2 
       (.I0(\p23_reg_reg_n_0_[11] ),
        .I1(\p24_reg_reg_n_0_[10] ),
        .O(\s112a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[11]_i_3 
       (.I0(\p23_reg_reg_n_0_[10] ),
        .I1(\p24_reg_reg_n_0_[9] ),
        .O(\s112a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[11]_i_4 
       (.I0(\p23_reg_reg_n_0_[9] ),
        .I1(\p24_reg_reg_n_0_[8] ),
        .O(\s112a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[3]_i_2 
       (.I0(\p23_reg_reg_n_0_[4] ),
        .I1(\p24_reg_reg_n_0_[3] ),
        .O(\s112a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[3]_i_3 
       (.I0(\p23_reg_reg_n_0_[3] ),
        .I1(\p24_reg_reg_n_0_[2] ),
        .O(\s112a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[3]_i_4 
       (.I0(\p23_reg_reg_n_0_[2] ),
        .I1(\p24_reg_reg_n_0_[1] ),
        .O(\s112a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[3]_i_5 
       (.I0(\p23_reg_reg_n_0_[1] ),
        .I1(\p24_reg_reg_n_0_[0] ),
        .O(\s112a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[7]_i_2 
       (.I0(\p23_reg_reg_n_0_[8] ),
        .I1(\p24_reg_reg_n_0_[7] ),
        .O(\s112a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[7]_i_3 
       (.I0(\p23_reg_reg_n_0_[7] ),
        .I1(\p24_reg_reg_n_0_[6] ),
        .O(\s112a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[7]_i_4 
       (.I0(\p23_reg_reg_n_0_[6] ),
        .I1(\p24_reg_reg_n_0_[5] ),
        .O(\s112a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s112a_reg[7]_i_5 
       (.I0(\p23_reg_reg_n_0_[5] ),
        .I1(\p24_reg_reg_n_0_[4] ),
        .O(\s112a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[0]),
        .Q(s112a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[10]),
        .Q(s112a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[11]),
        .Q(s112a_reg[11]),
        .R(1'b0));
  CARRY4 \s112a_reg_reg[11]_i_1 
       (.CI(\s112a_reg_reg[7]_i_1_n_0 ),
        .CO({s112a[11],\NLW_s112a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\p23_reg_reg_n_0_[11] ,\p23_reg_reg_n_0_[10] ,\p23_reg_reg_n_0_[9] }),
        .O({\NLW_s112a_reg_reg[11]_i_1_O_UNCONNECTED [3],s112a[10:8]}),
        .S({1'b1,\s112a_reg[11]_i_2_n_0 ,\s112a_reg[11]_i_3_n_0 ,\s112a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[1]),
        .Q(s112a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[2]),
        .Q(s112a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[3]),
        .Q(s112a_reg[3]),
        .R(1'b0));
  CARRY4 \s112a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s112a_reg_reg[3]_i_1_n_0 ,\NLW_s112a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p23_reg_reg_n_0_[4] ,\p23_reg_reg_n_0_[3] ,\p23_reg_reg_n_0_[2] ,\p23_reg_reg_n_0_[1] }),
        .O(s112a[3:0]),
        .S({\s112a_reg[3]_i_2_n_0 ,\s112a_reg[3]_i_3_n_0 ,\s112a_reg[3]_i_4_n_0 ,\s112a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[4]),
        .Q(s112a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[5]),
        .Q(s112a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[6]),
        .Q(s112a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[7]),
        .Q(s112a_reg[7]),
        .R(1'b0));
  CARRY4 \s112a_reg_reg[7]_i_1 
       (.CI(\s112a_reg_reg[3]_i_1_n_0 ),
        .CO({\s112a_reg_reg[7]_i_1_n_0 ,\NLW_s112a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p23_reg_reg_n_0_[8] ,\p23_reg_reg_n_0_[7] ,\p23_reg_reg_n_0_[6] ,\p23_reg_reg_n_0_[5] }),
        .O(s112a[7:4]),
        .S({\s112a_reg[7]_i_2_n_0 ,\s112a_reg[7]_i_3_n_0 ,\s112a_reg[7]_i_4_n_0 ,\s112a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[8]),
        .Q(s112a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s112a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s112a[9]),
        .Q(s112a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[15] ),
        .Q(s11_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[16] ),
        .Q(s11_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[17] ),
        .Q(s11_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[18] ),
        .Q(s11_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[19] ),
        .Q(s11_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[20] ),
        .Q(s11_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[21] ),
        .Q(s11_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[22] ),
        .Q(s11_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[23] ),
        .Q(s11_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[24] ),
        .Q(s11_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s11_reg_reg_n_0_[25] ),
        .Q(s11_reg1[25]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[15]_i_2 
       (.I0(p_1_in[3]),
        .I1(p_0_in[3]),
        .O(\s11_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[15]_i_3 
       (.I0(p_1_in[2]),
        .I1(p_0_in[2]),
        .O(\s11_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[15]_i_4 
       (.I0(p_1_in[1]),
        .I1(p_0_in[1]),
        .O(\s11_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[15]_i_5 
       (.I0(p_1_in[0]),
        .I1(p_0_in0_in),
        .O(\s11_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[19]_i_2 
       (.I0(p_1_in[7]),
        .I1(p_0_in[7]),
        .O(\s11_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[19]_i_3 
       (.I0(p_1_in[6]),
        .I1(p_0_in[6]),
        .O(\s11_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[19]_i_4 
       (.I0(p_1_in[5]),
        .I1(p_0_in[5]),
        .O(\s11_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[19]_i_5 
       (.I0(p_1_in[4]),
        .I1(p_0_in[4]),
        .O(\s11_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[23]_i_2 
       (.I0(p_1_in[11]),
        .I1(p_0_in[11]),
        .O(\s11_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[23]_i_3 
       (.I0(p_1_in[10]),
        .I1(p_0_in[10]),
        .O(\s11_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[23]_i_4 
       (.I0(p_1_in[9]),
        .I1(p_0_in[9]),
        .O(\s11_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11_reg[23]_i_5 
       (.I0(p_1_in[8]),
        .I1(p_0_in[8]),
        .O(\s11_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s11[10]),
        .Q(p_1_in5_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s11[11]),
        .Q(p_1_in5_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[0]),
        .Q(p_1_in5_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[1]),
        .Q(p_1_in5_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[2]),
        .Q(p_1_in5_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[3]),
        .Q(\s11_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s11_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s11_reg_reg[15]_i_1_n_0 ,\NLW_s11_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_in[0]),
        .DI(p_1_in[3:0]),
        .O(s11b[3:0]),
        .S({\s11_reg[15]_i_2_n_0 ,\s11_reg[15]_i_3_n_0 ,\s11_reg[15]_i_4_n_0 ,\s11_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[4]),
        .Q(\s11_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[5]),
        .Q(\s11_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[6]),
        .Q(\s11_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[7]),
        .Q(\s11_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s11_reg_reg[19]_i_1 
       (.CI(\s11_reg_reg[15]_i_1_n_0 ),
        .CO({\s11_reg_reg[19]_i_1_n_0 ,\NLW_s11_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O(s11b[7:4]),
        .S({\s11_reg[19]_i_2_n_0 ,\s11_reg[19]_i_3_n_0 ,\s11_reg[19]_i_4_n_0 ,\s11_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[8]),
        .Q(\s11_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[9]),
        .Q(\s11_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[10]),
        .Q(\s11_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[11]),
        .Q(\s11_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s11_reg_reg[23]_i_1 
       (.CI(\s11_reg_reg[19]_i_1_n_0 ),
        .CO({\s11_reg_reg[23]_i_1_n_0 ,\NLW_s11_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in[11:8]),
        .O(s11b[11:8]),
        .S({\s11_reg[23]_i_2_n_0 ,\s11_reg[23]_i_3_n_0 ,\s11_reg[23]_i_4_n_0 ,\s11_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[12]),
        .Q(\s11_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s11b[13]),
        .Q(\s11_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s11_reg_reg[25]_i_1 
       (.CI(\s11_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s11_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s11b[13],\NLW_s11_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s11_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s11b[12]}),
        .S({1'b0,1'b0,1'b1,p_0_in[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s11[2]),
        .Q(p_1_in5_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s11[3]),
        .Q(p_1_in5_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s11[4]),
        .Q(p_1_in5_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s11[5]),
        .Q(p_1_in5_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s11[6]),
        .Q(p_1_in5_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s11[7]),
        .Q(p_1_in5_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s11[8]),
        .Q(p_1_in5_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s11[9]),
        .Q(p_1_in5_in[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[11]_i_2 
       (.I0(p_1_in10_in[10]),
        .I1(\p2_reg_reg_n_0_[10] ),
        .O(\s11a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[11]_i_3 
       (.I0(p_1_in10_in[9]),
        .I1(\p2_reg_reg_n_0_[9] ),
        .O(\s11a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[11]_i_4 
       (.I0(p_1_in10_in[8]),
        .I1(\p2_reg_reg_n_0_[8] ),
        .O(\s11a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[3]_i_2 
       (.I0(p_1_in10_in[3]),
        .I1(\p2_reg_reg_n_0_[3] ),
        .O(\s11a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[3]_i_3 
       (.I0(p_1_in10_in[2]),
        .I1(\p2_reg_reg_n_0_[2] ),
        .O(\s11a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[3]_i_4 
       (.I0(p_1_in10_in[1]),
        .I1(\p2_reg_reg_n_0_[1] ),
        .O(\s11a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[3]_i_5 
       (.I0(p_1_in10_in[0]),
        .I1(\p2_reg_reg_n_0_[0] ),
        .O(\s11a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[7]_i_2 
       (.I0(p_1_in10_in[7]),
        .I1(\p2_reg_reg_n_0_[7] ),
        .O(\s11a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[7]_i_3 
       (.I0(p_1_in10_in[6]),
        .I1(\p2_reg_reg_n_0_[6] ),
        .O(\s11a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[7]_i_4 
       (.I0(p_1_in10_in[5]),
        .I1(\p2_reg_reg_n_0_[5] ),
        .O(\s11a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s11a_reg[7]_i_5 
       (.I0(p_1_in10_in[4]),
        .I1(\p2_reg_reg_n_0_[4] ),
        .O(\s11a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[10]),
        .Q(s11[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[11]),
        .Q(p_0_in0_in),
        .R(1'b0));
  CARRY4 \s11a_reg_reg[11]_i_1 
       (.CI(\s11a_reg_reg[7]_i_1_n_0 ),
        .CO({s11a[11],\NLW_s11a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in10_in[10:8]}),
        .O({\NLW_s11a_reg_reg[11]_i_1_O_UNCONNECTED [3],s11a[10:8]}),
        .S({1'b1,\s11a_reg[11]_i_2_n_0 ,\s11a_reg[11]_i_3_n_0 ,\s11a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[1]),
        .Q(s11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[2]),
        .Q(s11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[3]),
        .Q(s11[4]),
        .R(1'b0));
  CARRY4 \s11a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s11a_reg_reg[3]_i_1_n_0 ,\NLW_s11a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in10_in[3:0]),
        .O({s11a[3:1],\NLW_s11a_reg_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\s11a_reg[3]_i_2_n_0 ,\s11a_reg[3]_i_3_n_0 ,\s11a_reg[3]_i_4_n_0 ,\s11a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[4]),
        .Q(s11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[5]),
        .Q(s11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[6]),
        .Q(s11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[7]),
        .Q(s11[8]),
        .R(1'b0));
  CARRY4 \s11a_reg_reg[7]_i_1 
       (.CI(\s11a_reg_reg[3]_i_1_n_0 ),
        .CO({\s11a_reg_reg[7]_i_1_n_0 ,\NLW_s11a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in10_in[7:4]),
        .O(s11a[7:4]),
        .S({\s11a_reg[7]_i_2_n_0 ,\s11a_reg[7]_i_3_n_0 ,\s11a_reg[7]_i_4_n_0 ,\s11a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[8]),
        .Q(s11[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s11a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s11a[9]),
        .Q(s11[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[13] ),
        .Q(s12_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[14] ),
        .Q(s12_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[15] ),
        .Q(s12_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[16] ),
        .Q(s12_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[17] ),
        .Q(s12_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[18] ),
        .Q(s12_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[19] ),
        .Q(s12_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[20] ),
        .Q(s12_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[21] ),
        .Q(s12_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[22] ),
        .Q(s12_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[23] ),
        .Q(s12_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[24] ),
        .Q(s12_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s12_reg_reg_n_0_[25] ),
        .Q(s12_reg1[25]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[15]_i_2 
       (.I0(p3_reg1[15]),
        .I1(p4_reg1[14]),
        .O(\s12_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[15]_i_3 
       (.I0(p3_reg1[14]),
        .I1(p4_reg1[13]),
        .O(\s12_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[15]_i_4 
       (.I0(p3_reg1[13]),
        .I1(p4_reg1[12]),
        .O(\s12_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[15]_i_5 
       (.I0(p3_reg1[12]),
        .I1(s12a_reg[11]),
        .O(\s12_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[19]_i_2 
       (.I0(p3_reg1[19]),
        .I1(p4_reg1[18]),
        .O(\s12_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[19]_i_3 
       (.I0(p3_reg1[18]),
        .I1(p4_reg1[17]),
        .O(\s12_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[19]_i_4 
       (.I0(p3_reg1[17]),
        .I1(p4_reg1[16]),
        .O(\s12_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[19]_i_5 
       (.I0(p3_reg1[16]),
        .I1(p4_reg1[15]),
        .O(\s12_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[23]_i_2 
       (.I0(p3_reg1[23]),
        .I1(p4_reg1[22]),
        .O(\s12_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[23]_i_3 
       (.I0(p3_reg1[22]),
        .I1(p4_reg1[21]),
        .O(\s12_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[23]_i_4 
       (.I0(p3_reg1[21]),
        .I1(p4_reg1[20]),
        .O(\s12_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12_reg[23]_i_5 
       (.I0(p3_reg1[20]),
        .I1(p4_reg1[19]),
        .O(\s12_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p3_reg2),
        .Q(\s12_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[9]),
        .Q(\s12_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[10]),
        .Q(\s12_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[0]),
        .Q(\s12_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[1]),
        .Q(\s12_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[2]),
        .Q(\s12_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[3]),
        .Q(\s12_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s12_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s12_reg_reg[15]_i_1_n_0 ,\NLW_s12_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p4_reg1[11]),
        .DI(p3_reg1[15:12]),
        .O(s12b[3:0]),
        .S({\s12_reg[15]_i_2_n_0 ,\s12_reg[15]_i_3_n_0 ,\s12_reg[15]_i_4_n_0 ,\s12_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[4]),
        .Q(\s12_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[5]),
        .Q(\s12_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[6]),
        .Q(\s12_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[7]),
        .Q(\s12_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s12_reg_reg[19]_i_1 
       (.CI(\s12_reg_reg[15]_i_1_n_0 ),
        .CO({\s12_reg_reg[19]_i_1_n_0 ,\NLW_s12_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p3_reg1[19:16]),
        .O(s12b[7:4]),
        .S({\s12_reg[19]_i_2_n_0 ,\s12_reg[19]_i_3_n_0 ,\s12_reg[19]_i_4_n_0 ,\s12_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[0]),
        .Q(\s12_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[8]),
        .Q(\s12_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[9]),
        .Q(\s12_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[10]),
        .Q(\s12_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[11]),
        .Q(\s12_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s12_reg_reg[23]_i_1 
       (.CI(\s12_reg_reg[19]_i_1_n_0 ),
        .CO({\s12_reg_reg[23]_i_1_n_0 ,\NLW_s12_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p3_reg1[23:20]),
        .O(s12b[11:8]),
        .S({\s12_reg[23]_i_2_n_0 ,\s12_reg[23]_i_3_n_0 ,\s12_reg[23]_i_4_n_0 ,\s12_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[12]),
        .Q(\s12_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s12b[13]),
        .Q(\s12_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s12_reg_reg[25]_i_1 
       (.CI(\s12_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s12_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s12b[13],\NLW_s12_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s12_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s12b[12]}),
        .S({1'b0,1'b0,1'b1,p4_reg1[23]}));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[1]),
        .Q(\s12_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[2]),
        .Q(\s12_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[3]),
        .Q(\s12_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[4]),
        .Q(\s12_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[5]),
        .Q(\s12_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[6]),
        .Q(\s12_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[7]),
        .Q(\s12_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a_reg[8]),
        .Q(\s12_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[11]_i_2 
       (.I0(p_1_in9_in[10]),
        .I1(\p4_reg_reg_n_0_[10] ),
        .O(\s12a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[11]_i_3 
       (.I0(p_1_in9_in[9]),
        .I1(\p4_reg_reg_n_0_[9] ),
        .O(\s12a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[11]_i_4 
       (.I0(p_1_in9_in[8]),
        .I1(\p4_reg_reg_n_0_[8] ),
        .O(\s12a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[3]_i_2 
       (.I0(p_1_in9_in[3]),
        .I1(\p4_reg_reg_n_0_[3] ),
        .O(\s12a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[3]_i_3 
       (.I0(p_1_in9_in[2]),
        .I1(\p4_reg_reg_n_0_[2] ),
        .O(\s12a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[3]_i_4 
       (.I0(p_1_in9_in[1]),
        .I1(\p4_reg_reg_n_0_[1] ),
        .O(\s12a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[3]_i_5 
       (.I0(p_1_in9_in[0]),
        .I1(\p4_reg_reg_n_0_[0] ),
        .O(\s12a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[7]_i_2 
       (.I0(p_1_in9_in[7]),
        .I1(\p4_reg_reg_n_0_[7] ),
        .O(\s12a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[7]_i_3 
       (.I0(p_1_in9_in[6]),
        .I1(\p4_reg_reg_n_0_[6] ),
        .O(\s12a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[7]_i_4 
       (.I0(p_1_in9_in[5]),
        .I1(\p4_reg_reg_n_0_[5] ),
        .O(\s12a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s12a_reg[7]_i_5 
       (.I0(p_1_in9_in[4]),
        .I1(\p4_reg_reg_n_0_[4] ),
        .O(\s12a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[0]),
        .Q(s12a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[10]),
        .Q(s12a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[11]),
        .Q(s12a_reg[11]),
        .R(1'b0));
  CARRY4 \s12a_reg_reg[11]_i_1 
       (.CI(\s12a_reg_reg[7]_i_1_n_0 ),
        .CO({s12a[11],\NLW_s12a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in9_in[10:8]}),
        .O({\NLW_s12a_reg_reg[11]_i_1_O_UNCONNECTED [3],s12a[10:8]}),
        .S({1'b1,\s12a_reg[11]_i_2_n_0 ,\s12a_reg[11]_i_3_n_0 ,\s12a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[1]),
        .Q(s12a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[2]),
        .Q(s12a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[3]),
        .Q(s12a_reg[3]),
        .R(1'b0));
  CARRY4 \s12a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s12a_reg_reg[3]_i_1_n_0 ,\NLW_s12a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in9_in[3:0]),
        .O(s12a[3:0]),
        .S({\s12a_reg[3]_i_2_n_0 ,\s12a_reg[3]_i_3_n_0 ,\s12a_reg[3]_i_4_n_0 ,\s12a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[4]),
        .Q(s12a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[5]),
        .Q(s12a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[6]),
        .Q(s12a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[7]),
        .Q(s12a_reg[7]),
        .R(1'b0));
  CARRY4 \s12a_reg_reg[7]_i_1 
       (.CI(\s12a_reg_reg[3]_i_1_n_0 ),
        .CO({\s12a_reg_reg[7]_i_1_n_0 ,\NLW_s12a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in9_in[7:4]),
        .O(s12a[7:4]),
        .S({\s12a_reg[7]_i_2_n_0 ,\s12a_reg[7]_i_3_n_0 ,\s12a_reg[7]_i_4_n_0 ,\s12a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[8]),
        .Q(s12a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s12a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s12a[9]),
        .Q(s12a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[15] ),
        .Q(s13_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[16] ),
        .Q(s13_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[17] ),
        .Q(s13_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[18] ),
        .Q(s13_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[19] ),
        .Q(s13_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[20] ),
        .Q(s13_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[21] ),
        .Q(s13_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[22] ),
        .Q(s13_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[23] ),
        .Q(s13_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[24] ),
        .Q(s13_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg_reg_n_0_[25] ),
        .Q(s13_reg1[25]),
        .R(1'b0));
  (* srl_bus_name = "z2/\s13_reg2_reg " *) 
  (* srl_name = "z2/\s13_reg2_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s13_reg2_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\p5_reg_reg_n_0_[0] ),
        .Q(\s13_reg2_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "z2/\s13_reg2_reg " *) 
  (* srl_name = "z2/\s13_reg2_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s13_reg2_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s13a_reg_reg_n_0_[0] ),
        .Q(\s13_reg2_reg[1]_srl2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[15]_i_2 
       (.I0(p5_reg1[15]),
        .I1(p6_reg1[14]),
        .O(\s13_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[15]_i_3 
       (.I0(p5_reg1[14]),
        .I1(p6_reg1[13]),
        .O(\s13_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[15]_i_4 
       (.I0(p5_reg1[13]),
        .I1(p6_reg1[12]),
        .O(\s13_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[15]_i_5 
       (.I0(p5_reg1[12]),
        .I1(s13a_reg[11]),
        .O(\s13_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[19]_i_2 
       (.I0(p5_reg1[19]),
        .I1(p6_reg1[18]),
        .O(\s13_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[19]_i_3 
       (.I0(p5_reg1[18]),
        .I1(p6_reg1[17]),
        .O(\s13_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[19]_i_4 
       (.I0(p5_reg1[17]),
        .I1(p6_reg1[16]),
        .O(\s13_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[19]_i_5 
       (.I0(p5_reg1[16]),
        .I1(p6_reg1[15]),
        .O(\s13_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[23]_i_2 
       (.I0(p5_reg1[23]),
        .I1(p6_reg1[22]),
        .O(\s13_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[23]_i_3 
       (.I0(p5_reg1[22]),
        .I1(p6_reg1[21]),
        .O(\s13_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[23]_i_4 
       (.I0(p5_reg1[21]),
        .I1(p6_reg1[20]),
        .O(\s13_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13_reg[23]_i_5 
       (.I0(p5_reg1[20]),
        .I1(p6_reg1[19]),
        .O(\s13_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a_reg[9]),
        .Q(p_1_in4_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a_reg[10]),
        .Q(p_1_in4_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[0]),
        .Q(p_1_in4_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[1]),
        .Q(p_1_in4_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[2]),
        .Q(p_1_in4_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[3]),
        .Q(\s13_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s13_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s13_reg_reg[15]_i_1_n_0 ,\NLW_s13_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p6_reg1[11]),
        .DI(p5_reg1[15:12]),
        .O(s13b[3:0]),
        .S({\s13_reg[15]_i_2_n_0 ,\s13_reg[15]_i_3_n_0 ,\s13_reg[15]_i_4_n_0 ,\s13_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[4]),
        .Q(\s13_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[5]),
        .Q(\s13_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[6]),
        .Q(\s13_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[7]),
        .Q(\s13_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s13_reg_reg[19]_i_1 
       (.CI(\s13_reg_reg[15]_i_1_n_0 ),
        .CO({\s13_reg_reg[19]_i_1_n_0 ,\NLW_s13_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p5_reg1[19:16]),
        .O(s13b[7:4]),
        .S({\s13_reg[19]_i_2_n_0 ,\s13_reg[19]_i_3_n_0 ,\s13_reg[19]_i_4_n_0 ,\s13_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[8]),
        .Q(\s13_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[9]),
        .Q(\s13_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[10]),
        .Q(\s13_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[11]),
        .Q(\s13_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s13_reg_reg[23]_i_1 
       (.CI(\s13_reg_reg[19]_i_1_n_0 ),
        .CO({\s13_reg_reg[23]_i_1_n_0 ,\NLW_s13_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p5_reg1[23:20]),
        .O(s13b[11:8]),
        .S({\s13_reg[23]_i_2_n_0 ,\s13_reg[23]_i_3_n_0 ,\s13_reg[23]_i_4_n_0 ,\s13_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[12]),
        .Q(\s13_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s13b[13]),
        .Q(\s13_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s13_reg_reg[25]_i_1 
       (.CI(\s13_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s13_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s13b[13],\NLW_s13_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s13_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s13b[12]}),
        .S({1'b0,1'b0,1'b1,p6_reg1[23]}));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a_reg[1]),
        .Q(p_1_in4_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a_reg[2]),
        .Q(p_1_in4_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a_reg[3]),
        .Q(p_1_in4_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a_reg[4]),
        .Q(p_1_in4_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a_reg[5]),
        .Q(p_1_in4_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a_reg[6]),
        .Q(p_1_in4_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a_reg[7]),
        .Q(p_1_in4_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a_reg[8]),
        .Q(p_1_in4_in[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[11]_i_2 
       (.I0(p_1_in8_in[10]),
        .I1(\p6_reg_reg_n_0_[10] ),
        .O(\s13a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[11]_i_3 
       (.I0(p_1_in8_in[9]),
        .I1(\p6_reg_reg_n_0_[9] ),
        .O(\s13a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[11]_i_4 
       (.I0(p_1_in8_in[8]),
        .I1(\p6_reg_reg_n_0_[8] ),
        .O(\s13a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[3]_i_2 
       (.I0(p_1_in8_in[3]),
        .I1(\p6_reg_reg_n_0_[3] ),
        .O(\s13a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[3]_i_3 
       (.I0(p_1_in8_in[2]),
        .I1(\p6_reg_reg_n_0_[2] ),
        .O(\s13a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[3]_i_4 
       (.I0(p_1_in8_in[1]),
        .I1(\p6_reg_reg_n_0_[1] ),
        .O(\s13a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[3]_i_5 
       (.I0(p_1_in8_in[0]),
        .I1(\p6_reg_reg_n_0_[0] ),
        .O(\s13a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[7]_i_2 
       (.I0(p_1_in8_in[7]),
        .I1(\p6_reg_reg_n_0_[7] ),
        .O(\s13a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[7]_i_3 
       (.I0(p_1_in8_in[6]),
        .I1(\p6_reg_reg_n_0_[6] ),
        .O(\s13a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[7]_i_4 
       (.I0(p_1_in8_in[5]),
        .I1(\p6_reg_reg_n_0_[5] ),
        .O(\s13a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s13a_reg[7]_i_5 
       (.I0(p_1_in8_in[4]),
        .I1(\p6_reg_reg_n_0_[4] ),
        .O(\s13a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[0]),
        .Q(\s13a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[10]),
        .Q(s13a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[11]),
        .Q(s13a_reg[11]),
        .R(1'b0));
  CARRY4 \s13a_reg_reg[11]_i_1 
       (.CI(\s13a_reg_reg[7]_i_1_n_0 ),
        .CO({s13a[11],\NLW_s13a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in8_in[10:8]}),
        .O({\NLW_s13a_reg_reg[11]_i_1_O_UNCONNECTED [3],s13a[10:8]}),
        .S({1'b1,\s13a_reg[11]_i_2_n_0 ,\s13a_reg[11]_i_3_n_0 ,\s13a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[1]),
        .Q(s13a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[2]),
        .Q(s13a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[3]),
        .Q(s13a_reg[3]),
        .R(1'b0));
  CARRY4 \s13a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s13a_reg_reg[3]_i_1_n_0 ,\NLW_s13a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in8_in[3:0]),
        .O(s13a[3:0]),
        .S({\s13a_reg[3]_i_2_n_0 ,\s13a_reg[3]_i_3_n_0 ,\s13a_reg[3]_i_4_n_0 ,\s13a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[4]),
        .Q(s13a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[5]),
        .Q(s13a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[6]),
        .Q(s13a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[7]),
        .Q(s13a_reg[7]),
        .R(1'b0));
  CARRY4 \s13a_reg_reg[7]_i_1 
       (.CI(\s13a_reg_reg[3]_i_1_n_0 ),
        .CO({\s13a_reg_reg[7]_i_1_n_0 ,\NLW_s13a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in8_in[7:4]),
        .O(s13a[7:4]),
        .S({\s13a_reg[7]_i_2_n_0 ,\s13a_reg[7]_i_3_n_0 ,\s13a_reg[7]_i_4_n_0 ,\s13a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[8]),
        .Q(s13a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s13a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s13a[9]),
        .Q(s13a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[13] ),
        .Q(s14_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[14] ),
        .Q(s14_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[15] ),
        .Q(s14_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[16] ),
        .Q(s14_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[17] ),
        .Q(s14_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[18] ),
        .Q(s14_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[19] ),
        .Q(s14_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[20] ),
        .Q(s14_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[21] ),
        .Q(s14_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[22] ),
        .Q(s14_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[23] ),
        .Q(s14_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[24] ),
        .Q(s14_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s14_reg_reg_n_0_[25] ),
        .Q(s14_reg1[25]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[15]_i_2 
       (.I0(p7_reg1[15]),
        .I1(p8_reg1[14]),
        .O(\s14_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[15]_i_3 
       (.I0(p7_reg1[14]),
        .I1(p8_reg1[13]),
        .O(\s14_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[15]_i_4 
       (.I0(p7_reg1[13]),
        .I1(p8_reg1[12]),
        .O(\s14_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[15]_i_5 
       (.I0(p7_reg1[12]),
        .I1(s14a_reg[11]),
        .O(\s14_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[19]_i_2 
       (.I0(p7_reg1[19]),
        .I1(p8_reg1[18]),
        .O(\s14_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[19]_i_3 
       (.I0(p7_reg1[18]),
        .I1(p8_reg1[17]),
        .O(\s14_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[19]_i_4 
       (.I0(p7_reg1[17]),
        .I1(p8_reg1[16]),
        .O(\s14_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[19]_i_5 
       (.I0(p7_reg1[16]),
        .I1(p8_reg1[15]),
        .O(\s14_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[23]_i_2 
       (.I0(p7_reg1[23]),
        .I1(p8_reg1[22]),
        .O(\s14_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[23]_i_3 
       (.I0(p7_reg1[22]),
        .I1(p8_reg1[21]),
        .O(\s14_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[23]_i_4 
       (.I0(p7_reg1[21]),
        .I1(p8_reg1[20]),
        .O(\s14_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14_reg[23]_i_5 
       (.I0(p7_reg1[20]),
        .I1(p8_reg1[19]),
        .O(\s14_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p7_reg2),
        .Q(\s14_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[9]),
        .Q(\s14_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[10]),
        .Q(\s14_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[0]),
        .Q(\s14_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[1]),
        .Q(\s14_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[2]),
        .Q(\s14_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[3]),
        .Q(\s14_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s14_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s14_reg_reg[15]_i_1_n_0 ,\NLW_s14_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p8_reg1[11]),
        .DI(p7_reg1[15:12]),
        .O(s14b[3:0]),
        .S({\s14_reg[15]_i_2_n_0 ,\s14_reg[15]_i_3_n_0 ,\s14_reg[15]_i_4_n_0 ,\s14_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[4]),
        .Q(\s14_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[5]),
        .Q(\s14_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[6]),
        .Q(\s14_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[7]),
        .Q(\s14_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s14_reg_reg[19]_i_1 
       (.CI(\s14_reg_reg[15]_i_1_n_0 ),
        .CO({\s14_reg_reg[19]_i_1_n_0 ,\NLW_s14_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p7_reg1[19:16]),
        .O(s14b[7:4]),
        .S({\s14_reg[19]_i_2_n_0 ,\s14_reg[19]_i_3_n_0 ,\s14_reg[19]_i_4_n_0 ,\s14_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[0]),
        .Q(\s14_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[8]),
        .Q(\s14_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[9]),
        .Q(\s14_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[10]),
        .Q(\s14_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[11]),
        .Q(\s14_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s14_reg_reg[23]_i_1 
       (.CI(\s14_reg_reg[19]_i_1_n_0 ),
        .CO({\s14_reg_reg[23]_i_1_n_0 ,\NLW_s14_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p7_reg1[23:20]),
        .O(s14b[11:8]),
        .S({\s14_reg[23]_i_2_n_0 ,\s14_reg[23]_i_3_n_0 ,\s14_reg[23]_i_4_n_0 ,\s14_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[12]),
        .Q(\s14_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s14b[13]),
        .Q(\s14_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s14_reg_reg[25]_i_1 
       (.CI(\s14_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s14_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s14b[13],\NLW_s14_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s14_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s14b[12]}),
        .S({1'b0,1'b0,1'b1,p8_reg1[23]}));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[1]),
        .Q(\s14_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[2]),
        .Q(\s14_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[3]),
        .Q(\s14_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[4]),
        .Q(\s14_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[5]),
        .Q(\s14_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[6]),
        .Q(\s14_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[7]),
        .Q(\s14_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a_reg[8]),
        .Q(\s14_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[11]_i_2 
       (.I0(p_1_in7_in[10]),
        .I1(\p8_reg_reg_n_0_[10] ),
        .O(\s14a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[11]_i_3 
       (.I0(p_1_in7_in[9]),
        .I1(\p8_reg_reg_n_0_[9] ),
        .O(\s14a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[11]_i_4 
       (.I0(p_1_in7_in[8]),
        .I1(\p8_reg_reg_n_0_[8] ),
        .O(\s14a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[3]_i_2 
       (.I0(p_1_in7_in[3]),
        .I1(\p8_reg_reg_n_0_[3] ),
        .O(\s14a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[3]_i_3 
       (.I0(p_1_in7_in[2]),
        .I1(\p8_reg_reg_n_0_[2] ),
        .O(\s14a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[3]_i_4 
       (.I0(p_1_in7_in[1]),
        .I1(\p8_reg_reg_n_0_[1] ),
        .O(\s14a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[3]_i_5 
       (.I0(p_1_in7_in[0]),
        .I1(\p8_reg_reg_n_0_[0] ),
        .O(\s14a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[7]_i_2 
       (.I0(p_1_in7_in[7]),
        .I1(\p8_reg_reg_n_0_[7] ),
        .O(\s14a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[7]_i_3 
       (.I0(p_1_in7_in[6]),
        .I1(\p8_reg_reg_n_0_[6] ),
        .O(\s14a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[7]_i_4 
       (.I0(p_1_in7_in[5]),
        .I1(\p8_reg_reg_n_0_[5] ),
        .O(\s14a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s14a_reg[7]_i_5 
       (.I0(p_1_in7_in[4]),
        .I1(\p8_reg_reg_n_0_[4] ),
        .O(\s14a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[0]),
        .Q(s14a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[10]),
        .Q(s14a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[11]),
        .Q(s14a_reg[11]),
        .R(1'b0));
  CARRY4 \s14a_reg_reg[11]_i_1 
       (.CI(\s14a_reg_reg[7]_i_1_n_0 ),
        .CO({s14a[11],\NLW_s14a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in7_in[10:8]}),
        .O({\NLW_s14a_reg_reg[11]_i_1_O_UNCONNECTED [3],s14a[10:8]}),
        .S({1'b1,\s14a_reg[11]_i_2_n_0 ,\s14a_reg[11]_i_3_n_0 ,\s14a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[1]),
        .Q(s14a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[2]),
        .Q(s14a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[3]),
        .Q(s14a_reg[3]),
        .R(1'b0));
  CARRY4 \s14a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s14a_reg_reg[3]_i_1_n_0 ,\NLW_s14a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in7_in[3:0]),
        .O(s14a[3:0]),
        .S({\s14a_reg[3]_i_2_n_0 ,\s14a_reg[3]_i_3_n_0 ,\s14a_reg[3]_i_4_n_0 ,\s14a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[4]),
        .Q(s14a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[5]),
        .Q(s14a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[6]),
        .Q(s14a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[7]),
        .Q(s14a_reg[7]),
        .R(1'b0));
  CARRY4 \s14a_reg_reg[7]_i_1 
       (.CI(\s14a_reg_reg[3]_i_1_n_0 ),
        .CO({\s14a_reg_reg[7]_i_1_n_0 ,\NLW_s14a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in7_in[7:4]),
        .O(s14a[7:4]),
        .S({\s14a_reg[7]_i_2_n_0 ,\s14a_reg[7]_i_3_n_0 ,\s14a_reg[7]_i_4_n_0 ,\s14a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[8]),
        .Q(s14a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s14a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s14a[9]),
        .Q(s14a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[15] ),
        .Q(s15_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[16] ),
        .Q(s15_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[17] ),
        .Q(s15_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[18] ),
        .Q(s15_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[19] ),
        .Q(s15_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[20] ),
        .Q(s15_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[21] ),
        .Q(s15_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[22] ),
        .Q(s15_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[23] ),
        .Q(s15_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[24] ),
        .Q(s15_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s15_reg_reg_n_0_[25] ),
        .Q(s15_reg1[25]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[15]_i_2 
       (.I0(p9_reg1[15]),
        .I1(p10_reg1[14]),
        .O(\s15_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[15]_i_3 
       (.I0(p9_reg1[14]),
        .I1(p10_reg1[13]),
        .O(\s15_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[15]_i_4 
       (.I0(p9_reg1[13]),
        .I1(p10_reg1[12]),
        .O(\s15_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[15]_i_5 
       (.I0(p9_reg1[12]),
        .I1(s15a_reg[11]),
        .O(\s15_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[19]_i_2 
       (.I0(p9_reg1[19]),
        .I1(p10_reg1[18]),
        .O(\s15_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[19]_i_3 
       (.I0(p9_reg1[18]),
        .I1(p10_reg1[17]),
        .O(\s15_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[19]_i_4 
       (.I0(p9_reg1[17]),
        .I1(p10_reg1[16]),
        .O(\s15_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[19]_i_5 
       (.I0(p9_reg1[16]),
        .I1(p10_reg1[15]),
        .O(\s15_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[23]_i_2 
       (.I0(p9_reg1[23]),
        .I1(p10_reg1[22]),
        .O(\s15_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[23]_i_3 
       (.I0(p9_reg1[22]),
        .I1(p10_reg1[21]),
        .O(\s15_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[23]_i_4 
       (.I0(p9_reg1[21]),
        .I1(p10_reg1[20]),
        .O(\s15_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15_reg[23]_i_5 
       (.I0(p9_reg1[20]),
        .I1(p10_reg1[19]),
        .O(\s15_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a_reg[9]),
        .Q(p_1_in3_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a_reg[10]),
        .Q(p_1_in3_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[0]),
        .Q(p_1_in3_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[1]),
        .Q(p_1_in3_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[2]),
        .Q(p_1_in3_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[3]),
        .Q(\s15_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s15_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s15_reg_reg[15]_i_1_n_0 ,\NLW_s15_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p10_reg1[11]),
        .DI(p9_reg1[15:12]),
        .O(s15b[3:0]),
        .S({\s15_reg[15]_i_2_n_0 ,\s15_reg[15]_i_3_n_0 ,\s15_reg[15]_i_4_n_0 ,\s15_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[4]),
        .Q(\s15_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[5]),
        .Q(\s15_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[6]),
        .Q(\s15_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[7]),
        .Q(\s15_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s15_reg_reg[19]_i_1 
       (.CI(\s15_reg_reg[15]_i_1_n_0 ),
        .CO({\s15_reg_reg[19]_i_1_n_0 ,\NLW_s15_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p9_reg1[19:16]),
        .O(s15b[7:4]),
        .S({\s15_reg[19]_i_2_n_0 ,\s15_reg[19]_i_3_n_0 ,\s15_reg[19]_i_4_n_0 ,\s15_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[8]),
        .Q(\s15_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[9]),
        .Q(\s15_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[10]),
        .Q(\s15_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[11]),
        .Q(\s15_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s15_reg_reg[23]_i_1 
       (.CI(\s15_reg_reg[19]_i_1_n_0 ),
        .CO({\s15_reg_reg[23]_i_1_n_0 ,\NLW_s15_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p9_reg1[23:20]),
        .O(s15b[11:8]),
        .S({\s15_reg[23]_i_2_n_0 ,\s15_reg[23]_i_3_n_0 ,\s15_reg[23]_i_4_n_0 ,\s15_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[12]),
        .Q(\s15_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s15b[13]),
        .Q(\s15_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s15_reg_reg[25]_i_1 
       (.CI(\s15_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s15_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s15b[13],\NLW_s15_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s15_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s15b[12]}),
        .S({1'b0,1'b0,1'b1,p10_reg1[23]}));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a_reg[1]),
        .Q(p_1_in3_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a_reg[2]),
        .Q(p_1_in3_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a_reg[3]),
        .Q(p_1_in3_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a_reg[4]),
        .Q(p_1_in3_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a_reg[5]),
        .Q(p_1_in3_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a_reg[6]),
        .Q(p_1_in3_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a_reg[7]),
        .Q(p_1_in3_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a_reg[8]),
        .Q(p_1_in3_in[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[11]_i_2 
       (.I0(p_1_in6_in[10]),
        .I1(\p10_reg_reg_n_0_[10] ),
        .O(\s15a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[11]_i_3 
       (.I0(p_1_in6_in[9]),
        .I1(\p10_reg_reg_n_0_[9] ),
        .O(\s15a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[11]_i_4 
       (.I0(p_1_in6_in[8]),
        .I1(\p10_reg_reg_n_0_[8] ),
        .O(\s15a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[3]_i_2 
       (.I0(p_1_in6_in[3]),
        .I1(\p10_reg_reg_n_0_[3] ),
        .O(\s15a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[3]_i_3 
       (.I0(p_1_in6_in[2]),
        .I1(\p10_reg_reg_n_0_[2] ),
        .O(\s15a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[3]_i_4 
       (.I0(p_1_in6_in[1]),
        .I1(\p10_reg_reg_n_0_[1] ),
        .O(\s15a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[3]_i_5 
       (.I0(p_1_in6_in[0]),
        .I1(\p10_reg_reg_n_0_[0] ),
        .O(\s15a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[7]_i_2 
       (.I0(p_1_in6_in[7]),
        .I1(\p10_reg_reg_n_0_[7] ),
        .O(\s15a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[7]_i_3 
       (.I0(p_1_in6_in[6]),
        .I1(\p10_reg_reg_n_0_[6] ),
        .O(\s15a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[7]_i_4 
       (.I0(p_1_in6_in[5]),
        .I1(\p10_reg_reg_n_0_[5] ),
        .O(\s15a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s15a_reg[7]_i_5 
       (.I0(p_1_in6_in[4]),
        .I1(\p10_reg_reg_n_0_[4] ),
        .O(\s15a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[0]),
        .Q(\s15a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[10]),
        .Q(s15a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[11]),
        .Q(s15a_reg[11]),
        .R(1'b0));
  CARRY4 \s15a_reg_reg[11]_i_1 
       (.CI(\s15a_reg_reg[7]_i_1_n_0 ),
        .CO({s15a[11],\NLW_s15a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in6_in[10:8]}),
        .O({\NLW_s15a_reg_reg[11]_i_1_O_UNCONNECTED [3],s15a[10:8]}),
        .S({1'b1,\s15a_reg[11]_i_2_n_0 ,\s15a_reg[11]_i_3_n_0 ,\s15a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[1]),
        .Q(s15a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[2]),
        .Q(s15a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[3]),
        .Q(s15a_reg[3]),
        .R(1'b0));
  CARRY4 \s15a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s15a_reg_reg[3]_i_1_n_0 ,\NLW_s15a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in6_in[3:0]),
        .O(s15a[3:0]),
        .S({\s15a_reg[3]_i_2_n_0 ,\s15a_reg[3]_i_3_n_0 ,\s15a_reg[3]_i_4_n_0 ,\s15a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[4]),
        .Q(s15a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[5]),
        .Q(s15a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[6]),
        .Q(s15a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[7]),
        .Q(s15a_reg[7]),
        .R(1'b0));
  CARRY4 \s15a_reg_reg[7]_i_1 
       (.CI(\s15a_reg_reg[3]_i_1_n_0 ),
        .CO({\s15a_reg_reg[7]_i_1_n_0 ,\NLW_s15a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in6_in[7:4]),
        .O(s15a[7:4]),
        .S({\s15a_reg[7]_i_2_n_0 ,\s15a_reg[7]_i_3_n_0 ,\s15a_reg[7]_i_4_n_0 ,\s15a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[8]),
        .Q(s15a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s15a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s15a[9]),
        .Q(s15a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[13] ),
        .Q(s16_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[14] ),
        .Q(s16_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[15] ),
        .Q(s16_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[16] ),
        .Q(s16_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[17] ),
        .Q(s16_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[18] ),
        .Q(s16_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[19] ),
        .Q(s16_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[20] ),
        .Q(s16_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[21] ),
        .Q(s16_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[22] ),
        .Q(s16_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[23] ),
        .Q(s16_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[24] ),
        .Q(s16_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s16_reg_reg_n_0_[25] ),
        .Q(s16_reg1[25]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[15]_i_2 
       (.I0(p11_reg1[15]),
        .I1(p12_reg1[14]),
        .O(\s16_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[15]_i_3 
       (.I0(p11_reg1[14]),
        .I1(p12_reg1[13]),
        .O(\s16_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[15]_i_4 
       (.I0(p11_reg1[13]),
        .I1(p12_reg1[12]),
        .O(\s16_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[15]_i_5 
       (.I0(p11_reg1[12]),
        .I1(s16a_reg[11]),
        .O(\s16_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[19]_i_2 
       (.I0(p11_reg1[19]),
        .I1(p12_reg1[18]),
        .O(\s16_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[19]_i_3 
       (.I0(p11_reg1[18]),
        .I1(p12_reg1[17]),
        .O(\s16_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[19]_i_4 
       (.I0(p11_reg1[17]),
        .I1(p12_reg1[16]),
        .O(\s16_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[19]_i_5 
       (.I0(p11_reg1[16]),
        .I1(p12_reg1[15]),
        .O(\s16_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[23]_i_2 
       (.I0(p11_reg1[23]),
        .I1(p12_reg1[22]),
        .O(\s16_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[23]_i_3 
       (.I0(p11_reg1[22]),
        .I1(p12_reg1[21]),
        .O(\s16_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[23]_i_4 
       (.I0(p11_reg1[21]),
        .I1(p12_reg1[20]),
        .O(\s16_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16_reg[23]_i_5 
       (.I0(p11_reg1[20]),
        .I1(p12_reg1[19]),
        .O(\s16_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p11_reg2),
        .Q(\s16_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[9]),
        .Q(\s16_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[10]),
        .Q(\s16_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[0]),
        .Q(\s16_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[1]),
        .Q(\s16_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[2]),
        .Q(\s16_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[3]),
        .Q(\s16_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s16_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s16_reg_reg[15]_i_1_n_0 ,\NLW_s16_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p12_reg1[11]),
        .DI(p11_reg1[15:12]),
        .O(s16b[3:0]),
        .S({\s16_reg[15]_i_2_n_0 ,\s16_reg[15]_i_3_n_0 ,\s16_reg[15]_i_4_n_0 ,\s16_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[4]),
        .Q(\s16_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[5]),
        .Q(\s16_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[6]),
        .Q(\s16_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[7]),
        .Q(\s16_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s16_reg_reg[19]_i_1 
       (.CI(\s16_reg_reg[15]_i_1_n_0 ),
        .CO({\s16_reg_reg[19]_i_1_n_0 ,\NLW_s16_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p11_reg1[19:16]),
        .O(s16b[7:4]),
        .S({\s16_reg[19]_i_2_n_0 ,\s16_reg[19]_i_3_n_0 ,\s16_reg[19]_i_4_n_0 ,\s16_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[0]),
        .Q(\s16_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[8]),
        .Q(\s16_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[9]),
        .Q(\s16_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[10]),
        .Q(\s16_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[11]),
        .Q(\s16_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s16_reg_reg[23]_i_1 
       (.CI(\s16_reg_reg[19]_i_1_n_0 ),
        .CO({\s16_reg_reg[23]_i_1_n_0 ,\NLW_s16_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p11_reg1[23:20]),
        .O(s16b[11:8]),
        .S({\s16_reg[23]_i_2_n_0 ,\s16_reg[23]_i_3_n_0 ,\s16_reg[23]_i_4_n_0 ,\s16_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[12]),
        .Q(\s16_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s16b[13]),
        .Q(\s16_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s16_reg_reg[25]_i_1 
       (.CI(\s16_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s16_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s16b[13],\NLW_s16_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s16_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s16b[12]}),
        .S({1'b0,1'b0,1'b1,p12_reg1[23]}));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[1]),
        .Q(\s16_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[2]),
        .Q(\s16_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[3]),
        .Q(\s16_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[4]),
        .Q(\s16_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[5]),
        .Q(\s16_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[6]),
        .Q(\s16_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[7]),
        .Q(\s16_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a_reg[8]),
        .Q(\s16_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[11]_i_2 
       (.I0(\p11_reg_reg_n_0_[11] ),
        .I1(\p12_reg_reg_n_0_[10] ),
        .O(\s16a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[11]_i_3 
       (.I0(\p11_reg_reg_n_0_[10] ),
        .I1(\p12_reg_reg_n_0_[9] ),
        .O(\s16a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[11]_i_4 
       (.I0(\p11_reg_reg_n_0_[9] ),
        .I1(\p12_reg_reg_n_0_[8] ),
        .O(\s16a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[3]_i_2 
       (.I0(\p11_reg_reg_n_0_[4] ),
        .I1(\p12_reg_reg_n_0_[3] ),
        .O(\s16a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[3]_i_3 
       (.I0(\p11_reg_reg_n_0_[3] ),
        .I1(\p12_reg_reg_n_0_[2] ),
        .O(\s16a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[3]_i_4 
       (.I0(\p11_reg_reg_n_0_[2] ),
        .I1(\p12_reg_reg_n_0_[1] ),
        .O(\s16a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[3]_i_5 
       (.I0(\p11_reg_reg_n_0_[1] ),
        .I1(\p12_reg_reg_n_0_[0] ),
        .O(\s16a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[7]_i_2 
       (.I0(\p11_reg_reg_n_0_[8] ),
        .I1(\p12_reg_reg_n_0_[7] ),
        .O(\s16a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[7]_i_3 
       (.I0(\p11_reg_reg_n_0_[7] ),
        .I1(\p12_reg_reg_n_0_[6] ),
        .O(\s16a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[7]_i_4 
       (.I0(\p11_reg_reg_n_0_[6] ),
        .I1(\p12_reg_reg_n_0_[5] ),
        .O(\s16a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s16a_reg[7]_i_5 
       (.I0(\p11_reg_reg_n_0_[5] ),
        .I1(\p12_reg_reg_n_0_[4] ),
        .O(\s16a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[0]),
        .Q(s16a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[10]),
        .Q(s16a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[11]),
        .Q(s16a_reg[11]),
        .R(1'b0));
  CARRY4 \s16a_reg_reg[11]_i_1 
       (.CI(\s16a_reg_reg[7]_i_1_n_0 ),
        .CO({s16a[11],\NLW_s16a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\p11_reg_reg_n_0_[11] ,\p11_reg_reg_n_0_[10] ,\p11_reg_reg_n_0_[9] }),
        .O({\NLW_s16a_reg_reg[11]_i_1_O_UNCONNECTED [3],s16a[10:8]}),
        .S({1'b1,\s16a_reg[11]_i_2_n_0 ,\s16a_reg[11]_i_3_n_0 ,\s16a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[1]),
        .Q(s16a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[2]),
        .Q(s16a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[3]),
        .Q(s16a_reg[3]),
        .R(1'b0));
  CARRY4 \s16a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s16a_reg_reg[3]_i_1_n_0 ,\NLW_s16a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p11_reg_reg_n_0_[4] ,\p11_reg_reg_n_0_[3] ,\p11_reg_reg_n_0_[2] ,\p11_reg_reg_n_0_[1] }),
        .O(s16a[3:0]),
        .S({\s16a_reg[3]_i_2_n_0 ,\s16a_reg[3]_i_3_n_0 ,\s16a_reg[3]_i_4_n_0 ,\s16a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[4]),
        .Q(s16a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[5]),
        .Q(s16a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[6]),
        .Q(s16a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[7]),
        .Q(s16a_reg[7]),
        .R(1'b0));
  CARRY4 \s16a_reg_reg[7]_i_1 
       (.CI(\s16a_reg_reg[3]_i_1_n_0 ),
        .CO({\s16a_reg_reg[7]_i_1_n_0 ,\NLW_s16a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p11_reg_reg_n_0_[8] ,\p11_reg_reg_n_0_[7] ,\p11_reg_reg_n_0_[6] ,\p11_reg_reg_n_0_[5] }),
        .O(s16a[7:4]),
        .S({\s16a_reg[7]_i_2_n_0 ,\s16a_reg[7]_i_3_n_0 ,\s16a_reg[7]_i_4_n_0 ,\s16a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[8]),
        .Q(s16a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s16a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s16a[9]),
        .Q(s16a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[15] ),
        .Q(s17_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[16] ),
        .Q(s17_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[17] ),
        .Q(s17_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[18] ),
        .Q(s17_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[19] ),
        .Q(s17_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[20] ),
        .Q(s17_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[21] ),
        .Q(s17_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[22] ),
        .Q(s17_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[23] ),
        .Q(s17_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[24] ),
        .Q(s17_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg_reg_n_0_[25] ),
        .Q(s17_reg1[25]),
        .R(1'b0));
  (* srl_bus_name = "z2/\s17_reg2_reg " *) 
  (* srl_name = "z2/\s17_reg2_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s17_reg2_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\p13_reg_reg_n_0_[0] ),
        .Q(\s17_reg2_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "z2/\s17_reg2_reg " *) 
  (* srl_name = "z2/\s17_reg2_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s17_reg2_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s17a_reg_reg_n_0_[0] ),
        .Q(\s17_reg2_reg[1]_srl2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[15]_i_2 
       (.I0(p13_reg1[15]),
        .I1(p14_reg1[14]),
        .O(\s17_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[15]_i_3 
       (.I0(p13_reg1[14]),
        .I1(p14_reg1[13]),
        .O(\s17_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[15]_i_4 
       (.I0(p13_reg1[13]),
        .I1(p14_reg1[12]),
        .O(\s17_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[15]_i_5 
       (.I0(p13_reg1[12]),
        .I1(s17a_reg[11]),
        .O(\s17_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[19]_i_2 
       (.I0(p13_reg1[19]),
        .I1(p14_reg1[18]),
        .O(\s17_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[19]_i_3 
       (.I0(p13_reg1[18]),
        .I1(p14_reg1[17]),
        .O(\s17_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[19]_i_4 
       (.I0(p13_reg1[17]),
        .I1(p14_reg1[16]),
        .O(\s17_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[19]_i_5 
       (.I0(p13_reg1[16]),
        .I1(p14_reg1[15]),
        .O(\s17_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[23]_i_2 
       (.I0(p13_reg1[23]),
        .I1(p14_reg1[22]),
        .O(\s17_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[23]_i_3 
       (.I0(p13_reg1[22]),
        .I1(p14_reg1[21]),
        .O(\s17_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[23]_i_4 
       (.I0(p13_reg1[21]),
        .I1(p14_reg1[20]),
        .O(\s17_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17_reg[23]_i_5 
       (.I0(p13_reg1[20]),
        .I1(p14_reg1[19]),
        .O(\s17_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a_reg[9]),
        .Q(\s17_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a_reg[10]),
        .Q(\s17_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[0]),
        .Q(\s17_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[1]),
        .Q(\s17_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[2]),
        .Q(\s17_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[3]),
        .Q(\s17_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s17_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s17_reg_reg[15]_i_1_n_0 ,\NLW_s17_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p14_reg1[11]),
        .DI(p13_reg1[15:12]),
        .O(s17b[3:0]),
        .S({\s17_reg[15]_i_2_n_0 ,\s17_reg[15]_i_3_n_0 ,\s17_reg[15]_i_4_n_0 ,\s17_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[4]),
        .Q(\s17_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[5]),
        .Q(\s17_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[6]),
        .Q(\s17_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[7]),
        .Q(\s17_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s17_reg_reg[19]_i_1 
       (.CI(\s17_reg_reg[15]_i_1_n_0 ),
        .CO({\s17_reg_reg[19]_i_1_n_0 ,\NLW_s17_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p13_reg1[19:16]),
        .O(s17b[7:4]),
        .S({\s17_reg[19]_i_2_n_0 ,\s17_reg[19]_i_3_n_0 ,\s17_reg[19]_i_4_n_0 ,\s17_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[8]),
        .Q(\s17_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[9]),
        .Q(\s17_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[10]),
        .Q(\s17_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[11]),
        .Q(\s17_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s17_reg_reg[23]_i_1 
       (.CI(\s17_reg_reg[19]_i_1_n_0 ),
        .CO({\s17_reg_reg[23]_i_1_n_0 ,\NLW_s17_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p13_reg1[23:20]),
        .O(s17b[11:8]),
        .S({\s17_reg[23]_i_2_n_0 ,\s17_reg[23]_i_3_n_0 ,\s17_reg[23]_i_4_n_0 ,\s17_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[12]),
        .Q(\s17_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s17b[13]),
        .Q(\s17_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s17_reg_reg[25]_i_1 
       (.CI(\s17_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s17_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s17b[13],\NLW_s17_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s17_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s17b[12]}),
        .S({1'b0,1'b0,1'b1,p14_reg1[23]}));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a_reg[1]),
        .Q(\s17_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a_reg[2]),
        .Q(\s17_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a_reg[3]),
        .Q(\s17_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a_reg[4]),
        .Q(\s17_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a_reg[5]),
        .Q(\s17_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a_reg[6]),
        .Q(\s17_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a_reg[7]),
        .Q(\s17_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a_reg[8]),
        .Q(\s17_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[11]_i_2 
       (.I0(\p13_reg_reg_n_0_[11] ),
        .I1(\p14_reg_reg_n_0_[10] ),
        .O(\s17a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[11]_i_3 
       (.I0(\p13_reg_reg_n_0_[10] ),
        .I1(\p14_reg_reg_n_0_[9] ),
        .O(\s17a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[11]_i_4 
       (.I0(\p13_reg_reg_n_0_[9] ),
        .I1(\p14_reg_reg_n_0_[8] ),
        .O(\s17a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[3]_i_2 
       (.I0(\p13_reg_reg_n_0_[4] ),
        .I1(\p14_reg_reg_n_0_[3] ),
        .O(\s17a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[3]_i_3 
       (.I0(\p13_reg_reg_n_0_[3] ),
        .I1(\p14_reg_reg_n_0_[2] ),
        .O(\s17a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[3]_i_4 
       (.I0(\p13_reg_reg_n_0_[2] ),
        .I1(\p14_reg_reg_n_0_[1] ),
        .O(\s17a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[3]_i_5 
       (.I0(\p13_reg_reg_n_0_[1] ),
        .I1(\p14_reg_reg_n_0_[0] ),
        .O(\s17a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[7]_i_2 
       (.I0(\p13_reg_reg_n_0_[8] ),
        .I1(\p14_reg_reg_n_0_[7] ),
        .O(\s17a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[7]_i_3 
       (.I0(\p13_reg_reg_n_0_[7] ),
        .I1(\p14_reg_reg_n_0_[6] ),
        .O(\s17a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[7]_i_4 
       (.I0(\p13_reg_reg_n_0_[6] ),
        .I1(\p14_reg_reg_n_0_[5] ),
        .O(\s17a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s17a_reg[7]_i_5 
       (.I0(\p13_reg_reg_n_0_[5] ),
        .I1(\p14_reg_reg_n_0_[4] ),
        .O(\s17a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[0]),
        .Q(\s17a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[10]),
        .Q(s17a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[11]),
        .Q(s17a_reg[11]),
        .R(1'b0));
  CARRY4 \s17a_reg_reg[11]_i_1 
       (.CI(\s17a_reg_reg[7]_i_1_n_0 ),
        .CO({s17a[11],\NLW_s17a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\p13_reg_reg_n_0_[11] ,\p13_reg_reg_n_0_[10] ,\p13_reg_reg_n_0_[9] }),
        .O({\NLW_s17a_reg_reg[11]_i_1_O_UNCONNECTED [3],s17a[10:8]}),
        .S({1'b1,\s17a_reg[11]_i_2_n_0 ,\s17a_reg[11]_i_3_n_0 ,\s17a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[1]),
        .Q(s17a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[2]),
        .Q(s17a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[3]),
        .Q(s17a_reg[3]),
        .R(1'b0));
  CARRY4 \s17a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s17a_reg_reg[3]_i_1_n_0 ,\NLW_s17a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p13_reg_reg_n_0_[4] ,\p13_reg_reg_n_0_[3] ,\p13_reg_reg_n_0_[2] ,\p13_reg_reg_n_0_[1] }),
        .O(s17a[3:0]),
        .S({\s17a_reg[3]_i_2_n_0 ,\s17a_reg[3]_i_3_n_0 ,\s17a_reg[3]_i_4_n_0 ,\s17a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[4]),
        .Q(s17a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[5]),
        .Q(s17a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[6]),
        .Q(s17a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[7]),
        .Q(s17a_reg[7]),
        .R(1'b0));
  CARRY4 \s17a_reg_reg[7]_i_1 
       (.CI(\s17a_reg_reg[3]_i_1_n_0 ),
        .CO({\s17a_reg_reg[7]_i_1_n_0 ,\NLW_s17a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p13_reg_reg_n_0_[8] ,\p13_reg_reg_n_0_[7] ,\p13_reg_reg_n_0_[6] ,\p13_reg_reg_n_0_[5] }),
        .O(s17a[7:4]),
        .S({\s17a_reg[7]_i_2_n_0 ,\s17a_reg[7]_i_3_n_0 ,\s17a_reg[7]_i_4_n_0 ,\s17a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[8]),
        .Q(s17a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s17a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s17a[9]),
        .Q(s17a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[13] ),
        .Q(s18_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[14] ),
        .Q(s18_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[15] ),
        .Q(s18_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[16] ),
        .Q(s18_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[17] ),
        .Q(s18_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[18] ),
        .Q(s18_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[19] ),
        .Q(s18_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[20] ),
        .Q(s18_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[21] ),
        .Q(s18_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[22] ),
        .Q(s18_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[23] ),
        .Q(s18_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[24] ),
        .Q(s18_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s18_reg_reg_n_0_[25] ),
        .Q(s18_reg1[25]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[15]_i_2 
       (.I0(p15_reg1[15]),
        .I1(p16_reg1[14]),
        .O(\s18_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[15]_i_3 
       (.I0(p15_reg1[14]),
        .I1(p16_reg1[13]),
        .O(\s18_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[15]_i_4 
       (.I0(p15_reg1[13]),
        .I1(p16_reg1[12]),
        .O(\s18_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[15]_i_5 
       (.I0(p15_reg1[12]),
        .I1(s18a_reg[11]),
        .O(\s18_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[19]_i_2 
       (.I0(p15_reg1[19]),
        .I1(p16_reg1[18]),
        .O(\s18_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[19]_i_3 
       (.I0(p15_reg1[18]),
        .I1(p16_reg1[17]),
        .O(\s18_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[19]_i_4 
       (.I0(p15_reg1[17]),
        .I1(p16_reg1[16]),
        .O(\s18_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[19]_i_5 
       (.I0(p15_reg1[16]),
        .I1(p16_reg1[15]),
        .O(\s18_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[23]_i_2 
       (.I0(p15_reg1[23]),
        .I1(p16_reg1[22]),
        .O(\s18_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[23]_i_3 
       (.I0(p15_reg1[22]),
        .I1(p16_reg1[21]),
        .O(\s18_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[23]_i_4 
       (.I0(p15_reg1[21]),
        .I1(p16_reg1[20]),
        .O(\s18_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18_reg[23]_i_5 
       (.I0(p15_reg1[20]),
        .I1(p16_reg1[19]),
        .O(\s18_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p15_reg2),
        .Q(\s18_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[9]),
        .Q(\s18_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[10]),
        .Q(\s18_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[0]),
        .Q(\s18_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[1]),
        .Q(\s18_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[2]),
        .Q(\s18_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[3]),
        .Q(\s18_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s18_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s18_reg_reg[15]_i_1_n_0 ,\NLW_s18_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p16_reg1[11]),
        .DI(p15_reg1[15:12]),
        .O(s18b[3:0]),
        .S({\s18_reg[15]_i_2_n_0 ,\s18_reg[15]_i_3_n_0 ,\s18_reg[15]_i_4_n_0 ,\s18_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[4]),
        .Q(\s18_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[5]),
        .Q(\s18_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[6]),
        .Q(\s18_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[7]),
        .Q(\s18_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s18_reg_reg[19]_i_1 
       (.CI(\s18_reg_reg[15]_i_1_n_0 ),
        .CO({\s18_reg_reg[19]_i_1_n_0 ,\NLW_s18_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p15_reg1[19:16]),
        .O(s18b[7:4]),
        .S({\s18_reg[19]_i_2_n_0 ,\s18_reg[19]_i_3_n_0 ,\s18_reg[19]_i_4_n_0 ,\s18_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[0]),
        .Q(\s18_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[8]),
        .Q(\s18_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[9]),
        .Q(\s18_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[10]),
        .Q(\s18_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[11]),
        .Q(\s18_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s18_reg_reg[23]_i_1 
       (.CI(\s18_reg_reg[19]_i_1_n_0 ),
        .CO({\s18_reg_reg[23]_i_1_n_0 ,\NLW_s18_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p15_reg1[23:20]),
        .O(s18b[11:8]),
        .S({\s18_reg[23]_i_2_n_0 ,\s18_reg[23]_i_3_n_0 ,\s18_reg[23]_i_4_n_0 ,\s18_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[12]),
        .Q(\s18_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s18b[13]),
        .Q(\s18_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s18_reg_reg[25]_i_1 
       (.CI(\s18_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s18_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s18b[13],\NLW_s18_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s18_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s18b[12]}),
        .S({1'b0,1'b0,1'b1,p16_reg1[23]}));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[1]),
        .Q(\s18_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[2]),
        .Q(\s18_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[3]),
        .Q(\s18_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[4]),
        .Q(\s18_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[5]),
        .Q(\s18_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[6]),
        .Q(\s18_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[7]),
        .Q(\s18_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a_reg[8]),
        .Q(\s18_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[11]_i_2 
       (.I0(\p15_reg_reg_n_0_[11] ),
        .I1(\p16_reg_reg_n_0_[10] ),
        .O(\s18a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[11]_i_3 
       (.I0(\p15_reg_reg_n_0_[10] ),
        .I1(\p16_reg_reg_n_0_[9] ),
        .O(\s18a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[11]_i_4 
       (.I0(\p15_reg_reg_n_0_[9] ),
        .I1(\p16_reg_reg_n_0_[8] ),
        .O(\s18a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[3]_i_2 
       (.I0(\p15_reg_reg_n_0_[4] ),
        .I1(\p16_reg_reg_n_0_[3] ),
        .O(\s18a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[3]_i_3 
       (.I0(\p15_reg_reg_n_0_[3] ),
        .I1(\p16_reg_reg_n_0_[2] ),
        .O(\s18a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[3]_i_4 
       (.I0(\p15_reg_reg_n_0_[2] ),
        .I1(\p16_reg_reg_n_0_[1] ),
        .O(\s18a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[3]_i_5 
       (.I0(\p15_reg_reg_n_0_[1] ),
        .I1(\p16_reg_reg_n_0_[0] ),
        .O(\s18a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[7]_i_2 
       (.I0(\p15_reg_reg_n_0_[8] ),
        .I1(\p16_reg_reg_n_0_[7] ),
        .O(\s18a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[7]_i_3 
       (.I0(\p15_reg_reg_n_0_[7] ),
        .I1(\p16_reg_reg_n_0_[6] ),
        .O(\s18a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[7]_i_4 
       (.I0(\p15_reg_reg_n_0_[6] ),
        .I1(\p16_reg_reg_n_0_[5] ),
        .O(\s18a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s18a_reg[7]_i_5 
       (.I0(\p15_reg_reg_n_0_[5] ),
        .I1(\p16_reg_reg_n_0_[4] ),
        .O(\s18a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[0]),
        .Q(s18a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[10]),
        .Q(s18a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[11]),
        .Q(s18a_reg[11]),
        .R(1'b0));
  CARRY4 \s18a_reg_reg[11]_i_1 
       (.CI(\s18a_reg_reg[7]_i_1_n_0 ),
        .CO({s18a[11],\NLW_s18a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\p15_reg_reg_n_0_[11] ,\p15_reg_reg_n_0_[10] ,\p15_reg_reg_n_0_[9] }),
        .O({\NLW_s18a_reg_reg[11]_i_1_O_UNCONNECTED [3],s18a[10:8]}),
        .S({1'b1,\s18a_reg[11]_i_2_n_0 ,\s18a_reg[11]_i_3_n_0 ,\s18a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[1]),
        .Q(s18a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[2]),
        .Q(s18a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[3]),
        .Q(s18a_reg[3]),
        .R(1'b0));
  CARRY4 \s18a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s18a_reg_reg[3]_i_1_n_0 ,\NLW_s18a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p15_reg_reg_n_0_[4] ,\p15_reg_reg_n_0_[3] ,\p15_reg_reg_n_0_[2] ,\p15_reg_reg_n_0_[1] }),
        .O(s18a[3:0]),
        .S({\s18a_reg[3]_i_2_n_0 ,\s18a_reg[3]_i_3_n_0 ,\s18a_reg[3]_i_4_n_0 ,\s18a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[4]),
        .Q(s18a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[5]),
        .Q(s18a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[6]),
        .Q(s18a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[7]),
        .Q(s18a_reg[7]),
        .R(1'b0));
  CARRY4 \s18a_reg_reg[7]_i_1 
       (.CI(\s18a_reg_reg[3]_i_1_n_0 ),
        .CO({\s18a_reg_reg[7]_i_1_n_0 ,\NLW_s18a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p15_reg_reg_n_0_[8] ,\p15_reg_reg_n_0_[7] ,\p15_reg_reg_n_0_[6] ,\p15_reg_reg_n_0_[5] }),
        .O(s18a[7:4]),
        .S({\s18a_reg[7]_i_2_n_0 ,\s18a_reg[7]_i_3_n_0 ,\s18a_reg[7]_i_4_n_0 ,\s18a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[8]),
        .Q(s18a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s18a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s18a[9]),
        .Q(s18a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[15] ),
        .Q(s19_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[16] ),
        .Q(s19_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[17] ),
        .Q(s19_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[18] ),
        .Q(s19_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[19] ),
        .Q(s19_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[20] ),
        .Q(s19_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[21] ),
        .Q(s19_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[22] ),
        .Q(s19_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[23] ),
        .Q(s19_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[24] ),
        .Q(s19_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s19_reg_reg_n_0_[25] ),
        .Q(s19_reg1[25]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[15]_i_2 
       (.I0(p17_reg1[15]),
        .I1(p18_reg1[14]),
        .O(\s19_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[15]_i_3 
       (.I0(p17_reg1[14]),
        .I1(p18_reg1[13]),
        .O(\s19_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[15]_i_4 
       (.I0(p17_reg1[13]),
        .I1(p18_reg1[12]),
        .O(\s19_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[15]_i_5 
       (.I0(p17_reg1[12]),
        .I1(s19a_reg[11]),
        .O(\s19_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[19]_i_2 
       (.I0(p17_reg1[19]),
        .I1(p18_reg1[18]),
        .O(\s19_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[19]_i_3 
       (.I0(p17_reg1[18]),
        .I1(p18_reg1[17]),
        .O(\s19_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[19]_i_4 
       (.I0(p17_reg1[17]),
        .I1(p18_reg1[16]),
        .O(\s19_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[19]_i_5 
       (.I0(p17_reg1[16]),
        .I1(p18_reg1[15]),
        .O(\s19_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[23]_i_2 
       (.I0(p17_reg1[23]),
        .I1(p18_reg1[22]),
        .O(\s19_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[23]_i_3 
       (.I0(p17_reg1[22]),
        .I1(p18_reg1[21]),
        .O(\s19_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[23]_i_4 
       (.I0(p17_reg1[21]),
        .I1(p18_reg1[20]),
        .O(\s19_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19_reg[23]_i_5 
       (.I0(p17_reg1[20]),
        .I1(p18_reg1[19]),
        .O(\s19_reg[23]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a_reg[9]),
        .Q(\s19_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a_reg[10]),
        .Q(\s19_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[0]),
        .Q(\s19_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[1]),
        .Q(\s19_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[2]),
        .Q(\s19_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[3]),
        .Q(\s19_reg_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s19_reg_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\s19_reg_reg[15]_i_1_n_0 ,\NLW_s19_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p18_reg1[11]),
        .DI(p17_reg1[15:12]),
        .O(s19b[3:0]),
        .S({\s19_reg[15]_i_2_n_0 ,\s19_reg[15]_i_3_n_0 ,\s19_reg[15]_i_4_n_0 ,\s19_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[4]),
        .Q(\s19_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[5]),
        .Q(\s19_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[6]),
        .Q(\s19_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[7]),
        .Q(\s19_reg_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s19_reg_reg[19]_i_1 
       (.CI(\s19_reg_reg[15]_i_1_n_0 ),
        .CO({\s19_reg_reg[19]_i_1_n_0 ,\NLW_s19_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p17_reg1[19:16]),
        .O(s19b[7:4]),
        .S({\s19_reg[19]_i_2_n_0 ,\s19_reg[19]_i_3_n_0 ,\s19_reg[19]_i_4_n_0 ,\s19_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[8]),
        .Q(\s19_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[9]),
        .Q(\s19_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[10]),
        .Q(\s19_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[11]),
        .Q(\s19_reg_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s19_reg_reg[23]_i_1 
       (.CI(\s19_reg_reg[19]_i_1_n_0 ),
        .CO({\s19_reg_reg[23]_i_1_n_0 ,\NLW_s19_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p17_reg1[23:20]),
        .O(s19b[11:8]),
        .S({\s19_reg[23]_i_2_n_0 ,\s19_reg[23]_i_3_n_0 ,\s19_reg[23]_i_4_n_0 ,\s19_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[12]),
        .Q(\s19_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s19b[13]),
        .Q(\s19_reg_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \s19_reg_reg[25]_i_1 
       (.CI(\s19_reg_reg[23]_i_1_n_0 ),
        .CO({\NLW_s19_reg_reg[25]_i_1_CO_UNCONNECTED [3:2],s19b[13],\NLW_s19_reg_reg[25]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s19_reg_reg[25]_i_1_O_UNCONNECTED [3:1],s19b[12]}),
        .S({1'b0,1'b0,1'b1,p18_reg1[23]}));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a_reg[1]),
        .Q(\s19_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a_reg[2]),
        .Q(\s19_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a_reg[3]),
        .Q(\s19_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a_reg[4]),
        .Q(\s19_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a_reg[5]),
        .Q(\s19_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a_reg[6]),
        .Q(\s19_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a_reg[7]),
        .Q(\s19_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a_reg[8]),
        .Q(\s19_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[11]_i_2 
       (.I0(\p17_reg_reg_n_0_[11] ),
        .I1(\p18_reg_reg_n_0_[10] ),
        .O(\s19a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[11]_i_3 
       (.I0(\p17_reg_reg_n_0_[10] ),
        .I1(\p18_reg_reg_n_0_[9] ),
        .O(\s19a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[11]_i_4 
       (.I0(\p17_reg_reg_n_0_[9] ),
        .I1(\p18_reg_reg_n_0_[8] ),
        .O(\s19a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[3]_i_2 
       (.I0(\p17_reg_reg_n_0_[4] ),
        .I1(\p18_reg_reg_n_0_[3] ),
        .O(\s19a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[3]_i_3 
       (.I0(\p17_reg_reg_n_0_[3] ),
        .I1(\p18_reg_reg_n_0_[2] ),
        .O(\s19a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[3]_i_4 
       (.I0(\p17_reg_reg_n_0_[2] ),
        .I1(\p18_reg_reg_n_0_[1] ),
        .O(\s19a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[3]_i_5 
       (.I0(\p17_reg_reg_n_0_[1] ),
        .I1(\p18_reg_reg_n_0_[0] ),
        .O(\s19a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[7]_i_2 
       (.I0(\p17_reg_reg_n_0_[8] ),
        .I1(\p18_reg_reg_n_0_[7] ),
        .O(\s19a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[7]_i_3 
       (.I0(\p17_reg_reg_n_0_[7] ),
        .I1(\p18_reg_reg_n_0_[6] ),
        .O(\s19a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[7]_i_4 
       (.I0(\p17_reg_reg_n_0_[6] ),
        .I1(\p18_reg_reg_n_0_[5] ),
        .O(\s19a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s19a_reg[7]_i_5 
       (.I0(\p17_reg_reg_n_0_[5] ),
        .I1(\p18_reg_reg_n_0_[4] ),
        .O(\s19a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[0]),
        .Q(\s19a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[10]),
        .Q(s19a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[11]),
        .Q(s19a_reg[11]),
        .R(1'b0));
  CARRY4 \s19a_reg_reg[11]_i_1 
       (.CI(\s19a_reg_reg[7]_i_1_n_0 ),
        .CO({s19a[11],\NLW_s19a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\p17_reg_reg_n_0_[11] ,\p17_reg_reg_n_0_[10] ,\p17_reg_reg_n_0_[9] }),
        .O({\NLW_s19a_reg_reg[11]_i_1_O_UNCONNECTED [3],s19a[10:8]}),
        .S({1'b1,\s19a_reg[11]_i_2_n_0 ,\s19a_reg[11]_i_3_n_0 ,\s19a_reg[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[1]),
        .Q(s19a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[2]),
        .Q(s19a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[3]),
        .Q(s19a_reg[3]),
        .R(1'b0));
  CARRY4 \s19a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s19a_reg_reg[3]_i_1_n_0 ,\NLW_s19a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p17_reg_reg_n_0_[4] ,\p17_reg_reg_n_0_[3] ,\p17_reg_reg_n_0_[2] ,\p17_reg_reg_n_0_[1] }),
        .O(s19a[3:0]),
        .S({\s19a_reg[3]_i_2_n_0 ,\s19a_reg[3]_i_3_n_0 ,\s19a_reg[3]_i_4_n_0 ,\s19a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[4]),
        .Q(s19a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[5]),
        .Q(s19a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[6]),
        .Q(s19a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[7]),
        .Q(s19a_reg[7]),
        .R(1'b0));
  CARRY4 \s19a_reg_reg[7]_i_1 
       (.CI(\s19a_reg_reg[3]_i_1_n_0 ),
        .CO({\s19a_reg_reg[7]_i_1_n_0 ,\NLW_s19a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\p17_reg_reg_n_0_[8] ,\p17_reg_reg_n_0_[7] ,\p17_reg_reg_n_0_[6] ,\p17_reg_reg_n_0_[5] }),
        .O(s19a[7:4]),
        .S({\s19a_reg[7]_i_2_n_0 ,\s19a_reg[7]_i_3_n_0 ,\s19a_reg[7]_i_4_n_0 ,\s19a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[8]),
        .Q(s19a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s19a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s19a[9]),
        .Q(s19a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s21_reg_reg_n_0_[19] ),
        .Q(s21_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s21_reg_reg_n_0_[20] ),
        .Q(s21_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s21_reg_reg_n_0_[21] ),
        .Q(s21_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s21_reg_reg_n_0_[22] ),
        .Q(s21_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s21_reg_reg_n_0_[23] ),
        .Q(s21_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s21_reg_reg_n_0_[24] ),
        .Q(s21_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s21_reg_reg_n_0_[25] ),
        .Q(s21_reg1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\s21_reg_reg_n_0_[26] ),
        .Q(s21_reg1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\s21_reg_reg_n_0_[27] ),
        .Q(s21_reg1[27]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[18]_i_2 
       (.I0(s11_reg1[18]),
        .I1(s12_reg1[16]),
        .O(\s21_reg[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[18]_i_3 
       (.I0(s11_reg1[17]),
        .I1(s12_reg1[15]),
        .O(\s21_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[18]_i_4 
       (.I0(s11_reg1[16]),
        .I1(s12_reg1[14]),
        .O(\s21_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[18]_i_5 
       (.I0(s11_reg1[15]),
        .I1(s21a_reg[13]),
        .O(\s21_reg[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[22]_i_2 
       (.I0(s11_reg1[22]),
        .I1(s12_reg1[20]),
        .O(\s21_reg[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[22]_i_3 
       (.I0(s11_reg1[21]),
        .I1(s12_reg1[19]),
        .O(\s21_reg[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[22]_i_4 
       (.I0(s11_reg1[20]),
        .I1(s12_reg1[18]),
        .O(\s21_reg[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[22]_i_5 
       (.I0(s11_reg1[19]),
        .I1(s12_reg1[17]),
        .O(\s21_reg[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[26]_i_2 
       (.I0(s11_reg1[25]),
        .I1(s12_reg1[23]),
        .O(\s21_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[26]_i_3 
       (.I0(s11_reg1[24]),
        .I1(s12_reg1[22]),
        .O(\s21_reg[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21_reg[26]_i_4 
       (.I0(s11_reg1[23]),
        .I1(s12_reg1[21]),
        .O(\s21_reg[26]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[8]),
        .Q(p_1_in2_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[9]),
        .Q(p_1_in2_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[10]),
        .Q(p_1_in2_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[11]),
        .Q(p_1_in2_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[12]),
        .Q(p_1_in2_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[0]),
        .Q(p_1_in2_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[1]),
        .Q(p_1_in2_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[2]),
        .Q(p_1_in2_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[3]),
        .Q(p_1_in2_in[14]),
        .R(1'b0));
  CARRY4 \s21_reg_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\s21_reg_reg[18]_i_1_n_0 ,\NLW_s21_reg_reg[18]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s12_reg1[13]),
        .DI(s11_reg1[18:15]),
        .O(s21b[3:0]),
        .S({\s21_reg[18]_i_2_n_0 ,\s21_reg[18]_i_3_n_0 ,\s21_reg[18]_i_4_n_0 ,\s21_reg[18]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[4]),
        .Q(\s21_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[5]),
        .Q(\s21_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[6]),
        .Q(\s21_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[7]),
        .Q(\s21_reg_reg_n_0_[22] ),
        .R(1'b0));
  CARRY4 \s21_reg_reg[22]_i_1 
       (.CI(\s21_reg_reg[18]_i_1_n_0 ),
        .CO({\s21_reg_reg[22]_i_1_n_0 ,\NLW_s21_reg_reg[22]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s11_reg1[22:19]),
        .O(s21b[7:4]),
        .S({\s21_reg[22]_i_2_n_0 ,\s21_reg[22]_i_3_n_0 ,\s21_reg[22]_i_4_n_0 ,\s21_reg[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[8]),
        .Q(\s21_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[9]),
        .Q(\s21_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[10]),
        .Q(\s21_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[11]),
        .Q(\s21_reg_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \s21_reg_reg[26]_i_1 
       (.CI(\s21_reg_reg[22]_i_1_n_0 ),
        .CO({\s21_reg_reg[26]_i_1_n_0 ,\NLW_s21_reg_reg[26]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,s11_reg1[25:23]}),
        .O(s21b[11:8]),
        .S({s12_reg1[24],\s21_reg[26]_i_2_n_0 ,\s21_reg[26]_i_3_n_0 ,\s21_reg[26]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s21b[12]),
        .Q(\s21_reg_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s21_reg_reg[27]_i_1 
       (.CI(\s21_reg_reg[26]_i_1_n_0 ),
        .CO(\NLW_s21_reg_reg[27]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s21_reg_reg[27]_i_1_O_UNCONNECTED [3:1],s21b[12]}),
        .S({1'b0,1'b0,1'b0,s12_reg1[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[2]),
        .Q(p_1_in2_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[3]),
        .Q(p_1_in2_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[4]),
        .Q(p_1_in2_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[5]),
        .Q(p_1_in2_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[6]),
        .Q(p_1_in2_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a_reg[7]),
        .Q(p_1_in2_in[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[11]_i_2 
       (.I0(p_1_in5_in[11]),
        .I1(\s12_reg_reg_n_0_[11] ),
        .O(\s21a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[11]_i_3 
       (.I0(p_1_in5_in[10]),
        .I1(\s12_reg_reg_n_0_[10] ),
        .O(\s21a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[11]_i_4 
       (.I0(p_1_in5_in[9]),
        .I1(\s12_reg_reg_n_0_[9] ),
        .O(\s21a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[11]_i_5 
       (.I0(p_1_in5_in[8]),
        .I1(\s12_reg_reg_n_0_[8] ),
        .O(\s21a_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[13]_i_2 
       (.I0(p_1_in5_in[12]),
        .I1(\s12_reg_reg_n_0_[12] ),
        .O(\s21a_reg[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[3]_i_2 
       (.I0(p_1_in5_in[3]),
        .I1(\s12_reg_reg_n_0_[3] ),
        .O(\s21a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[3]_i_3 
       (.I0(p_1_in5_in[2]),
        .I1(\s12_reg_reg_n_0_[2] ),
        .O(\s21a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[3]_i_4 
       (.I0(p_1_in5_in[1]),
        .I1(\s12_reg_reg_n_0_[1] ),
        .O(\s21a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[3]_i_5 
       (.I0(p_1_in5_in[0]),
        .I1(\s12_reg_reg_n_0_[0] ),
        .O(\s21a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[7]_i_2 
       (.I0(p_1_in5_in[7]),
        .I1(\s12_reg_reg_n_0_[7] ),
        .O(\s21a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[7]_i_3 
       (.I0(p_1_in5_in[6]),
        .I1(\s12_reg_reg_n_0_[6] ),
        .O(\s21a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[7]_i_4 
       (.I0(p_1_in5_in[5]),
        .I1(\s12_reg_reg_n_0_[5] ),
        .O(\s21a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s21a_reg[7]_i_5 
       (.I0(p_1_in5_in[4]),
        .I1(\s12_reg_reg_n_0_[4] ),
        .O(\s21a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[10]),
        .Q(s21a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[11]),
        .Q(s21a_reg[11]),
        .R(1'b0));
  CARRY4 \s21a_reg_reg[11]_i_1 
       (.CI(\s21a_reg_reg[7]_i_1_n_0 ),
        .CO({\s21a_reg_reg[11]_i_1_n_0 ,\NLW_s21a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in5_in[11:8]),
        .O(s21a[11:8]),
        .S({\s21a_reg[11]_i_2_n_0 ,\s21a_reg[11]_i_3_n_0 ,\s21a_reg[11]_i_4_n_0 ,\s21a_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[12]),
        .Q(s21a_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[13]),
        .Q(s21a_reg[13]),
        .R(1'b0));
  CARRY4 \s21a_reg_reg[13]_i_1 
       (.CI(\s21a_reg_reg[11]_i_1_n_0 ),
        .CO({\NLW_s21a_reg_reg[13]_i_1_CO_UNCONNECTED [3:2],s21a[13],\NLW_s21a_reg_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in5_in[12]}),
        .O({\NLW_s21a_reg_reg[13]_i_1_O_UNCONNECTED [3:1],s21a[12]}),
        .S({1'b0,1'b0,1'b1,\s21a_reg[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[2]),
        .Q(s21a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[3]),
        .Q(s21a_reg[3]),
        .R(1'b0));
  CARRY4 \s21a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s21a_reg_reg[3]_i_1_n_0 ,\NLW_s21a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in5_in[3:0]),
        .O({s21a[3:2],\NLW_s21a_reg_reg[3]_i_1_O_UNCONNECTED [1:0]}),
        .S({\s21a_reg[3]_i_2_n_0 ,\s21a_reg[3]_i_3_n_0 ,\s21a_reg[3]_i_4_n_0 ,\s21a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[4]),
        .Q(s21a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[5]),
        .Q(s21a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[6]),
        .Q(s21a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[7]),
        .Q(s21a_reg[7]),
        .R(1'b0));
  CARRY4 \s21a_reg_reg[7]_i_1 
       (.CI(\s21a_reg_reg[3]_i_1_n_0 ),
        .CO({\s21a_reg_reg[7]_i_1_n_0 ,\NLW_s21a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in5_in[7:4]),
        .O(s21a[7:4]),
        .S({\s21a_reg[7]_i_2_n_0 ,\s21a_reg[7]_i_3_n_0 ,\s21a_reg[7]_i_4_n_0 ,\s21a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[8]),
        .Q(s21a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s21a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s21a[9]),
        .Q(s21a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[15] ),
        .Q(s22_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[16] ),
        .Q(s22_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[17] ),
        .Q(s22_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[18] ),
        .Q(s22_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[19] ),
        .Q(s22_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[20] ),
        .Q(s22_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[21] ),
        .Q(s22_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[22] ),
        .Q(s22_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[23] ),
        .Q(s22_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[24] ),
        .Q(s22_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[25] ),
        .Q(s22_reg1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[26] ),
        .Q(s22_reg1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\s22_reg_reg_n_0_[27] ),
        .Q(s22_reg1[27]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[18]_i_2 
       (.I0(s13_reg1[18]),
        .I1(s14_reg1[16]),
        .O(\s22_reg[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[18]_i_3 
       (.I0(s13_reg1[17]),
        .I1(s14_reg1[15]),
        .O(\s22_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[18]_i_4 
       (.I0(s13_reg1[16]),
        .I1(s14_reg1[14]),
        .O(\s22_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[18]_i_5 
       (.I0(s13_reg1[15]),
        .I1(s22a_reg[13]),
        .O(\s22_reg[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[22]_i_2 
       (.I0(s13_reg1[22]),
        .I1(s14_reg1[20]),
        .O(\s22_reg[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[22]_i_3 
       (.I0(s13_reg1[21]),
        .I1(s14_reg1[19]),
        .O(\s22_reg[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[22]_i_4 
       (.I0(s13_reg1[20]),
        .I1(s14_reg1[18]),
        .O(\s22_reg[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[22]_i_5 
       (.I0(s13_reg1[19]),
        .I1(s14_reg1[17]),
        .O(\s22_reg[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[26]_i_2 
       (.I0(s13_reg1[25]),
        .I1(s14_reg1[23]),
        .O(\s22_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[26]_i_3 
       (.I0(s13_reg1[24]),
        .I1(s14_reg1[22]),
        .O(\s22_reg[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22_reg[26]_i_4 
       (.I0(s13_reg1[23]),
        .I1(s14_reg1[21]),
        .O(\s22_reg[26]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg2_reg[0]_srl3_n_0 ),
        .Q(\s22_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[8]),
        .Q(\s22_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[9]),
        .Q(\s22_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[10]),
        .Q(\s22_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[11]),
        .Q(\s22_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[12]),
        .Q(\s22_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[0]),
        .Q(\s22_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[1]),
        .Q(\s22_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[2]),
        .Q(\s22_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[3]),
        .Q(\s22_reg_reg_n_0_[18] ),
        .R(1'b0));
  CARRY4 \s22_reg_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\s22_reg_reg[18]_i_1_n_0 ,\NLW_s22_reg_reg[18]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s14_reg1[13]),
        .DI(s13_reg1[18:15]),
        .O(s22b[3:0]),
        .S({\s22_reg[18]_i_2_n_0 ,\s22_reg[18]_i_3_n_0 ,\s22_reg[18]_i_4_n_0 ,\s22_reg[18]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[4]),
        .Q(\s22_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\s13_reg2_reg[1]_srl2_n_0 ),
        .Q(\s22_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[5]),
        .Q(\s22_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[6]),
        .Q(\s22_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[7]),
        .Q(\s22_reg_reg_n_0_[22] ),
        .R(1'b0));
  CARRY4 \s22_reg_reg[22]_i_1 
       (.CI(\s22_reg_reg[18]_i_1_n_0 ),
        .CO({\s22_reg_reg[22]_i_1_n_0 ,\NLW_s22_reg_reg[22]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s13_reg1[22:19]),
        .O(s22b[7:4]),
        .S({\s22_reg[22]_i_2_n_0 ,\s22_reg[22]_i_3_n_0 ,\s22_reg[22]_i_4_n_0 ,\s22_reg[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[8]),
        .Q(\s22_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[9]),
        .Q(\s22_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[10]),
        .Q(\s22_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[11]),
        .Q(\s22_reg_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \s22_reg_reg[26]_i_1 
       (.CI(\s22_reg_reg[22]_i_1_n_0 ),
        .CO({\s22_reg_reg[26]_i_1_n_0 ,\NLW_s22_reg_reg[26]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,s13_reg1[25:23]}),
        .O(s22b[11:8]),
        .S({s14_reg1[24],\s22_reg[26]_i_2_n_0 ,\s22_reg[26]_i_3_n_0 ,\s22_reg[26]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s22b[12]),
        .Q(\s22_reg_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s22_reg_reg[27]_i_1 
       (.CI(\s22_reg_reg[26]_i_1_n_0 ),
        .CO(\NLW_s22_reg_reg[27]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s22_reg_reg[27]_i_1_O_UNCONNECTED [3:1],s22b[12]}),
        .S({1'b0,1'b0,1'b0,s14_reg1[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[0]),
        .Q(\s22_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[1]),
        .Q(\s22_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[2]),
        .Q(\s22_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[3]),
        .Q(\s22_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[4]),
        .Q(\s22_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[5]),
        .Q(\s22_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[6]),
        .Q(\s22_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a_reg[7]),
        .Q(\s22_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[11]_i_2 
       (.I0(p_1_in4_in[11]),
        .I1(\s14_reg_reg_n_0_[11] ),
        .O(\s22a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[11]_i_3 
       (.I0(p_1_in4_in[10]),
        .I1(\s14_reg_reg_n_0_[10] ),
        .O(\s22a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[11]_i_4 
       (.I0(p_1_in4_in[9]),
        .I1(\s14_reg_reg_n_0_[9] ),
        .O(\s22a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[11]_i_5 
       (.I0(p_1_in4_in[8]),
        .I1(\s14_reg_reg_n_0_[8] ),
        .O(\s22a_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[13]_i_2 
       (.I0(p_1_in4_in[12]),
        .I1(\s14_reg_reg_n_0_[12] ),
        .O(\s22a_reg[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[3]_i_2 
       (.I0(p_1_in4_in[3]),
        .I1(\s14_reg_reg_n_0_[3] ),
        .O(\s22a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[3]_i_3 
       (.I0(p_1_in4_in[2]),
        .I1(\s14_reg_reg_n_0_[2] ),
        .O(\s22a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[3]_i_4 
       (.I0(p_1_in4_in[1]),
        .I1(\s14_reg_reg_n_0_[1] ),
        .O(\s22a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[3]_i_5 
       (.I0(p_1_in4_in[0]),
        .I1(\s14_reg_reg_n_0_[0] ),
        .O(\s22a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[7]_i_2 
       (.I0(p_1_in4_in[7]),
        .I1(\s14_reg_reg_n_0_[7] ),
        .O(\s22a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[7]_i_3 
       (.I0(p_1_in4_in[6]),
        .I1(\s14_reg_reg_n_0_[6] ),
        .O(\s22a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[7]_i_4 
       (.I0(p_1_in4_in[5]),
        .I1(\s14_reg_reg_n_0_[5] ),
        .O(\s22a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s22a_reg[7]_i_5 
       (.I0(p_1_in4_in[4]),
        .I1(\s14_reg_reg_n_0_[4] ),
        .O(\s22a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[0]),
        .Q(s22a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[10]),
        .Q(s22a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[11]),
        .Q(s22a_reg[11]),
        .R(1'b0));
  CARRY4 \s22a_reg_reg[11]_i_1 
       (.CI(\s22a_reg_reg[7]_i_1_n_0 ),
        .CO({\s22a_reg_reg[11]_i_1_n_0 ,\NLW_s22a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in4_in[11:8]),
        .O(s22a[11:8]),
        .S({\s22a_reg[11]_i_2_n_0 ,\s22a_reg[11]_i_3_n_0 ,\s22a_reg[11]_i_4_n_0 ,\s22a_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[12]),
        .Q(s22a_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[13]),
        .Q(s22a_reg[13]),
        .R(1'b0));
  CARRY4 \s22a_reg_reg[13]_i_1 
       (.CI(\s22a_reg_reg[11]_i_1_n_0 ),
        .CO({\NLW_s22a_reg_reg[13]_i_1_CO_UNCONNECTED [3:2],s22a[13],\NLW_s22a_reg_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in4_in[12]}),
        .O({\NLW_s22a_reg_reg[13]_i_1_O_UNCONNECTED [3:1],s22a[12]}),
        .S({1'b0,1'b0,1'b1,\s22a_reg[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[1]),
        .Q(s22a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[2]),
        .Q(s22a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[3]),
        .Q(s22a_reg[3]),
        .R(1'b0));
  CARRY4 \s22a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s22a_reg_reg[3]_i_1_n_0 ,\NLW_s22a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in4_in[3:0]),
        .O(s22a[3:0]),
        .S({\s22a_reg[3]_i_2_n_0 ,\s22a_reg[3]_i_3_n_0 ,\s22a_reg[3]_i_4_n_0 ,\s22a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[4]),
        .Q(s22a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[5]),
        .Q(s22a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[6]),
        .Q(s22a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[7]),
        .Q(s22a_reg[7]),
        .R(1'b0));
  CARRY4 \s22a_reg_reg[7]_i_1 
       (.CI(\s22a_reg_reg[3]_i_1_n_0 ),
        .CO({\s22a_reg_reg[7]_i_1_n_0 ,\NLW_s22a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in4_in[7:4]),
        .O(s22a[7:4]),
        .S({\s22a_reg[7]_i_2_n_0 ,\s22a_reg[7]_i_3_n_0 ,\s22a_reg[7]_i_4_n_0 ,\s22a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[8]),
        .Q(s22a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s22a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s22a[9]),
        .Q(s22a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[19] ),
        .Q(s23_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[20] ),
        .Q(s23_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[21] ),
        .Q(s23_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[22] ),
        .Q(s23_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[23] ),
        .Q(s23_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[24] ),
        .Q(s23_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[25] ),
        .Q(s23_reg1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[26] ),
        .Q(s23_reg1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[27] ),
        .Q(s23_reg1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg[0]_srl4_n_0 ),
        .Q(s23_reg2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg[1]_srl3_n_0 ),
        .Q(s23_reg2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[2] ),
        .Q(s23_reg2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\s23_reg_reg_n_0_[3] ),
        .Q(s23_reg2[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[18]_i_2 
       (.I0(s15_reg1[18]),
        .I1(s16_reg1[16]),
        .O(\s23_reg[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[18]_i_3 
       (.I0(s15_reg1[17]),
        .I1(s16_reg1[15]),
        .O(\s23_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[18]_i_4 
       (.I0(s15_reg1[16]),
        .I1(s16_reg1[14]),
        .O(\s23_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[18]_i_5 
       (.I0(s15_reg1[15]),
        .I1(s23a_reg[13]),
        .O(\s23_reg[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[22]_i_2 
       (.I0(s15_reg1[22]),
        .I1(s16_reg1[20]),
        .O(\s23_reg[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[22]_i_3 
       (.I0(s15_reg1[21]),
        .I1(s16_reg1[19]),
        .O(\s23_reg[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[22]_i_4 
       (.I0(s15_reg1[20]),
        .I1(s16_reg1[18]),
        .O(\s23_reg[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[22]_i_5 
       (.I0(s15_reg1[19]),
        .I1(s16_reg1[17]),
        .O(\s23_reg[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[26]_i_2 
       (.I0(s15_reg1[25]),
        .I1(s16_reg1[23]),
        .O(\s23_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[26]_i_3 
       (.I0(s15_reg1[24]),
        .I1(s16_reg1[22]),
        .O(\s23_reg[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23_reg[26]_i_4 
       (.I0(s15_reg1[23]),
        .I1(s16_reg1[21]),
        .O(\s23_reg[26]_i_4_n_0 ));
  (* srl_bus_name = "z2/\s23_reg_reg " *) 
  (* srl_name = "z2/\s23_reg_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s23_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\p9_reg_reg_n_0_[0] ),
        .Q(\s23_reg_reg[0]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[8]),
        .Q(p_1_in1_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[9]),
        .Q(p_1_in1_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[10]),
        .Q(p_1_in1_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[11]),
        .Q(p_1_in1_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[12]),
        .Q(p_1_in1_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[0]),
        .Q(p_1_in1_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[1]),
        .Q(p_1_in1_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[2]),
        .Q(p_1_in1_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[3]),
        .Q(p_1_in1_in[14]),
        .R(1'b0));
  CARRY4 \s23_reg_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\s23_reg_reg[18]_i_1_n_0 ,\NLW_s23_reg_reg[18]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s16_reg1[13]),
        .DI(s15_reg1[18:15]),
        .O(s23b[3:0]),
        .S({\s23_reg[18]_i_2_n_0 ,\s23_reg[18]_i_3_n_0 ,\s23_reg[18]_i_4_n_0 ,\s23_reg[18]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[4]),
        .Q(\s23_reg_reg_n_0_[19] ),
        .R(1'b0));
  (* srl_bus_name = "z2/\s23_reg_reg " *) 
  (* srl_name = "z2/\s23_reg_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s23_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s15a_reg_reg_n_0_[0] ),
        .Q(\s23_reg_reg[1]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[5]),
        .Q(\s23_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[6]),
        .Q(\s23_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[7]),
        .Q(\s23_reg_reg_n_0_[22] ),
        .R(1'b0));
  CARRY4 \s23_reg_reg[22]_i_1 
       (.CI(\s23_reg_reg[18]_i_1_n_0 ),
        .CO({\s23_reg_reg[22]_i_1_n_0 ,\NLW_s23_reg_reg[22]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s15_reg1[22:19]),
        .O(s23b[7:4]),
        .S({\s23_reg[22]_i_2_n_0 ,\s23_reg[22]_i_3_n_0 ,\s23_reg[22]_i_4_n_0 ,\s23_reg[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[8]),
        .Q(\s23_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[9]),
        .Q(\s23_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[10]),
        .Q(\s23_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[11]),
        .Q(\s23_reg_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \s23_reg_reg[26]_i_1 
       (.CI(\s23_reg_reg[22]_i_1_n_0 ),
        .CO({\s23_reg_reg[26]_i_1_n_0 ,\NLW_s23_reg_reg[26]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,s15_reg1[25:23]}),
        .O(s23b[11:8]),
        .S({s16_reg1[24],\s23_reg[26]_i_2_n_0 ,\s23_reg[26]_i_3_n_0 ,\s23_reg[26]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s23b[12]),
        .Q(\s23_reg_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s23_reg_reg[27]_i_1 
       (.CI(\s23_reg_reg[26]_i_1_n_0 ),
        .CO(\NLW_s23_reg_reg[27]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s23_reg_reg[27]_i_1_O_UNCONNECTED [3:1],s23b[12]}),
        .S({1'b0,1'b0,1'b0,s16_reg1[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[0]),
        .Q(\s23_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[1]),
        .Q(\s23_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[2]),
        .Q(p_1_in1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[3]),
        .Q(p_1_in1_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[4]),
        .Q(p_1_in1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[5]),
        .Q(p_1_in1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[6]),
        .Q(p_1_in1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a_reg[7]),
        .Q(p_1_in1_in[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[11]_i_2 
       (.I0(p_1_in3_in[11]),
        .I1(\s16_reg_reg_n_0_[11] ),
        .O(\s23a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[11]_i_3 
       (.I0(p_1_in3_in[10]),
        .I1(\s16_reg_reg_n_0_[10] ),
        .O(\s23a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[11]_i_4 
       (.I0(p_1_in3_in[9]),
        .I1(\s16_reg_reg_n_0_[9] ),
        .O(\s23a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[11]_i_5 
       (.I0(p_1_in3_in[8]),
        .I1(\s16_reg_reg_n_0_[8] ),
        .O(\s23a_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[13]_i_2 
       (.I0(p_1_in3_in[12]),
        .I1(\s16_reg_reg_n_0_[12] ),
        .O(\s23a_reg[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[3]_i_2 
       (.I0(p_1_in3_in[3]),
        .I1(\s16_reg_reg_n_0_[3] ),
        .O(\s23a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[3]_i_3 
       (.I0(p_1_in3_in[2]),
        .I1(\s16_reg_reg_n_0_[2] ),
        .O(\s23a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[3]_i_4 
       (.I0(p_1_in3_in[1]),
        .I1(\s16_reg_reg_n_0_[1] ),
        .O(\s23a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[3]_i_5 
       (.I0(p_1_in3_in[0]),
        .I1(\s16_reg_reg_n_0_[0] ),
        .O(\s23a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[7]_i_2 
       (.I0(p_1_in3_in[7]),
        .I1(\s16_reg_reg_n_0_[7] ),
        .O(\s23a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[7]_i_3 
       (.I0(p_1_in3_in[6]),
        .I1(\s16_reg_reg_n_0_[6] ),
        .O(\s23a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[7]_i_4 
       (.I0(p_1_in3_in[5]),
        .I1(\s16_reg_reg_n_0_[5] ),
        .O(\s23a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s23a_reg[7]_i_5 
       (.I0(p_1_in3_in[4]),
        .I1(\s16_reg_reg_n_0_[4] ),
        .O(\s23a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[0]),
        .Q(s23a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[10]),
        .Q(s23a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[11]),
        .Q(s23a_reg[11]),
        .R(1'b0));
  CARRY4 \s23a_reg_reg[11]_i_1 
       (.CI(\s23a_reg_reg[7]_i_1_n_0 ),
        .CO({\s23a_reg_reg[11]_i_1_n_0 ,\NLW_s23a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in3_in[11:8]),
        .O(s23a[11:8]),
        .S({\s23a_reg[11]_i_2_n_0 ,\s23a_reg[11]_i_3_n_0 ,\s23a_reg[11]_i_4_n_0 ,\s23a_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[12]),
        .Q(s23a_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[13]),
        .Q(s23a_reg[13]),
        .R(1'b0));
  CARRY4 \s23a_reg_reg[13]_i_1 
       (.CI(\s23a_reg_reg[11]_i_1_n_0 ),
        .CO({\NLW_s23a_reg_reg[13]_i_1_CO_UNCONNECTED [3:2],s23a[13],\NLW_s23a_reg_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in3_in[12]}),
        .O({\NLW_s23a_reg_reg[13]_i_1_O_UNCONNECTED [3:1],s23a[12]}),
        .S({1'b0,1'b0,1'b1,\s23a_reg[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[1]),
        .Q(s23a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[2]),
        .Q(s23a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[3]),
        .Q(s23a_reg[3]),
        .R(1'b0));
  CARRY4 \s23a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s23a_reg_reg[3]_i_1_n_0 ,\NLW_s23a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in3_in[3:0]),
        .O(s23a[3:0]),
        .S({\s23a_reg[3]_i_2_n_0 ,\s23a_reg[3]_i_3_n_0 ,\s23a_reg[3]_i_4_n_0 ,\s23a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[4]),
        .Q(s23a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[5]),
        .Q(s23a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[6]),
        .Q(s23a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[7]),
        .Q(s23a_reg[7]),
        .R(1'b0));
  CARRY4 \s23a_reg_reg[7]_i_1 
       (.CI(\s23a_reg_reg[3]_i_1_n_0 ),
        .CO({\s23a_reg_reg[7]_i_1_n_0 ,\NLW_s23a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in3_in[7:4]),
        .O(s23a[7:4]),
        .S({\s23a_reg[7]_i_2_n_0 ,\s23a_reg[7]_i_3_n_0 ,\s23a_reg[7]_i_4_n_0 ,\s23a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[8]),
        .Q(s23a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s23a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s23a[9]),
        .Q(s23a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[15] ),
        .Q(s24_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[16] ),
        .Q(s24_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[17] ),
        .Q(s24_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[18] ),
        .Q(s24_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[19] ),
        .Q(s24_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[20] ),
        .Q(s24_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[21] ),
        .Q(s24_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[22] ),
        .Q(s24_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[23] ),
        .Q(s24_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[24] ),
        .Q(s24_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[25] ),
        .Q(s24_reg1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[26] ),
        .Q(s24_reg1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\s24_reg_reg_n_0_[27] ),
        .Q(s24_reg1[27]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[18]_i_2 
       (.I0(s17_reg1[18]),
        .I1(s18_reg1[16]),
        .O(\s24_reg[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[18]_i_3 
       (.I0(s17_reg1[17]),
        .I1(s18_reg1[15]),
        .O(\s24_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[18]_i_4 
       (.I0(s17_reg1[16]),
        .I1(s18_reg1[14]),
        .O(\s24_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[18]_i_5 
       (.I0(s17_reg1[15]),
        .I1(s24a_reg[13]),
        .O(\s24_reg[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[22]_i_2 
       (.I0(s17_reg1[22]),
        .I1(s18_reg1[20]),
        .O(\s24_reg[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[22]_i_3 
       (.I0(s17_reg1[21]),
        .I1(s18_reg1[19]),
        .O(\s24_reg[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[22]_i_4 
       (.I0(s17_reg1[20]),
        .I1(s18_reg1[18]),
        .O(\s24_reg[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[22]_i_5 
       (.I0(s17_reg1[19]),
        .I1(s18_reg1[17]),
        .O(\s24_reg[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[26]_i_2 
       (.I0(s17_reg1[25]),
        .I1(s18_reg1[23]),
        .O(\s24_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[26]_i_3 
       (.I0(s17_reg1[24]),
        .I1(s18_reg1[22]),
        .O(\s24_reg[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24_reg[26]_i_4 
       (.I0(s17_reg1[23]),
        .I1(s18_reg1[21]),
        .O(\s24_reg[26]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg2_reg[0]_srl3_n_0 ),
        .Q(\s24_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[8]),
        .Q(\s24_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[9]),
        .Q(\s24_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[10]),
        .Q(\s24_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[11]),
        .Q(\s24_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[12]),
        .Q(\s24_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[0]),
        .Q(\s24_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[1]),
        .Q(\s24_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[2]),
        .Q(\s24_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[3]),
        .Q(\s24_reg_reg_n_0_[18] ),
        .R(1'b0));
  CARRY4 \s24_reg_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\s24_reg_reg[18]_i_1_n_0 ,\NLW_s24_reg_reg[18]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s18_reg1[13]),
        .DI(s17_reg1[18:15]),
        .O(s24b[3:0]),
        .S({\s24_reg[18]_i_2_n_0 ,\s24_reg[18]_i_3_n_0 ,\s24_reg[18]_i_4_n_0 ,\s24_reg[18]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[4]),
        .Q(\s24_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\s17_reg2_reg[1]_srl2_n_0 ),
        .Q(\s24_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[5]),
        .Q(\s24_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[6]),
        .Q(\s24_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[7]),
        .Q(\s24_reg_reg_n_0_[22] ),
        .R(1'b0));
  CARRY4 \s24_reg_reg[22]_i_1 
       (.CI(\s24_reg_reg[18]_i_1_n_0 ),
        .CO({\s24_reg_reg[22]_i_1_n_0 ,\NLW_s24_reg_reg[22]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s17_reg1[22:19]),
        .O(s24b[7:4]),
        .S({\s24_reg[22]_i_2_n_0 ,\s24_reg[22]_i_3_n_0 ,\s24_reg[22]_i_4_n_0 ,\s24_reg[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[8]),
        .Q(\s24_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[9]),
        .Q(\s24_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[10]),
        .Q(\s24_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[11]),
        .Q(\s24_reg_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \s24_reg_reg[26]_i_1 
       (.CI(\s24_reg_reg[22]_i_1_n_0 ),
        .CO({\s24_reg_reg[26]_i_1_n_0 ,\NLW_s24_reg_reg[26]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,s17_reg1[25:23]}),
        .O(s24b[11:8]),
        .S({s18_reg1[24],\s24_reg[26]_i_2_n_0 ,\s24_reg[26]_i_3_n_0 ,\s24_reg[26]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s24b[12]),
        .Q(\s24_reg_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s24_reg_reg[27]_i_1 
       (.CI(\s24_reg_reg[26]_i_1_n_0 ),
        .CO(\NLW_s24_reg_reg[27]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s24_reg_reg[27]_i_1_O_UNCONNECTED [3:1],s24b[12]}),
        .S({1'b0,1'b0,1'b0,s18_reg1[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[0]),
        .Q(\s24_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[1]),
        .Q(\s24_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[2]),
        .Q(\s24_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[3]),
        .Q(\s24_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[4]),
        .Q(\s24_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[5]),
        .Q(\s24_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[6]),
        .Q(\s24_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a_reg[7]),
        .Q(\s24_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[11]_i_2 
       (.I0(\s17_reg_reg_n_0_[13] ),
        .I1(\s18_reg_reg_n_0_[11] ),
        .O(\s24a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[11]_i_3 
       (.I0(\s17_reg_reg_n_0_[12] ),
        .I1(\s18_reg_reg_n_0_[10] ),
        .O(\s24a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[11]_i_4 
       (.I0(\s17_reg_reg_n_0_[11] ),
        .I1(\s18_reg_reg_n_0_[9] ),
        .O(\s24a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[11]_i_5 
       (.I0(\s17_reg_reg_n_0_[10] ),
        .I1(\s18_reg_reg_n_0_[8] ),
        .O(\s24a_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[13]_i_2 
       (.I0(\s17_reg_reg_n_0_[14] ),
        .I1(\s18_reg_reg_n_0_[12] ),
        .O(\s24a_reg[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[3]_i_2 
       (.I0(\s17_reg_reg_n_0_[5] ),
        .I1(\s18_reg_reg_n_0_[3] ),
        .O(\s24a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[3]_i_3 
       (.I0(\s17_reg_reg_n_0_[4] ),
        .I1(\s18_reg_reg_n_0_[2] ),
        .O(\s24a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[3]_i_4 
       (.I0(\s17_reg_reg_n_0_[3] ),
        .I1(\s18_reg_reg_n_0_[1] ),
        .O(\s24a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[3]_i_5 
       (.I0(\s17_reg_reg_n_0_[2] ),
        .I1(\s18_reg_reg_n_0_[0] ),
        .O(\s24a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[7]_i_2 
       (.I0(\s17_reg_reg_n_0_[9] ),
        .I1(\s18_reg_reg_n_0_[7] ),
        .O(\s24a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[7]_i_3 
       (.I0(\s17_reg_reg_n_0_[8] ),
        .I1(\s18_reg_reg_n_0_[6] ),
        .O(\s24a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[7]_i_4 
       (.I0(\s17_reg_reg_n_0_[7] ),
        .I1(\s18_reg_reg_n_0_[5] ),
        .O(\s24a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s24a_reg[7]_i_5 
       (.I0(\s17_reg_reg_n_0_[6] ),
        .I1(\s18_reg_reg_n_0_[4] ),
        .O(\s24a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[0]),
        .Q(s24a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[10]),
        .Q(s24a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[11]),
        .Q(s24a_reg[11]),
        .R(1'b0));
  CARRY4 \s24a_reg_reg[11]_i_1 
       (.CI(\s24a_reg_reg[7]_i_1_n_0 ),
        .CO({\s24a_reg_reg[11]_i_1_n_0 ,\NLW_s24a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s17_reg_reg_n_0_[13] ,\s17_reg_reg_n_0_[12] ,\s17_reg_reg_n_0_[11] ,\s17_reg_reg_n_0_[10] }),
        .O(s24a[11:8]),
        .S({\s24a_reg[11]_i_2_n_0 ,\s24a_reg[11]_i_3_n_0 ,\s24a_reg[11]_i_4_n_0 ,\s24a_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[12]),
        .Q(s24a_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[13]),
        .Q(s24a_reg[13]),
        .R(1'b0));
  CARRY4 \s24a_reg_reg[13]_i_1 
       (.CI(\s24a_reg_reg[11]_i_1_n_0 ),
        .CO({\NLW_s24a_reg_reg[13]_i_1_CO_UNCONNECTED [3:2],s24a[13],\NLW_s24a_reg_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s17_reg_reg_n_0_[14] }),
        .O({\NLW_s24a_reg_reg[13]_i_1_O_UNCONNECTED [3:1],s24a[12]}),
        .S({1'b0,1'b0,1'b1,\s24a_reg[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[1]),
        .Q(s24a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[2]),
        .Q(s24a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[3]),
        .Q(s24a_reg[3]),
        .R(1'b0));
  CARRY4 \s24a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s24a_reg_reg[3]_i_1_n_0 ,\NLW_s24a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s17_reg_reg_n_0_[5] ,\s17_reg_reg_n_0_[4] ,\s17_reg_reg_n_0_[3] ,\s17_reg_reg_n_0_[2] }),
        .O(s24a[3:0]),
        .S({\s24a_reg[3]_i_2_n_0 ,\s24a_reg[3]_i_3_n_0 ,\s24a_reg[3]_i_4_n_0 ,\s24a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[4]),
        .Q(s24a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[5]),
        .Q(s24a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[6]),
        .Q(s24a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[7]),
        .Q(s24a_reg[7]),
        .R(1'b0));
  CARRY4 \s24a_reg_reg[7]_i_1 
       (.CI(\s24a_reg_reg[3]_i_1_n_0 ),
        .CO({\s24a_reg_reg[7]_i_1_n_0 ,\NLW_s24a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s17_reg_reg_n_0_[9] ,\s17_reg_reg_n_0_[8] ,\s17_reg_reg_n_0_[7] ,\s17_reg_reg_n_0_[6] }),
        .O(s24a[7:4]),
        .S({\s24a_reg[7]_i_2_n_0 ,\s24a_reg[7]_i_3_n_0 ,\s24a_reg[7]_i_4_n_0 ,\s24a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[8]),
        .Q(s24a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s24a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s24a[9]),
        .Q(s24a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s25_reg_reg_n_0_[19] ),
        .Q(s25_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s25_reg_reg_n_0_[20] ),
        .Q(s25_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s25_reg_reg_n_0_[21] ),
        .Q(s25_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s25_reg_reg_n_0_[22] ),
        .Q(s25_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s25_reg_reg_n_0_[23] ),
        .Q(s25_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s25_reg_reg_n_0_[24] ),
        .Q(s25_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s25_reg_reg_n_0_[25] ),
        .Q(s25_reg1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\s25_reg_reg_n_0_[26] ),
        .Q(s25_reg1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\s25_reg_reg_n_0_[27] ),
        .Q(s25_reg1[27]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[18]_i_2 
       (.I0(s19_reg1[18]),
        .I1(s110_reg1[16]),
        .O(\s25_reg[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[18]_i_3 
       (.I0(s19_reg1[17]),
        .I1(s110_reg1[15]),
        .O(\s25_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[18]_i_4 
       (.I0(s19_reg1[16]),
        .I1(s110_reg1[14]),
        .O(\s25_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[18]_i_5 
       (.I0(s19_reg1[15]),
        .I1(s25a_reg[13]),
        .O(\s25_reg[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[22]_i_2 
       (.I0(s19_reg1[22]),
        .I1(s110_reg1[20]),
        .O(\s25_reg[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[22]_i_3 
       (.I0(s19_reg1[21]),
        .I1(s110_reg1[19]),
        .O(\s25_reg[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[22]_i_4 
       (.I0(s19_reg1[20]),
        .I1(s110_reg1[18]),
        .O(\s25_reg[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[22]_i_5 
       (.I0(s19_reg1[19]),
        .I1(s110_reg1[17]),
        .O(\s25_reg[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[26]_i_2 
       (.I0(s19_reg1[25]),
        .I1(s110_reg1[23]),
        .O(\s25_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[26]_i_3 
       (.I0(s19_reg1[24]),
        .I1(s110_reg1[22]),
        .O(\s25_reg[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25_reg[26]_i_4 
       (.I0(s19_reg1[23]),
        .I1(s110_reg1[21]),
        .O(\s25_reg[26]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[8]),
        .Q(\s25_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[9]),
        .Q(\s25_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[10]),
        .Q(\s25_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[11]),
        .Q(\s25_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[12]),
        .Q(\s25_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[0]),
        .Q(\s25_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[1]),
        .Q(\s25_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[2]),
        .Q(\s25_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[3]),
        .Q(\s25_reg_reg_n_0_[18] ),
        .R(1'b0));
  CARRY4 \s25_reg_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\s25_reg_reg[18]_i_1_n_0 ,\NLW_s25_reg_reg[18]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s110_reg1[13]),
        .DI(s19_reg1[18:15]),
        .O(s25b[3:0]),
        .S({\s25_reg[18]_i_2_n_0 ,\s25_reg[18]_i_3_n_0 ,\s25_reg[18]_i_4_n_0 ,\s25_reg[18]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[4]),
        .Q(\s25_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[5]),
        .Q(\s25_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[6]),
        .Q(\s25_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[7]),
        .Q(\s25_reg_reg_n_0_[22] ),
        .R(1'b0));
  CARRY4 \s25_reg_reg[22]_i_1 
       (.CI(\s25_reg_reg[18]_i_1_n_0 ),
        .CO({\s25_reg_reg[22]_i_1_n_0 ,\NLW_s25_reg_reg[22]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s19_reg1[22:19]),
        .O(s25b[7:4]),
        .S({\s25_reg[22]_i_2_n_0 ,\s25_reg[22]_i_3_n_0 ,\s25_reg[22]_i_4_n_0 ,\s25_reg[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[8]),
        .Q(\s25_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[9]),
        .Q(\s25_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[10]),
        .Q(\s25_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[11]),
        .Q(\s25_reg_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \s25_reg_reg[26]_i_1 
       (.CI(\s25_reg_reg[22]_i_1_n_0 ),
        .CO({\s25_reg_reg[26]_i_1_n_0 ,\NLW_s25_reg_reg[26]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,s19_reg1[25:23]}),
        .O(s25b[11:8]),
        .S({s110_reg1[24],\s25_reg[26]_i_2_n_0 ,\s25_reg[26]_i_3_n_0 ,\s25_reg[26]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s25b[12]),
        .Q(\s25_reg_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s25_reg_reg[27]_i_1 
       (.CI(\s25_reg_reg[26]_i_1_n_0 ),
        .CO(\NLW_s25_reg_reg[27]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s25_reg_reg[27]_i_1_O_UNCONNECTED [3:1],s25b[12]}),
        .S({1'b0,1'b0,1'b0,s110_reg1[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[2]),
        .Q(\s25_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[3]),
        .Q(\s25_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[4]),
        .Q(\s25_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[5]),
        .Q(\s25_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[6]),
        .Q(\s25_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a_reg[7]),
        .Q(\s25_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[11]_i_2 
       (.I0(\s19_reg_reg_n_0_[13] ),
        .I1(\s110_reg_reg_n_0_[11] ),
        .O(\s25a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[11]_i_3 
       (.I0(\s19_reg_reg_n_0_[12] ),
        .I1(\s110_reg_reg_n_0_[10] ),
        .O(\s25a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[11]_i_4 
       (.I0(\s19_reg_reg_n_0_[11] ),
        .I1(\s110_reg_reg_n_0_[9] ),
        .O(\s25a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[11]_i_5 
       (.I0(\s19_reg_reg_n_0_[10] ),
        .I1(\s110_reg_reg_n_0_[8] ),
        .O(\s25a_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[13]_i_2 
       (.I0(\s19_reg_reg_n_0_[14] ),
        .I1(\s110_reg_reg_n_0_[12] ),
        .O(\s25a_reg[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[3]_i_2 
       (.I0(\s19_reg_reg_n_0_[5] ),
        .I1(\s110_reg_reg_n_0_[3] ),
        .O(\s25a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[3]_i_3 
       (.I0(\s19_reg_reg_n_0_[4] ),
        .I1(\s110_reg_reg_n_0_[2] ),
        .O(\s25a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[3]_i_4 
       (.I0(\s19_reg_reg_n_0_[3] ),
        .I1(\s110_reg_reg_n_0_[1] ),
        .O(\s25a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[3]_i_5 
       (.I0(\s19_reg_reg_n_0_[2] ),
        .I1(\s110_reg_reg_n_0_[0] ),
        .O(\s25a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[7]_i_2 
       (.I0(\s19_reg_reg_n_0_[9] ),
        .I1(\s110_reg_reg_n_0_[7] ),
        .O(\s25a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[7]_i_3 
       (.I0(\s19_reg_reg_n_0_[8] ),
        .I1(\s110_reg_reg_n_0_[6] ),
        .O(\s25a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[7]_i_4 
       (.I0(\s19_reg_reg_n_0_[7] ),
        .I1(\s110_reg_reg_n_0_[5] ),
        .O(\s25a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s25a_reg[7]_i_5 
       (.I0(\s19_reg_reg_n_0_[6] ),
        .I1(\s110_reg_reg_n_0_[4] ),
        .O(\s25a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[0]),
        .Q(\s25a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[10]),
        .Q(s25a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[11]),
        .Q(s25a_reg[11]),
        .R(1'b0));
  CARRY4 \s25a_reg_reg[11]_i_1 
       (.CI(\s25a_reg_reg[7]_i_1_n_0 ),
        .CO({\s25a_reg_reg[11]_i_1_n_0 ,\NLW_s25a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s19_reg_reg_n_0_[13] ,\s19_reg_reg_n_0_[12] ,\s19_reg_reg_n_0_[11] ,\s19_reg_reg_n_0_[10] }),
        .O(s25a[11:8]),
        .S({\s25a_reg[11]_i_2_n_0 ,\s25a_reg[11]_i_3_n_0 ,\s25a_reg[11]_i_4_n_0 ,\s25a_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[12]),
        .Q(s25a_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[13]),
        .Q(s25a_reg[13]),
        .R(1'b0));
  CARRY4 \s25a_reg_reg[13]_i_1 
       (.CI(\s25a_reg_reg[11]_i_1_n_0 ),
        .CO({\NLW_s25a_reg_reg[13]_i_1_CO_UNCONNECTED [3:2],s25a[13],\NLW_s25a_reg_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s19_reg_reg_n_0_[14] }),
        .O({\NLW_s25a_reg_reg[13]_i_1_O_UNCONNECTED [3:1],s25a[12]}),
        .S({1'b0,1'b0,1'b1,\s25a_reg[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[1]),
        .Q(\s25a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[2]),
        .Q(s25a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[3]),
        .Q(s25a_reg[3]),
        .R(1'b0));
  CARRY4 \s25a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s25a_reg_reg[3]_i_1_n_0 ,\NLW_s25a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s19_reg_reg_n_0_[5] ,\s19_reg_reg_n_0_[4] ,\s19_reg_reg_n_0_[3] ,\s19_reg_reg_n_0_[2] }),
        .O(s25a[3:0]),
        .S({\s25a_reg[3]_i_2_n_0 ,\s25a_reg[3]_i_3_n_0 ,\s25a_reg[3]_i_4_n_0 ,\s25a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[4]),
        .Q(s25a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[5]),
        .Q(s25a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[6]),
        .Q(s25a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[7]),
        .Q(s25a_reg[7]),
        .R(1'b0));
  CARRY4 \s25a_reg_reg[7]_i_1 
       (.CI(\s25a_reg_reg[3]_i_1_n_0 ),
        .CO({\s25a_reg_reg[7]_i_1_n_0 ,\NLW_s25a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s19_reg_reg_n_0_[9] ,\s19_reg_reg_n_0_[8] ,\s19_reg_reg_n_0_[7] ,\s19_reg_reg_n_0_[6] }),
        .O(s25a[7:4]),
        .S({\s25a_reg[7]_i_2_n_0 ,\s25a_reg[7]_i_3_n_0 ,\s25a_reg[7]_i_4_n_0 ,\s25a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[8]),
        .Q(s25a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s25a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s25a[9]),
        .Q(s25a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[15] ),
        .Q(s26_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[16] ),
        .Q(s26_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[17] ),
        .Q(s26_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[18] ),
        .Q(s26_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[19] ),
        .Q(s26_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[20] ),
        .Q(s26_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[21] ),
        .Q(s26_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[22] ),
        .Q(s26_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[23] ),
        .Q(s26_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[24] ),
        .Q(s26_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[25] ),
        .Q(s26_reg1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[26] ),
        .Q(s26_reg1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\s26_reg_reg_n_0_[27] ),
        .Q(s26_reg1[27]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[18]_i_2 
       (.I0(s111_reg1[18]),
        .I1(s112_reg1[16]),
        .O(\s26_reg[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[18]_i_3 
       (.I0(s111_reg1[17]),
        .I1(s112_reg1[15]),
        .O(\s26_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[18]_i_4 
       (.I0(s111_reg1[16]),
        .I1(s112_reg1[14]),
        .O(\s26_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[18]_i_5 
       (.I0(s111_reg1[15]),
        .I1(s26a_reg[13]),
        .O(\s26_reg[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[22]_i_2 
       (.I0(s111_reg1[22]),
        .I1(s112_reg1[20]),
        .O(\s26_reg[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[22]_i_3 
       (.I0(s111_reg1[21]),
        .I1(s112_reg1[19]),
        .O(\s26_reg[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[22]_i_4 
       (.I0(s111_reg1[20]),
        .I1(s112_reg1[18]),
        .O(\s26_reg[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[22]_i_5 
       (.I0(s111_reg1[19]),
        .I1(s112_reg1[17]),
        .O(\s26_reg[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[26]_i_2 
       (.I0(s111_reg1[25]),
        .I1(s112_reg1[23]),
        .O(\s26_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[26]_i_3 
       (.I0(s111_reg1[24]),
        .I1(s112_reg1[22]),
        .O(\s26_reg[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26_reg[26]_i_4 
       (.I0(s111_reg1[23]),
        .I1(s112_reg1[21]),
        .O(\s26_reg[26]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg2_reg[0]_srl3_n_0 ),
        .Q(\s26_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[8]),
        .Q(\s26_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[9]),
        .Q(\s26_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[10]),
        .Q(\s26_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[11]),
        .Q(\s26_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[12]),
        .Q(\s26_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[0]),
        .Q(\s26_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[1]),
        .Q(\s26_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[2]),
        .Q(\s26_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[3]),
        .Q(\s26_reg_reg_n_0_[18] ),
        .R(1'b0));
  CARRY4 \s26_reg_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\s26_reg_reg[18]_i_1_n_0 ,\NLW_s26_reg_reg[18]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s112_reg1[13]),
        .DI(s111_reg1[18:15]),
        .O(s26b[3:0]),
        .S({\s26_reg[18]_i_2_n_0 ,\s26_reg[18]_i_3_n_0 ,\s26_reg[18]_i_4_n_0 ,\s26_reg[18]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[4]),
        .Q(\s26_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\s111_reg2_reg[1]_srl2_n_0 ),
        .Q(\s26_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[5]),
        .Q(\s26_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[6]),
        .Q(\s26_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[7]),
        .Q(\s26_reg_reg_n_0_[22] ),
        .R(1'b0));
  CARRY4 \s26_reg_reg[22]_i_1 
       (.CI(\s26_reg_reg[18]_i_1_n_0 ),
        .CO({\s26_reg_reg[22]_i_1_n_0 ,\NLW_s26_reg_reg[22]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s111_reg1[22:19]),
        .O(s26b[7:4]),
        .S({\s26_reg[22]_i_2_n_0 ,\s26_reg[22]_i_3_n_0 ,\s26_reg[22]_i_4_n_0 ,\s26_reg[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[8]),
        .Q(\s26_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[9]),
        .Q(\s26_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[10]),
        .Q(\s26_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[11]),
        .Q(\s26_reg_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \s26_reg_reg[26]_i_1 
       (.CI(\s26_reg_reg[22]_i_1_n_0 ),
        .CO({\s26_reg_reg[26]_i_1_n_0 ,\NLW_s26_reg_reg[26]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,s111_reg1[25:23]}),
        .O(s26b[11:8]),
        .S({s112_reg1[24],\s26_reg[26]_i_2_n_0 ,\s26_reg[26]_i_3_n_0 ,\s26_reg[26]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s26b[12]),
        .Q(\s26_reg_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s26_reg_reg[27]_i_1 
       (.CI(\s26_reg_reg[26]_i_1_n_0 ),
        .CO(\NLW_s26_reg_reg[27]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s26_reg_reg[27]_i_1_O_UNCONNECTED [3:1],s26b[12]}),
        .S({1'b0,1'b0,1'b0,s112_reg1[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[0]),
        .Q(\s26_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[1]),
        .Q(\s26_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[2]),
        .Q(\s26_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[3]),
        .Q(\s26_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[4]),
        .Q(\s26_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[5]),
        .Q(\s26_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[6]),
        .Q(\s26_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a_reg[7]),
        .Q(\s26_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[11]_i_2 
       (.I0(\s111_reg_reg_n_0_[13] ),
        .I1(\s112_reg_reg_n_0_[11] ),
        .O(\s26a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[11]_i_3 
       (.I0(\s111_reg_reg_n_0_[12] ),
        .I1(\s112_reg_reg_n_0_[10] ),
        .O(\s26a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[11]_i_4 
       (.I0(\s111_reg_reg_n_0_[11] ),
        .I1(\s112_reg_reg_n_0_[9] ),
        .O(\s26a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[11]_i_5 
       (.I0(\s111_reg_reg_n_0_[10] ),
        .I1(\s112_reg_reg_n_0_[8] ),
        .O(\s26a_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[13]_i_2 
       (.I0(\s111_reg_reg_n_0_[14] ),
        .I1(\s112_reg_reg_n_0_[12] ),
        .O(\s26a_reg[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[3]_i_2 
       (.I0(\s111_reg_reg_n_0_[5] ),
        .I1(\s112_reg_reg_n_0_[3] ),
        .O(\s26a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[3]_i_3 
       (.I0(\s111_reg_reg_n_0_[4] ),
        .I1(\s112_reg_reg_n_0_[2] ),
        .O(\s26a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[3]_i_4 
       (.I0(\s111_reg_reg_n_0_[3] ),
        .I1(\s112_reg_reg_n_0_[1] ),
        .O(\s26a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[3]_i_5 
       (.I0(\s111_reg_reg_n_0_[2] ),
        .I1(\s112_reg_reg_n_0_[0] ),
        .O(\s26a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[7]_i_2 
       (.I0(\s111_reg_reg_n_0_[9] ),
        .I1(\s112_reg_reg_n_0_[7] ),
        .O(\s26a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[7]_i_3 
       (.I0(\s111_reg_reg_n_0_[8] ),
        .I1(\s112_reg_reg_n_0_[6] ),
        .O(\s26a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[7]_i_4 
       (.I0(\s111_reg_reg_n_0_[7] ),
        .I1(\s112_reg_reg_n_0_[5] ),
        .O(\s26a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s26a_reg[7]_i_5 
       (.I0(\s111_reg_reg_n_0_[6] ),
        .I1(\s112_reg_reg_n_0_[4] ),
        .O(\s26a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[0]),
        .Q(s26a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[10]),
        .Q(s26a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[11]),
        .Q(s26a_reg[11]),
        .R(1'b0));
  CARRY4 \s26a_reg_reg[11]_i_1 
       (.CI(\s26a_reg_reg[7]_i_1_n_0 ),
        .CO({\s26a_reg_reg[11]_i_1_n_0 ,\NLW_s26a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s111_reg_reg_n_0_[13] ,\s111_reg_reg_n_0_[12] ,\s111_reg_reg_n_0_[11] ,\s111_reg_reg_n_0_[10] }),
        .O(s26a[11:8]),
        .S({\s26a_reg[11]_i_2_n_0 ,\s26a_reg[11]_i_3_n_0 ,\s26a_reg[11]_i_4_n_0 ,\s26a_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[12]),
        .Q(s26a_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[13]),
        .Q(s26a_reg[13]),
        .R(1'b0));
  CARRY4 \s26a_reg_reg[13]_i_1 
       (.CI(\s26a_reg_reg[11]_i_1_n_0 ),
        .CO({\NLW_s26a_reg_reg[13]_i_1_CO_UNCONNECTED [3:2],s26a[13],\NLW_s26a_reg_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s111_reg_reg_n_0_[14] }),
        .O({\NLW_s26a_reg_reg[13]_i_1_O_UNCONNECTED [3:1],s26a[12]}),
        .S({1'b0,1'b0,1'b1,\s26a_reg[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[1]),
        .Q(s26a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[2]),
        .Q(s26a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[3]),
        .Q(s26a_reg[3]),
        .R(1'b0));
  CARRY4 \s26a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s26a_reg_reg[3]_i_1_n_0 ,\NLW_s26a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s111_reg_reg_n_0_[5] ,\s111_reg_reg_n_0_[4] ,\s111_reg_reg_n_0_[3] ,\s111_reg_reg_n_0_[2] }),
        .O(s26a[3:0]),
        .S({\s26a_reg[3]_i_2_n_0 ,\s26a_reg[3]_i_3_n_0 ,\s26a_reg[3]_i_4_n_0 ,\s26a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[4]),
        .Q(s26a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[5]),
        .Q(s26a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[6]),
        .Q(s26a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[7]),
        .Q(s26a_reg[7]),
        .R(1'b0));
  CARRY4 \s26a_reg_reg[7]_i_1 
       (.CI(\s26a_reg_reg[3]_i_1_n_0 ),
        .CO({\s26a_reg_reg[7]_i_1_n_0 ,\NLW_s26a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s111_reg_reg_n_0_[9] ,\s111_reg_reg_n_0_[8] ,\s111_reg_reg_n_0_[7] ,\s111_reg_reg_n_0_[6] }),
        .O(s26a[7:4]),
        .S({\s26a_reg[7]_i_2_n_0 ,\s26a_reg[7]_i_3_n_0 ,\s26a_reg[7]_i_4_n_0 ,\s26a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[8]),
        .Q(s26a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s26a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s26a[9]),
        .Q(s26a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[21] ),
        .Q(s31_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[22] ),
        .Q(s31_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[23] ),
        .Q(s31_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[24] ),
        .Q(s31_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[25] ),
        .Q(s31_reg1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[26] ),
        .Q(s31_reg1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[27] ),
        .Q(s31_reg1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[28] ),
        .Q(s31_reg1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[29] ),
        .Q(s31_reg1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[30] ),
        .Q(s31_reg1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\s31_reg_reg_n_0_[31] ),
        .Q(s31_reg1[31]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s31_reg[22]_i_2 
       (.I0(s21_reg1[22]),
        .I1(s22_reg1[18]),
        .O(\s31_reg[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31_reg[22]_i_3 
       (.I0(s21_reg1[21]),
        .I1(s22_reg1[17]),
        .O(\s31_reg[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31_reg[22]_i_4 
       (.I0(s21_reg1[20]),
        .I1(s22_reg1[16]),
        .O(\s31_reg[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31_reg[22]_i_5 
       (.I0(s21_reg1[19]),
        .I1(s31a_reg[15]),
        .O(\s31_reg[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31_reg[26]_i_2 
       (.I0(s21_reg1[26]),
        .I1(s22_reg1[22]),
        .O(\s31_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31_reg[26]_i_3 
       (.I0(s21_reg1[25]),
        .I1(s22_reg1[21]),
        .O(\s31_reg[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31_reg[26]_i_4 
       (.I0(s21_reg1[24]),
        .I1(s22_reg1[20]),
        .O(\s31_reg[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31_reg[26]_i_5 
       (.I0(s21_reg1[23]),
        .I1(s22_reg1[19]),
        .O(\s31_reg[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31_reg[30]_i_2 
       (.I0(s21_reg1[27]),
        .I1(s22_reg1[23]),
        .O(\s31_reg[30]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[6]),
        .Q(\s31_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[7]),
        .Q(\s31_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[8]),
        .Q(\s31_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[9]),
        .Q(\s31_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[10]),
        .Q(\s31_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[11]),
        .Q(\s31_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[12]),
        .Q(\s31_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[13]),
        .Q(\s31_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[14]),
        .Q(\s31_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[0]),
        .Q(\s31_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[1]),
        .Q(\s31_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[2]),
        .Q(\s31_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[3]),
        .Q(\s31_reg_reg_n_0_[22] ),
        .R(1'b0));
  CARRY4 \s31_reg_reg[22]_i_1 
       (.CI(1'b0),
        .CO({\s31_reg_reg[22]_i_1_n_0 ,\NLW_s31_reg_reg[22]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s22_reg1[15]),
        .DI(s21_reg1[22:19]),
        .O(s31b[3:0]),
        .S({\s31_reg[22]_i_2_n_0 ,\s31_reg[22]_i_3_n_0 ,\s31_reg[22]_i_4_n_0 ,\s31_reg[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[4]),
        .Q(\s31_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[5]),
        .Q(\s31_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[6]),
        .Q(\s31_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[7]),
        .Q(\s31_reg_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \s31_reg_reg[26]_i_1 
       (.CI(\s31_reg_reg[22]_i_1_n_0 ),
        .CO({\s31_reg_reg[26]_i_1_n_0 ,\NLW_s31_reg_reg[26]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s21_reg1[26:23]),
        .O(s31b[7:4]),
        .S({\s31_reg[26]_i_2_n_0 ,\s31_reg[26]_i_3_n_0 ,\s31_reg[26]_i_4_n_0 ,\s31_reg[26]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[8]),
        .Q(\s31_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[9]),
        .Q(\s31_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[10]),
        .Q(\s31_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[11]),
        .Q(\s31_reg_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \s31_reg_reg[30]_i_1 
       (.CI(\s31_reg_reg[26]_i_1_n_0 ),
        .CO({\s31_reg_reg[30]_i_1_n_0 ,\NLW_s31_reg_reg[30]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,s21_reg1[27]}),
        .O(s31b[11:8]),
        .S({s22_reg1[26:24],\s31_reg[30]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s31b[12]),
        .Q(\s31_reg_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \s31_reg_reg[31]_i_1 
       (.CI(\s31_reg_reg[30]_i_1_n_0 ),
        .CO(\NLW_s31_reg_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s31_reg_reg[31]_i_1_O_UNCONNECTED [3:1],s31b[12]}),
        .S({1'b0,1'b0,1'b0,s22_reg1[27]}));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[4]),
        .Q(\s31_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a_reg[5]),
        .Q(\s31_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[11]_i_2 
       (.I0(p_1_in2_in[11]),
        .I1(\s22_reg_reg_n_0_[11] ),
        .O(\s31a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[11]_i_3 
       (.I0(p_1_in2_in[10]),
        .I1(\s22_reg_reg_n_0_[10] ),
        .O(\s31a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[11]_i_4 
       (.I0(p_1_in2_in[9]),
        .I1(\s22_reg_reg_n_0_[9] ),
        .O(\s31a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[11]_i_5 
       (.I0(p_1_in2_in[8]),
        .I1(\s22_reg_reg_n_0_[8] ),
        .O(\s31a_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[15]_i_2 
       (.I0(p_1_in2_in[14]),
        .I1(\s22_reg_reg_n_0_[14] ),
        .O(\s31a_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[15]_i_3 
       (.I0(p_1_in2_in[13]),
        .I1(\s22_reg_reg_n_0_[13] ),
        .O(\s31a_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[15]_i_4 
       (.I0(p_1_in2_in[12]),
        .I1(\s22_reg_reg_n_0_[12] ),
        .O(\s31a_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[7]_i_10 
       (.I0(p_1_in2_in[0]),
        .I1(\s22_reg_reg_n_0_[0] ),
        .O(\s31a_reg[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[7]_i_3 
       (.I0(p_1_in2_in[7]),
        .I1(\s22_reg_reg_n_0_[7] ),
        .O(\s31a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[7]_i_4 
       (.I0(p_1_in2_in[6]),
        .I1(\s22_reg_reg_n_0_[6] ),
        .O(\s31a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[7]_i_5 
       (.I0(p_1_in2_in[5]),
        .I1(\s22_reg_reg_n_0_[5] ),
        .O(\s31a_reg[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[7]_i_6 
       (.I0(p_1_in2_in[4]),
        .I1(\s22_reg_reg_n_0_[4] ),
        .O(\s31a_reg[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[7]_i_7 
       (.I0(p_1_in2_in[3]),
        .I1(\s22_reg_reg_n_0_[3] ),
        .O(\s31a_reg[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[7]_i_8 
       (.I0(p_1_in2_in[2]),
        .I1(\s22_reg_reg_n_0_[2] ),
        .O(\s31a_reg[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s31a_reg[7]_i_9 
       (.I0(p_1_in2_in[1]),
        .I1(\s22_reg_reg_n_0_[1] ),
        .O(\s31a_reg[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[10]),
        .Q(s31a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[11]),
        .Q(s31a_reg[11]),
        .R(1'b0));
  CARRY4 \s31a_reg_reg[11]_i_1 
       (.CI(\s31a_reg_reg[7]_i_1_n_0 ),
        .CO({\s31a_reg_reg[11]_i_1_n_0 ,\NLW_s31a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in2_in[11:8]),
        .O(s31a[11:8]),
        .S({\s31a_reg[11]_i_2_n_0 ,\s31a_reg[11]_i_3_n_0 ,\s31a_reg[11]_i_4_n_0 ,\s31a_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[12]),
        .Q(s31a_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[13]),
        .Q(s31a_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[14]),
        .Q(s31a_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[15]),
        .Q(s31a_reg[15]),
        .R(1'b0));
  CARRY4 \s31a_reg_reg[15]_i_1 
       (.CI(\s31a_reg_reg[11]_i_1_n_0 ),
        .CO({s31a[15],\NLW_s31a_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in2_in[14:12]}),
        .O({\NLW_s31a_reg_reg[15]_i_1_O_UNCONNECTED [3],s31a[14:12]}),
        .S({1'b1,\s31a_reg[15]_i_2_n_0 ,\s31a_reg[15]_i_3_n_0 ,\s31a_reg[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[4]),
        .Q(s31a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[5]),
        .Q(s31a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[6]),
        .Q(s31a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[7]),
        .Q(s31a_reg[7]),
        .R(1'b0));
  CARRY4 \s31a_reg_reg[7]_i_1 
       (.CI(\s31a_reg_reg[7]_i_2_n_0 ),
        .CO({\s31a_reg_reg[7]_i_1_n_0 ,\NLW_s31a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in2_in[7:4]),
        .O(s31a[7:4]),
        .S({\s31a_reg[7]_i_3_n_0 ,\s31a_reg[7]_i_4_n_0 ,\s31a_reg[7]_i_5_n_0 ,\s31a_reg[7]_i_6_n_0 }));
  CARRY4 \s31a_reg_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\s31a_reg_reg[7]_i_2_n_0 ,\NLW_s31a_reg_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in2_in[3:0]),
        .O(\NLW_s31a_reg_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\s31a_reg[7]_i_7_n_0 ,\s31a_reg[7]_i_8_n_0 ,\s31a_reg[7]_i_9_n_0 ,\s31a_reg[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[8]),
        .Q(s31a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s31a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s31a[9]),
        .Q(s31a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[13]),
        .Q(s32_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[14]),
        .Q(s32_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[15]),
        .Q(s32_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[16]),
        .Q(s32_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[17]),
        .Q(s32_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[18]),
        .Q(s32_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[19]),
        .Q(s32_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[20]),
        .Q(s32_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[21]),
        .Q(s32_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[22]),
        .Q(s32_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[23]),
        .Q(s32_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[24]),
        .Q(s32_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[25]),
        .Q(s32_reg1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[26]),
        .Q(s32_reg1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[27]),
        .Q(s32_reg1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[28]),
        .Q(s32_reg1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[29]),
        .Q(s32_reg1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[30]),
        .Q(s32_reg1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s32_reg[31]),
        .Q(s32_reg1[31]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s32_reg[22]_i_2 
       (.I0(s23_reg1[22]),
        .I1(s24_reg1[18]),
        .O(\s32_reg[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32_reg[22]_i_3 
       (.I0(s23_reg1[21]),
        .I1(s24_reg1[17]),
        .O(\s32_reg[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32_reg[22]_i_4 
       (.I0(s23_reg1[20]),
        .I1(s24_reg1[16]),
        .O(\s32_reg[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32_reg[22]_i_5 
       (.I0(s23_reg1[19]),
        .I1(s32a_reg[15]),
        .O(\s32_reg[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32_reg[26]_i_2 
       (.I0(s23_reg1[26]),
        .I1(s24_reg1[22]),
        .O(\s32_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32_reg[26]_i_3 
       (.I0(s23_reg1[25]),
        .I1(s24_reg1[21]),
        .O(\s32_reg[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32_reg[26]_i_4 
       (.I0(s23_reg1[24]),
        .I1(s24_reg1[20]),
        .O(\s32_reg[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32_reg[26]_i_5 
       (.I0(s23_reg1[23]),
        .I1(s24_reg1[19]),
        .O(\s32_reg[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32_reg[30]_i_2 
       (.I0(s23_reg1[27]),
        .I1(s24_reg1[23]),
        .O(\s32_reg[30]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a_reg[9]),
        .Q(s32_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a_reg[10]),
        .Q(s32_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a_reg[11]),
        .Q(s32_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a_reg[12]),
        .Q(s32_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a_reg[13]),
        .Q(s32_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a_reg[14]),
        .Q(s32_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[0]),
        .Q(s32_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[1]),
        .Q(s32_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[2]),
        .Q(s32_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[3]),
        .Q(s32_reg[22]),
        .R(1'b0));
  CARRY4 \s32_reg_reg[22]_i_1 
       (.CI(1'b0),
        .CO({\s32_reg_reg[22]_i_1_n_0 ,\NLW_s32_reg_reg[22]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s24_reg1[15]),
        .DI(s23_reg1[22:19]),
        .O(s32b[3:0]),
        .S({\s32_reg[22]_i_2_n_0 ,\s32_reg[22]_i_3_n_0 ,\s32_reg[22]_i_4_n_0 ,\s32_reg[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[4]),
        .Q(s32_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[5]),
        .Q(s32_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[6]),
        .Q(s32_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[7]),
        .Q(s32_reg[26]),
        .R(1'b0));
  CARRY4 \s32_reg_reg[26]_i_1 
       (.CI(\s32_reg_reg[22]_i_1_n_0 ),
        .CO({\s32_reg_reg[26]_i_1_n_0 ,\NLW_s32_reg_reg[26]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s23_reg1[26:23]),
        .O(s32b[7:4]),
        .S({\s32_reg[26]_i_2_n_0 ,\s32_reg[26]_i_3_n_0 ,\s32_reg[26]_i_4_n_0 ,\s32_reg[26]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[8]),
        .Q(s32_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[9]),
        .Q(s32_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[10]),
        .Q(s32_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[11]),
        .Q(s32_reg[30]),
        .R(1'b0));
  CARRY4 \s32_reg_reg[30]_i_1 
       (.CI(\s32_reg_reg[26]_i_1_n_0 ),
        .CO({\s32_reg_reg[30]_i_1_n_0 ,\NLW_s32_reg_reg[30]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,s23_reg1[27]}),
        .O(s32b[11:8]),
        .S({s24_reg1[26:24],\s32_reg[30]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s32b[12]),
        .Q(s32_reg[31]),
        .R(1'b0));
  CARRY4 \s32_reg_reg[31]_i_1 
       (.CI(\s32_reg_reg[30]_i_1_n_0 ),
        .CO(\NLW_s32_reg_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s32_reg_reg[31]_i_1_O_UNCONNECTED [3:1],s32b[12]}),
        .S({1'b0,1'b0,1'b0,s24_reg1[27]}));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[11]_i_2 
       (.I0(p_1_in1_in[11]),
        .I1(\s24_reg_reg_n_0_[11] ),
        .O(\s32a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[11]_i_3 
       (.I0(p_1_in1_in[10]),
        .I1(\s24_reg_reg_n_0_[10] ),
        .O(\s32a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[11]_i_4 
       (.I0(p_1_in1_in[9]),
        .I1(\s24_reg_reg_n_0_[9] ),
        .O(\s32a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[11]_i_5 
       (.I0(p_1_in1_in[8]),
        .I1(\s24_reg_reg_n_0_[8] ),
        .O(\s32a_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[15]_i_2 
       (.I0(p_1_in1_in[14]),
        .I1(\s24_reg_reg_n_0_[14] ),
        .O(\s32a_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[15]_i_3 
       (.I0(p_1_in1_in[13]),
        .I1(\s24_reg_reg_n_0_[13] ),
        .O(\s32a_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[15]_i_4 
       (.I0(p_1_in1_in[12]),
        .I1(\s24_reg_reg_n_0_[12] ),
        .O(\s32a_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[3]_i_2 
       (.I0(p_1_in1_in[3]),
        .I1(\s24_reg_reg_n_0_[3] ),
        .O(\s32a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[3]_i_3 
       (.I0(p_1_in1_in[2]),
        .I1(\s24_reg_reg_n_0_[2] ),
        .O(\s32a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[3]_i_4 
       (.I0(p_1_in1_in[1]),
        .I1(\s24_reg_reg_n_0_[1] ),
        .O(\s32a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[3]_i_5 
       (.I0(p_1_in1_in[0]),
        .I1(\s24_reg_reg_n_0_[0] ),
        .O(\s32a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[7]_i_2 
       (.I0(p_1_in1_in[7]),
        .I1(\s24_reg_reg_n_0_[7] ),
        .O(\s32a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[7]_i_3 
       (.I0(p_1_in1_in[6]),
        .I1(\s24_reg_reg_n_0_[6] ),
        .O(\s32a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[7]_i_4 
       (.I0(p_1_in1_in[5]),
        .I1(\s24_reg_reg_n_0_[5] ),
        .O(\s32a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s32a_reg[7]_i_5 
       (.I0(p_1_in1_in[4]),
        .I1(\s24_reg_reg_n_0_[4] ),
        .O(\s32a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[0]),
        .Q(s32a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[10]),
        .Q(s32a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[11]),
        .Q(s32a_reg[11]),
        .R(1'b0));
  CARRY4 \s32a_reg_reg[11]_i_1 
       (.CI(\s32a_reg_reg[7]_i_1_n_0 ),
        .CO({\s32a_reg_reg[11]_i_1_n_0 ,\NLW_s32a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[11:8]),
        .O(s32a[11:8]),
        .S({\s32a_reg[11]_i_2_n_0 ,\s32a_reg[11]_i_3_n_0 ,\s32a_reg[11]_i_4_n_0 ,\s32a_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[12]),
        .Q(s32a_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[13]),
        .Q(s32a_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[14]),
        .Q(s32a_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[15]),
        .Q(s32a_reg[15]),
        .R(1'b0));
  CARRY4 \s32a_reg_reg[15]_i_1 
       (.CI(\s32a_reg_reg[11]_i_1_n_0 ),
        .CO({s32a[15],\NLW_s32a_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in1_in[14:12]}),
        .O({\NLW_s32a_reg_reg[15]_i_1_O_UNCONNECTED [3],s32a[14:12]}),
        .S({1'b1,\s32a_reg[15]_i_2_n_0 ,\s32a_reg[15]_i_3_n_0 ,\s32a_reg[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[1]),
        .Q(s32a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[2]),
        .Q(s32a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[3]),
        .Q(s32a_reg[3]),
        .R(1'b0));
  CARRY4 \s32a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s32a_reg_reg[3]_i_1_n_0 ,\NLW_s32a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[3:0]),
        .O(s32a[3:0]),
        .S({\s32a_reg[3]_i_2_n_0 ,\s32a_reg[3]_i_3_n_0 ,\s32a_reg[3]_i_4_n_0 ,\s32a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[4]),
        .Q(s32a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[5]),
        .Q(s32a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[6]),
        .Q(s32a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[7]),
        .Q(s32a_reg[7]),
        .R(1'b0));
  CARRY4 \s32a_reg_reg[7]_i_1 
       (.CI(\s32a_reg_reg[3]_i_1_n_0 ),
        .CO({\s32a_reg_reg[7]_i_1_n_0 ,\NLW_s32a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[7:4]),
        .O(s32a[7:4]),
        .S({\s32a_reg[7]_i_2_n_0 ,\s32a_reg[7]_i_3_n_0 ,\s32a_reg[7]_i_4_n_0 ,\s32a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[8]),
        .Q(s32a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s32a[9]),
        .Q(s32a_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\p17_reg_reg_n_0_[0] ),
        .Q(\s33_reg1_reg[0]_srl7_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[6] ),
        .Q(\s33_reg1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[7] ),
        .Q(\s33_reg1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[8] ),
        .Q(\s33_reg1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[9] ),
        .Q(\s33_reg1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[10] ),
        .Q(\s33_reg1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s19a_reg_reg_n_0_[0] ),
        .Q(\s33_reg1_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s25a_reg_reg_n_0_[0] ),
        .Q(\s33_reg1_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s25a_reg_reg_n_0_[1] ),
        .Q(\s33_reg1_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[0] ),
        .Q(\s33_reg1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[1] ),
        .Q(\s33_reg1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[2] ),
        .Q(\s33_reg1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[3] ),
        .Q(\s33_reg1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[4] ),
        .Q(\s33_reg1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s33_reg1_reg " *) 
  (* srl_name = "z2/\s33_reg1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s33_reg1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[5] ),
        .Q(\s33_reg1_reg[9]_srl2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33_reg[22]_i_2 
       (.I0(s25_reg1[22]),
        .I1(s26_reg1[18]),
        .O(\s33_reg[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33_reg[22]_i_3 
       (.I0(s25_reg1[21]),
        .I1(s26_reg1[17]),
        .O(\s33_reg[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33_reg[22]_i_4 
       (.I0(s25_reg1[20]),
        .I1(s26_reg1[16]),
        .O(\s33_reg[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33_reg[22]_i_5 
       (.I0(s25_reg1[19]),
        .I1(s33a_reg),
        .O(\s33_reg[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33_reg[26]_i_2 
       (.I0(s25_reg1[26]),
        .I1(s26_reg1[22]),
        .O(\s33_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33_reg[26]_i_3 
       (.I0(s25_reg1[25]),
        .I1(s26_reg1[21]),
        .O(\s33_reg[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33_reg[26]_i_4 
       (.I0(s25_reg1[24]),
        .I1(s26_reg1[20]),
        .O(\s33_reg[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33_reg[26]_i_5 
       (.I0(s25_reg1[23]),
        .I1(s26_reg1[19]),
        .O(\s33_reg[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33_reg[30]_i_2 
       (.I0(s25_reg1[27]),
        .I1(s26_reg1[23]),
        .O(\s33_reg[30]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[0]),
        .Q(\s33_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[1]),
        .Q(\s33_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[2]),
        .Q(\s33_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[3]),
        .Q(\s33_reg_reg_n_0_[22] ),
        .R(1'b0));
  CARRY4 \s33_reg_reg[22]_i_1 
       (.CI(1'b0),
        .CO({\s33_reg_reg[22]_i_1_n_0 ,\NLW_s33_reg_reg[22]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s26_reg1[15]),
        .DI(s25_reg1[22:19]),
        .O(s33b[3:0]),
        .S({\s33_reg[22]_i_2_n_0 ,\s33_reg[22]_i_3_n_0 ,\s33_reg[22]_i_4_n_0 ,\s33_reg[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[4]),
        .Q(\s33_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[5]),
        .Q(\s33_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[6]),
        .Q(\s33_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[7]),
        .Q(\s33_reg_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \s33_reg_reg[26]_i_1 
       (.CI(\s33_reg_reg[22]_i_1_n_0 ),
        .CO({\s33_reg_reg[26]_i_1_n_0 ,\NLW_s33_reg_reg[26]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s25_reg1[26:23]),
        .O(s33b[7:4]),
        .S({\s33_reg[26]_i_2_n_0 ,\s33_reg[26]_i_3_n_0 ,\s33_reg[26]_i_4_n_0 ,\s33_reg[26]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[8]),
        .Q(\s33_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[9]),
        .Q(\s33_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[10]),
        .Q(\s33_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[11]),
        .Q(\s33_reg_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \s33_reg_reg[30]_i_1 
       (.CI(\s33_reg_reg[26]_i_1_n_0 ),
        .CO({\s33_reg_reg[30]_i_1_n_0 ,\NLW_s33_reg_reg[30]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,s25_reg1[27]}),
        .O(s33b[11:8]),
        .S({s26_reg1[26:24],\s33_reg[30]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s33_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s33b[12]),
        .Q(\s33_reg_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \s33_reg_reg[31]_i_1 
       (.CI(\s33_reg_reg[30]_i_1_n_0 ),
        .CO(\NLW_s33_reg_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s33_reg_reg[31]_i_1_O_UNCONNECTED [3:1],s33b[12]}),
        .S({1'b0,1'b0,1'b0,s26_reg1[27]}));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[10]_i_2 
       (.I0(\s25_reg_reg_n_0_[15] ),
        .I1(\s26_reg_reg_n_0_[11] ),
        .O(\s33a_reg[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[10]_i_3 
       (.I0(\s25_reg_reg_n_0_[14] ),
        .I1(\s26_reg_reg_n_0_[10] ),
        .O(\s33a_reg[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[10]_i_4 
       (.I0(\s25_reg_reg_n_0_[13] ),
        .I1(\s26_reg_reg_n_0_[9] ),
        .O(\s33a_reg[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[10]_i_5 
       (.I0(\s25_reg_reg_n_0_[12] ),
        .I1(\s26_reg_reg_n_0_[8] ),
        .O(\s33a_reg[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[15]_i_2 
       (.I0(\s25_reg_reg_n_0_[18] ),
        .I1(\s26_reg_reg_n_0_[14] ),
        .O(\s33a_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[15]_i_3 
       (.I0(\s25_reg_reg_n_0_[17] ),
        .I1(\s26_reg_reg_n_0_[13] ),
        .O(\s33a_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[15]_i_4 
       (.I0(\s25_reg_reg_n_0_[16] ),
        .I1(\s26_reg_reg_n_0_[12] ),
        .O(\s33a_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[3]_i_2 
       (.I0(\s25_reg_reg_n_0_[7] ),
        .I1(\s26_reg_reg_n_0_[3] ),
        .O(\s33a_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[3]_i_3 
       (.I0(\s25_reg_reg_n_0_[6] ),
        .I1(\s26_reg_reg_n_0_[2] ),
        .O(\s33a_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[3]_i_4 
       (.I0(\s25_reg_reg_n_0_[5] ),
        .I1(\s26_reg_reg_n_0_[1] ),
        .O(\s33a_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[3]_i_5 
       (.I0(\s25_reg_reg_n_0_[4] ),
        .I1(\s26_reg_reg_n_0_[0] ),
        .O(\s33a_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[7]_i_2 
       (.I0(\s25_reg_reg_n_0_[11] ),
        .I1(\s26_reg_reg_n_0_[7] ),
        .O(\s33a_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[7]_i_3 
       (.I0(\s25_reg_reg_n_0_[10] ),
        .I1(\s26_reg_reg_n_0_[6] ),
        .O(\s33a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[7]_i_4 
       (.I0(\s25_reg_reg_n_0_[9] ),
        .I1(\s26_reg_reg_n_0_[5] ),
        .O(\s33a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s33a_reg[7]_i_5 
       (.I0(\s25_reg_reg_n_0_[8] ),
        .I1(\s26_reg_reg_n_0_[4] ),
        .O(\s33a_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[0]),
        .Q(\s33a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[10]),
        .Q(\s33a_reg_reg_n_0_[10] ),
        .R(1'b0));
  CARRY4 \s33a_reg_reg[10]_i_1 
       (.CI(\s33a_reg_reg[7]_i_1_n_0 ),
        .CO({\s33a_reg_reg[10]_i_1_n_0 ,\NLW_s33a_reg_reg[10]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s25_reg_reg_n_0_[15] ,\s25_reg_reg_n_0_[14] ,\s25_reg_reg_n_0_[13] ,\s25_reg_reg_n_0_[12] }),
        .O(s33a[11:8]),
        .S({\s33a_reg[10]_i_2_n_0 ,\s33a_reg[10]_i_3_n_0 ,\s33a_reg[10]_i_4_n_0 ,\s33a_reg[10]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[11]),
        .Q(\s33a_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[12]),
        .Q(\s33a_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[13]),
        .Q(\s33a_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[14]),
        .Q(\s33a_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[15]),
        .Q(s33a_reg),
        .R(1'b0));
  CARRY4 \s33a_reg_reg[15]_i_1 
       (.CI(\s33a_reg_reg[10]_i_1_n_0 ),
        .CO({s33a[15],\NLW_s33a_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\s25_reg_reg_n_0_[18] ,\s25_reg_reg_n_0_[17] ,\s25_reg_reg_n_0_[16] }),
        .O({\NLW_s33a_reg_reg[15]_i_1_O_UNCONNECTED [3],s33a[14:12]}),
        .S({1'b1,\s33a_reg[15]_i_2_n_0 ,\s33a_reg[15]_i_3_n_0 ,\s33a_reg[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[1]),
        .Q(\s33a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[2]),
        .Q(\s33a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[3]),
        .Q(\s33a_reg_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \s33a_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s33a_reg_reg[3]_i_1_n_0 ,\NLW_s33a_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s25_reg_reg_n_0_[7] ,\s25_reg_reg_n_0_[6] ,\s25_reg_reg_n_0_[5] ,\s25_reg_reg_n_0_[4] }),
        .O(s33a[3:0]),
        .S({\s33a_reg[3]_i_2_n_0 ,\s33a_reg[3]_i_3_n_0 ,\s33a_reg[3]_i_4_n_0 ,\s33a_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[4]),
        .Q(\s33a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[5]),
        .Q(\s33a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[6]),
        .Q(\s33a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[7]),
        .Q(\s33a_reg_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \s33a_reg_reg[7]_i_1 
       (.CI(\s33a_reg_reg[3]_i_1_n_0 ),
        .CO({\s33a_reg_reg[7]_i_1_n_0 ,\NLW_s33a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s25_reg_reg_n_0_[11] ,\s25_reg_reg_n_0_[10] ,\s25_reg_reg_n_0_[9] ,\s25_reg_reg_n_0_[8] }),
        .O(s33a[7:4]),
        .S({\s33a_reg[7]_i_2_n_0 ,\s33a_reg[7]_i_3_n_0 ,\s33a_reg[7]_i_4_n_0 ,\s33a_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[8]),
        .Q(\s33a_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s33a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s33a[9]),
        .Q(\s33a_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\s41_reg_reg_n_0_[31] ),
        .Q(s41_reg1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg1_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\s41_reg_reg_n_0_[32] ),
        .Q(s41_reg1[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg1_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\s41_reg_reg_n_0_[33] ),
        .Q(s41_reg1[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg1_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\s41_reg_reg_n_0_[34] ),
        .Q(s41_reg1[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg1_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\s41_reg_reg_n_0_[35] ),
        .Q(s41_reg1[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg1_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\s41_reg_reg_n_0_[36] ),
        .Q(s41_reg1[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg1_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\s41_reg_reg_n_0_[37] ),
        .Q(s41_reg1[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg1_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\s41_reg_reg_n_0_[38] ),
        .Q(s41_reg1[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg1_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\s41_reg_reg_n_0_[39] ),
        .Q(s41_reg1[39]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[24]_i_2 
       (.I0(s31_reg1[24]),
        .I1(s32_reg1[16]),
        .O(\s41_reg[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[24]_i_3 
       (.I0(s31_reg1[23]),
        .I1(s32_reg1[15]),
        .O(\s41_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[24]_i_4 
       (.I0(s31_reg1[22]),
        .I1(s32_reg1[14]),
        .O(\s41_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[24]_i_5 
       (.I0(s31_reg1[21]),
        .I1(s41a_reg[13]),
        .O(\s41_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[28]_i_2 
       (.I0(s31_reg1[28]),
        .I1(s32_reg1[20]),
        .O(\s41_reg[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[28]_i_3 
       (.I0(s31_reg1[27]),
        .I1(s32_reg1[19]),
        .O(\s41_reg[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[28]_i_4 
       (.I0(s31_reg1[26]),
        .I1(s32_reg1[18]),
        .O(\s41_reg[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[28]_i_5 
       (.I0(s31_reg1[25]),
        .I1(s32_reg1[17]),
        .O(\s41_reg[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[32]_i_2 
       (.I0(s31_reg1[31]),
        .I1(s32_reg1[23]),
        .O(\s41_reg[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[32]_i_3 
       (.I0(s31_reg1[30]),
        .I1(s32_reg1[22]),
        .O(\s41_reg[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41_reg[32]_i_4 
       (.I0(s31_reg1[29]),
        .I1(s32_reg1[21]),
        .O(\s41_reg[32]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a_reg[8]),
        .Q(\s41_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a_reg[9]),
        .Q(\s41_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a_reg[10]),
        .Q(\s41_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a_reg[11]),
        .Q(\s41_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a_reg[12]),
        .Q(\s41_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[0]),
        .Q(\s41_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[1]),
        .Q(\s41_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[2]),
        .Q(\s41_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[3]),
        .Q(\s41_reg_reg_n_0_[24] ),
        .R(1'b0));
  CARRY4 \s41_reg_reg[24]_i_1 
       (.CI(1'b0),
        .CO({\s41_reg_reg[24]_i_1_n_0 ,\NLW_s41_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s32_reg1[13]),
        .DI(s31_reg1[24:21]),
        .O(s41b[3:0]),
        .S({\s41_reg[24]_i_2_n_0 ,\s41_reg[24]_i_3_n_0 ,\s41_reg[24]_i_4_n_0 ,\s41_reg[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[4]),
        .Q(\s41_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[5]),
        .Q(\s41_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[6]),
        .Q(\s41_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[7]),
        .Q(\s41_reg_reg_n_0_[28] ),
        .R(1'b0));
  CARRY4 \s41_reg_reg[28]_i_1 
       (.CI(\s41_reg_reg[24]_i_1_n_0 ),
        .CO({\s41_reg_reg[28]_i_1_n_0 ,\NLW_s41_reg_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s31_reg1[28:25]),
        .O(s41b[7:4]),
        .S({\s41_reg[28]_i_2_n_0 ,\s41_reg[28]_i_3_n_0 ,\s41_reg[28]_i_4_n_0 ,\s41_reg[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[8]),
        .Q(\s41_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[9]),
        .Q(\s41_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[10]),
        .Q(\s41_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[11]),
        .Q(\s41_reg_reg_n_0_[32] ),
        .R(1'b0));
  CARRY4 \s41_reg_reg[32]_i_1 
       (.CI(\s41_reg_reg[28]_i_1_n_0 ),
        .CO({\s41_reg_reg[32]_i_1_n_0 ,\NLW_s41_reg_reg[32]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,s31_reg1[31:29]}),
        .O(s41b[11:8]),
        .S({s32_reg1[24],\s41_reg[32]_i_2_n_0 ,\s41_reg[32]_i_3_n_0 ,\s41_reg[32]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[12]),
        .Q(\s41_reg_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[13]),
        .Q(\s41_reg_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[14]),
        .Q(\s41_reg_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[15]),
        .Q(\s41_reg_reg_n_0_[36] ),
        .R(1'b0));
  CARRY4 \s41_reg_reg[36]_i_1 
       (.CI(\s41_reg_reg[32]_i_1_n_0 ),
        .CO({\s41_reg_reg[36]_i_1_n_0 ,\NLW_s41_reg_reg[36]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s41b[15:12]),
        .S(s32_reg1[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[16]),
        .Q(\s41_reg_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[17]),
        .Q(\s41_reg_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41_reg_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(s41b[18]),
        .Q(\s41_reg_reg_n_0_[39] ),
        .R(1'b0));
  CARRY4 \s41_reg_reg[39]_i_1 
       (.CI(\s41_reg_reg[36]_i_1_n_0 ),
        .CO(\NLW_s41_reg_reg[39]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s41_reg_reg[39]_i_1_O_UNCONNECTED [3],s41b[18:16]}),
        .S({1'b0,s32_reg1[31:29]}));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_10 
       (.I0(\s31_reg_reg_n_0_[13] ),
        .I1(s32a_reg[1]),
        .O(\s41a_reg[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_11 
       (.I0(\s31_reg_reg_n_0_[12] ),
        .I1(s32a_reg[0]),
        .O(\s41a_reg[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_12 
       (.I0(\s31_reg_reg_n_0_[11] ),
        .I1(s23_reg2[3]),
        .O(\s41a_reg[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_13 
       (.I0(\s31_reg_reg_n_0_[10] ),
        .I1(s23_reg2[2]),
        .O(\s41a_reg[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_14 
       (.I0(\s31_reg_reg_n_0_[9] ),
        .I1(s23_reg2[1]),
        .O(\s41a_reg[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_15 
       (.I0(\s31_reg_reg_n_0_[8] ),
        .I1(s23_reg2[0]),
        .O(\s41a_reg[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_3 
       (.I0(\s31_reg_reg_n_0_[19] ),
        .I1(s32a_reg[7]),
        .O(\s41a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_4 
       (.I0(\s31_reg_reg_n_0_[18] ),
        .I1(s32a_reg[6]),
        .O(\s41a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_5 
       (.I0(\s31_reg_reg_n_0_[17] ),
        .I1(s32a_reg[5]),
        .O(\s41a_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_6 
       (.I0(\s31_reg_reg_n_0_[16] ),
        .I1(s32a_reg[4]),
        .O(\s41a_reg[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_8 
       (.I0(\s31_reg_reg_n_0_[15] ),
        .I1(s32a_reg[3]),
        .O(\s41a_reg[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[11]_i_9 
       (.I0(\s31_reg_reg_n_0_[14] ),
        .I1(s32a_reg[2]),
        .O(\s41a_reg[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s41a_reg[13]_i_2 
       (.I0(\s31_reg_reg_n_0_[20] ),
        .I1(s32a_reg[8]),
        .O(\s41a_reg[13]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s41a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a[10]),
        .Q(s41a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a[11]),
        .Q(s41a_reg[11]),
        .R(1'b0));
  CARRY4 \s41a_reg_reg[11]_i_1 
       (.CI(\s41a_reg_reg[11]_i_2_n_0 ),
        .CO({\s41a_reg_reg[11]_i_1_n_0 ,\NLW_s41a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s31_reg_reg_n_0_[19] ,\s31_reg_reg_n_0_[18] ,\s31_reg_reg_n_0_[17] ,\s31_reg_reg_n_0_[16] }),
        .O(s41a[11:8]),
        .S({\s41a_reg[11]_i_3_n_0 ,\s41a_reg[11]_i_4_n_0 ,\s41a_reg[11]_i_5_n_0 ,\s41a_reg[11]_i_6_n_0 }));
  CARRY4 \s41a_reg_reg[11]_i_2 
       (.CI(\s41a_reg_reg[11]_i_7_n_0 ),
        .CO({\s41a_reg_reg[11]_i_2_n_0 ,\NLW_s41a_reg_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s31_reg_reg_n_0_[15] ,\s31_reg_reg_n_0_[14] ,\s31_reg_reg_n_0_[13] ,\s31_reg_reg_n_0_[12] }),
        .O(\NLW_s41a_reg_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({\s41a_reg[11]_i_8_n_0 ,\s41a_reg[11]_i_9_n_0 ,\s41a_reg[11]_i_10_n_0 ,\s41a_reg[11]_i_11_n_0 }));
  CARRY4 \s41a_reg_reg[11]_i_7 
       (.CI(1'b0),
        .CO({\s41a_reg_reg[11]_i_7_n_0 ,\NLW_s41a_reg_reg[11]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s31_reg_reg_n_0_[11] ,\s31_reg_reg_n_0_[10] ,\s31_reg_reg_n_0_[9] ,\s31_reg_reg_n_0_[8] }),
        .O(\NLW_s41a_reg_reg[11]_i_7_O_UNCONNECTED [3:0]),
        .S({\s41a_reg[11]_i_12_n_0 ,\s41a_reg[11]_i_13_n_0 ,\s41a_reg[11]_i_14_n_0 ,\s41a_reg[11]_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s41a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a[12]),
        .Q(s41a_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a[13]),
        .Q(s41a_reg[13]),
        .R(1'b0));
  CARRY4 \s41a_reg_reg[13]_i_1 
       (.CI(\s41a_reg_reg[11]_i_1_n_0 ),
        .CO({\NLW_s41a_reg_reg[13]_i_1_CO_UNCONNECTED [3:2],s41a[13],\NLW_s41a_reg_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s31_reg_reg_n_0_[20] }),
        .O({\NLW_s41a_reg_reg[13]_i_1_O_UNCONNECTED [3:1],s41a[12]}),
        .S({1'b0,1'b0,1'b1,\s41a_reg[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s41a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a[8]),
        .Q(s41a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s41a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s41a[9]),
        .Q(s41a_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[15]_srl3_n_0 ),
        .Q(s42_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[16]_srl3_n_0 ),
        .Q(s42_reg1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[17]_srl3_n_0 ),
        .Q(s42_reg1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[18]_srl3_n_0 ),
        .Q(s42_reg1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[19]_srl2_n_0 ),
        .Q(s42_reg1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[20]_srl2_n_0 ),
        .Q(s42_reg1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[21]_srl2_n_0 ),
        .Q(s42_reg1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[22]_srl2_n_0 ),
        .Q(s42_reg1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[23]_srl2_n_0 ),
        .Q(s42_reg1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[24]_srl2_n_0 ),
        .Q(s42_reg1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[25]_srl2_n_0 ),
        .Q(s42_reg1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[26]_srl2_n_0 ),
        .Q(s42_reg1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[27]_srl2_n_0 ),
        .Q(s42_reg1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[28]_srl2_n_0 ),
        .Q(s42_reg1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[29]_srl2_n_0 ),
        .Q(s42_reg1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[30]_srl2_n_0 ),
        .Q(s42_reg1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\s42_reg_reg[31]_srl2_n_0 ),
        .Q(s42_reg1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[0]_srl7_n_0 ),
        .Q(\s42_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[10]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[11]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[12]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[13]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[14]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[11] ),
        .Q(\s42_reg_reg[15]_srl3_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[12] ),
        .Q(\s42_reg_reg[16]_srl3_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[13] ),
        .Q(\s42_reg_reg[17]_srl3_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33a_reg_reg_n_0_[14] ),
        .Q(\s42_reg_reg[18]_srl3_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[19]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[19] ),
        .Q(\s42_reg_reg[19]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[1]_srl6_n_0 ),
        .Q(\s42_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[20]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[20] ),
        .Q(\s42_reg_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[21]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[21] ),
        .Q(\s42_reg_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[22]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[22] ),
        .Q(\s42_reg_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[23]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[23] ),
        .Q(\s42_reg_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[24]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[24] ),
        .Q(\s42_reg_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[25]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[25] ),
        .Q(\s42_reg_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[26]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[26] ),
        .Q(\s42_reg_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[27]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[27] ),
        .Q(\s42_reg_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[28]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[28] ),
        .Q(\s42_reg_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[29]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[29] ),
        .Q(\s42_reg_reg[29]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[2]_srl4_n_0 ),
        .Q(\s42_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[30]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[30] ),
        .Q(\s42_reg_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "z2/\s42_reg_reg " *) 
  (* srl_name = "z2/\s42_reg_reg[31]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s42_reg_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\s33_reg_reg_n_0_[31] ),
        .Q(\s42_reg_reg[31]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[3]_srl4_n_0 ),
        .Q(\s42_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[4]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[5]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[6]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[7]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[8]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s42_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\s33_reg1_reg[9]_srl2_n_0 ),
        .Q(\s42_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s51_reg[34]_i_2 
       (.I0(s41_reg1[34]),
        .I1(s42_reg1[18]),
        .O(\s51_reg[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51_reg[34]_i_3 
       (.I0(s41_reg1[33]),
        .I1(s42_reg1[17]),
        .O(\s51_reg[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51_reg[34]_i_4 
       (.I0(s41_reg1[32]),
        .I1(s42_reg1[16]),
        .O(\s51_reg[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51_reg[34]_i_5 
       (.I0(s41_reg1[31]),
        .I1(s51a_reg[15]),
        .O(\s51_reg[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51_reg[38]_i_2 
       (.I0(s41_reg1[38]),
        .I1(s42_reg1[22]),
        .O(\s51_reg[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51_reg[38]_i_3 
       (.I0(s41_reg1[37]),
        .I1(s42_reg1[21]),
        .O(\s51_reg[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51_reg[38]_i_4 
       (.I0(s41_reg1[36]),
        .I1(s42_reg1[20]),
        .O(\s51_reg[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51_reg[38]_i_5 
       (.I0(s41_reg1[35]),
        .I1(s42_reg1[19]),
        .O(\s51_reg[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51_reg[42]_i_2 
       (.I0(s41_reg1[39]),
        .I1(s42_reg1[23]),
        .O(\s51_reg[42]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a_reg[7]),
        .Q(s51_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a_reg[8]),
        .Q(s51_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a_reg[9]),
        .Q(s51_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a_reg[10]),
        .Q(s51_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a_reg[11]),
        .Q(s51_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a_reg[12]),
        .Q(s51_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a_reg[13]),
        .Q(s51_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a_reg[14]),
        .Q(s51_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[0]),
        .Q(s51_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[1]),
        .Q(s51_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[2]),
        .Q(s51_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[3]),
        .Q(s51_reg[34]),
        .R(1'b0));
  CARRY4 \s51_reg_reg[34]_i_1 
       (.CI(1'b0),
        .CO({\s51_reg_reg[34]_i_1_n_0 ,\NLW_s51_reg_reg[34]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(s42_reg1[15]),
        .DI(s41_reg1[34:31]),
        .O(s51b[3:0]),
        .S({\s51_reg[34]_i_2_n_0 ,\s51_reg[34]_i_3_n_0 ,\s51_reg[34]_i_4_n_0 ,\s51_reg[34]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[4]),
        .Q(s51_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[5]),
        .Q(s51_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[6]),
        .Q(s51_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[7]),
        .Q(s51_reg[38]),
        .R(1'b0));
  CARRY4 \s51_reg_reg[38]_i_1 
       (.CI(\s51_reg_reg[34]_i_1_n_0 ),
        .CO({\s51_reg_reg[38]_i_1_n_0 ,\NLW_s51_reg_reg[38]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(s41_reg1[38:35]),
        .O(s51b[7:4]),
        .S({\s51_reg[38]_i_2_n_0 ,\s51_reg[38]_i_3_n_0 ,\s51_reg[38]_i_4_n_0 ,\s51_reg[38]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[8]),
        .Q(s51_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[9]),
        .Q(s51_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[10]),
        .Q(s51_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[11]),
        .Q(s51_reg[42]),
        .R(1'b0));
  CARRY4 \s51_reg_reg[42]_i_1 
       (.CI(\s51_reg_reg[38]_i_1_n_0 ),
        .CO({\s51_reg_reg[42]_i_1_n_0 ,\NLW_s51_reg_reg[42]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,s41_reg1[39]}),
        .O(s51b[11:8]),
        .S({s42_reg1[26:24],\s51_reg[42]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[12]),
        .Q(s51_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[13]),
        .Q(s51_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[14]),
        .Q(s51_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[15]),
        .Q(s51_reg[46]),
        .R(1'b0));
  CARRY4 \s51_reg_reg[46]_i_1 
       (.CI(\s51_reg_reg[42]_i_1_n_0 ),
        .CO({\s51_reg_reg[46]_i_1_n_0 ,\NLW_s51_reg_reg[46]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s51b[15:12]),
        .S(s42_reg1[30:27]));
  FDRE #(
    .INIT(1'b0)) 
    \s51_reg_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(s51b[16]),
        .Q(s51_reg[47]),
        .R(1'b0));
  CARRY4 \s51_reg_reg[47]_i_1 
       (.CI(\s51_reg_reg[46]_i_1_n_0 ),
        .CO(\NLW_s51_reg_reg[47]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s51_reg_reg[47]_i_1_O_UNCONNECTED [3:1],s51b[16]}),
        .S({1'b0,1'b0,1'b0,s42_reg1[31]}));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[11]_i_2 
       (.I0(\s41_reg_reg_n_0_[27] ),
        .I1(\s42_reg_reg_n_0_[11] ),
        .O(\s51a_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[11]_i_3 
       (.I0(\s41_reg_reg_n_0_[26] ),
        .I1(\s42_reg_reg_n_0_[10] ),
        .O(\s51a_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[11]_i_4 
       (.I0(\s41_reg_reg_n_0_[25] ),
        .I1(\s42_reg_reg_n_0_[9] ),
        .O(\s51a_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[11]_i_5 
       (.I0(\s41_reg_reg_n_0_[24] ),
        .I1(\s42_reg_reg_n_0_[8] ),
        .O(\s51a_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[15]_i_2 
       (.I0(\s41_reg_reg_n_0_[30] ),
        .I1(\s42_reg_reg_n_0_[14] ),
        .O(\s51a_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[15]_i_3 
       (.I0(\s41_reg_reg_n_0_[29] ),
        .I1(\s42_reg_reg_n_0_[13] ),
        .O(\s51a_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[15]_i_4 
       (.I0(\s41_reg_reg_n_0_[28] ),
        .I1(\s42_reg_reg_n_0_[12] ),
        .O(\s51a_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[7]_i_10 
       (.I0(\s41_reg_reg_n_0_[16] ),
        .I1(\s42_reg_reg_n_0_[0] ),
        .O(\s51a_reg[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[7]_i_3 
       (.I0(\s41_reg_reg_n_0_[23] ),
        .I1(\s42_reg_reg_n_0_[7] ),
        .O(\s51a_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[7]_i_4 
       (.I0(\s41_reg_reg_n_0_[22] ),
        .I1(\s42_reg_reg_n_0_[6] ),
        .O(\s51a_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[7]_i_5 
       (.I0(\s41_reg_reg_n_0_[21] ),
        .I1(\s42_reg_reg_n_0_[5] ),
        .O(\s51a_reg[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[7]_i_6 
       (.I0(\s41_reg_reg_n_0_[20] ),
        .I1(\s42_reg_reg_n_0_[4] ),
        .O(\s51a_reg[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[7]_i_7 
       (.I0(\s41_reg_reg_n_0_[19] ),
        .I1(\s42_reg_reg_n_0_[3] ),
        .O(\s51a_reg[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[7]_i_8 
       (.I0(\s41_reg_reg_n_0_[18] ),
        .I1(\s42_reg_reg_n_0_[2] ),
        .O(\s51a_reg[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s51a_reg[7]_i_9 
       (.I0(\s41_reg_reg_n_0_[17] ),
        .I1(\s42_reg_reg_n_0_[1] ),
        .O(\s51a_reg[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s51a_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a[10]),
        .Q(s51a_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51a_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a[11]),
        .Q(s51a_reg[11]),
        .R(1'b0));
  CARRY4 \s51a_reg_reg[11]_i_1 
       (.CI(\s51a_reg_reg[7]_i_1_n_0 ),
        .CO({\s51a_reg_reg[11]_i_1_n_0 ,\NLW_s51a_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s41_reg_reg_n_0_[27] ,\s41_reg_reg_n_0_[26] ,\s41_reg_reg_n_0_[25] ,\s41_reg_reg_n_0_[24] }),
        .O(s51a[11:8]),
        .S({\s51a_reg[11]_i_2_n_0 ,\s51a_reg[11]_i_3_n_0 ,\s51a_reg[11]_i_4_n_0 ,\s51a_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s51a_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a[12]),
        .Q(s51a_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51a_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a[13]),
        .Q(s51a_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51a_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a[14]),
        .Q(s51a_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51a_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a[15]),
        .Q(s51a_reg[15]),
        .R(1'b0));
  CARRY4 \s51a_reg_reg[15]_i_1 
       (.CI(\s51a_reg_reg[11]_i_1_n_0 ),
        .CO({s51a[15],\NLW_s51a_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\s41_reg_reg_n_0_[30] ,\s41_reg_reg_n_0_[29] ,\s41_reg_reg_n_0_[28] }),
        .O({\NLW_s51a_reg_reg[15]_i_1_O_UNCONNECTED [3],s51a[14:12]}),
        .S({1'b1,\s51a_reg[15]_i_2_n_0 ,\s51a_reg[15]_i_3_n_0 ,\s51a_reg[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s51a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a[7]),
        .Q(s51a_reg[7]),
        .R(1'b0));
  CARRY4 \s51a_reg_reg[7]_i_1 
       (.CI(\s51a_reg_reg[7]_i_2_n_0 ),
        .CO({\s51a_reg_reg[7]_i_1_n_0 ,\NLW_s51a_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s41_reg_reg_n_0_[23] ,\s41_reg_reg_n_0_[22] ,\s41_reg_reg_n_0_[21] ,\s41_reg_reg_n_0_[20] }),
        .O({s51a[7],\NLW_s51a_reg_reg[7]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s51a_reg[7]_i_3_n_0 ,\s51a_reg[7]_i_4_n_0 ,\s51a_reg[7]_i_5_n_0 ,\s51a_reg[7]_i_6_n_0 }));
  CARRY4 \s51a_reg_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\s51a_reg_reg[7]_i_2_n_0 ,\NLW_s51a_reg_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\s41_reg_reg_n_0_[19] ,\s41_reg_reg_n_0_[18] ,\s41_reg_reg_n_0_[17] ,\s41_reg_reg_n_0_[16] }),
        .O(\NLW_s51a_reg_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\s51a_reg[7]_i_7_n_0 ,\s51a_reg[7]_i_8_n_0 ,\s51a_reg[7]_i_9_n_0 ,\s51a_reg[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s51a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a[8]),
        .Q(s51a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s51a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s51a[9]),
        .Q(s51a_reg[9]),
        .R(1'b0));
  (* srl_name = "z2/zero_reg10_reg_srl11" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    zero_reg10_reg_srl11
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(zero),
        .Q(zero_reg10_reg_srl11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    zero_reg10_reg_srl11_i_1
       (.I0(zero_reg10_reg_srl11_i_2_n_0),
        .I1(zero_reg10_reg_srl11_i_3_n_0),
        .O(zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_reg10_reg_srl11_i_10
       (.I0(b[9]),
        .I1(b[10]),
        .I2(b[7]),
        .I3(b[8]),
        .I4(b[12]),
        .I5(b[11]),
        .O(zero_reg10_reg_srl11_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_reg10_reg_srl11_i_11
       (.I0(b[3]),
        .I1(b[4]),
        .I2(b[1]),
        .I3(b[2]),
        .I4(b[6]),
        .I5(b[5]),
        .O(zero_reg10_reg_srl11_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_reg10_reg_srl11_i_12
       (.I0(b[21]),
        .I1(b[22]),
        .I2(b[19]),
        .I3(b[20]),
        .I4(b[24]),
        .I5(b[23]),
        .O(zero_reg10_reg_srl11_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_reg10_reg_srl11_i_13
       (.I0(b[15]),
        .I1(b[16]),
        .I2(b[13]),
        .I3(b[14]),
        .I4(b[18]),
        .I5(b[17]),
        .O(zero_reg10_reg_srl11_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    zero_reg10_reg_srl11_i_2
       (.I0(zero_reg10_reg_srl11_i_4_n_0),
        .I1(zero_reg10_reg_srl11_i_5_n_0),
        .I2(zero_reg10_reg_srl11_i_6_n_0),
        .I3(zero_reg10_reg_srl11_i_7_n_0),
        .I4(a[0]),
        .I5(zero_reg10_reg_srl11_i_8_n_0),
        .O(zero_reg10_reg_srl11_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    zero_reg10_reg_srl11_i_3
       (.I0(zero_reg10_reg_srl11_i_9_n_0),
        .I1(zero_reg10_reg_srl11_i_10_n_0),
        .I2(zero_reg10_reg_srl11_i_11_n_0),
        .I3(zero_reg10_reg_srl11_i_12_n_0),
        .I4(b[0]),
        .I5(zero_reg10_reg_srl11_i_13_n_0),
        .O(zero_reg10_reg_srl11_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_reg10_reg_srl11_i_4
       (.I0(a[27]),
        .I1(a[28]),
        .I2(a[25]),
        .I3(a[26]),
        .I4(a[30]),
        .I5(a[29]),
        .O(zero_reg10_reg_srl11_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_reg10_reg_srl11_i_5
       (.I0(a[9]),
        .I1(a[10]),
        .I2(a[7]),
        .I3(a[8]),
        .I4(a[12]),
        .I5(a[11]),
        .O(zero_reg10_reg_srl11_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_reg10_reg_srl11_i_6
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[6]),
        .I5(a[5]),
        .O(zero_reg10_reg_srl11_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_reg10_reg_srl11_i_7
       (.I0(a[21]),
        .I1(a[22]),
        .I2(a[19]),
        .I3(a[20]),
        .I4(a[24]),
        .I5(a[23]),
        .O(zero_reg10_reg_srl11_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_reg10_reg_srl11_i_8
       (.I0(a[15]),
        .I1(a[16]),
        .I2(a[13]),
        .I3(a[14]),
        .I4(a[18]),
        .I5(a[17]),
        .O(zero_reg10_reg_srl11_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_reg10_reg_srl11_i_9
       (.I0(b[27]),
        .I1(b[28]),
        .I2(b[25]),
        .I3(b[26]),
        .I4(b[30]),
        .I5(b[29]),
        .O(zero_reg10_reg_srl11_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    zero_reg11_reg
       (.C(clk),
        .CE(1'b1),
        .D(zero_reg10_reg_srl11_n_0),
        .Q(zero_reg11),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
