Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Mar 28 09:44:00 2022
| Host         : PC-095 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.159        0.000                      0                   58        0.196        0.000                      0                   58        9.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.159        0.000                      0                   58        0.196        0.000                      0                   58        9.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.828ns (24.896%)  route 2.498ns (75.104%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.833     6.662    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.786 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.313     7.099    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.524     7.747    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.827     8.698    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.561    24.919    seg_disp_driver_i/clk
    SLICE_X43Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    seg_disp_driver_i/cnt_clk_en_seg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                 16.159    

Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.828ns (24.896%)  route 2.498ns (75.104%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.833     6.662    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.786 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.313     7.099    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.524     7.747    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.827     8.698    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.561    24.919    seg_disp_driver_i/clk
    SLICE_X43Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[14]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    seg_disp_driver_i/cnt_clk_en_seg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                 16.159    

Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.828ns (24.896%)  route 2.498ns (75.104%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.833     6.662    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.786 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.313     7.099    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.524     7.747    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.827     8.698    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.561    24.919    seg_disp_driver_i/clk
    SLICE_X43Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    seg_disp_driver_i/cnt_clk_en_seg_reg[15]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                 16.159    

Slack (MET) :             16.314ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.828ns (26.107%)  route 2.344ns (73.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.833     6.662    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.786 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.313     7.099    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.524     7.747    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.673     8.544    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X43Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[1]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X43Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                 16.314    

Slack (MET) :             16.314ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.828ns (26.107%)  route 2.344ns (73.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.833     6.662    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.786 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.313     7.099    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.524     7.747    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.673     8.544    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X43Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[2]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X43Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                 16.314    

Slack (MET) :             16.314ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.828ns (26.107%)  route 2.344ns (73.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.833     6.662    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.786 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.313     7.099    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.524     7.747    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.673     8.544    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X43Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X43Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                 16.314    

Slack (MET) :             16.314ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.828ns (26.107%)  route 2.344ns (73.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.833     6.662    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.786 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.313     7.099    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.524     7.747    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.673     8.544    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X43Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[4]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X43Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                 16.314    

Slack (MET) :             16.330ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.828ns (26.240%)  route 2.328ns (73.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.833     6.662    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.786 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.313     7.099    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.524     7.747    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.657     8.528    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[5]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X43Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 16.330    

Slack (MET) :             16.330ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.828ns (26.240%)  route 2.328ns (73.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.833     6.662    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.786 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.313     7.099    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.524     7.747    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.657     8.528    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[6]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X43Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 16.330    

Slack (MET) :             16.330ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.828ns (26.240%)  route 2.328ns (73.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.833     6.662    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.786 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.313     7.099    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.524     7.747    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.657     8.528    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X43Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 16.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.462    pwm_driver_i/CLK
    SLICE_X42Y64         FDRE                                         r  pwm_driver_i/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.148     1.610 f  pwm_driver_i/cnt_reg[1]/Q
                         net (fo=8, routed)           0.071     1.681    pwm_driver_i/cnt[1]
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.098     1.779 r  pwm_driver_i/PWM_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    pwm_driver_i/PWM_OUT1
    SLICE_X42Y64         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.978    pwm_driver_i/CLK
    SLICE_X42Y64         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[1]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.121     1.583    pwm_driver_i/PWM_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.190ns (54.269%)  route 0.160ns (45.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.462    pwm_driver_i/CLK
    SLICE_X43Y64         FDRE                                         r  pwm_driver_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  pwm_driver_i/cnt_reg[0]/Q
                         net (fo=8, routed)           0.160     1.763    pwm_driver_i/cnt[0]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.049     1.812 r  pwm_driver_i/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    pwm_driver_i/cnt_0[3]
    SLICE_X42Y64         FDRE                                         r  pwm_driver_i/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.978    pwm_driver_i/CLK
    SLICE_X42Y64         FDRE                                         r  pwm_driver_i/cnt_reg[3]/C
                         clock pessimism             -0.503     1.475    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.131     1.606    pwm_driver_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.086     1.699    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.098     1.797 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.982    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     1.586    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.741%)  route 0.160ns (46.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.462    pwm_driver_i/CLK
    SLICE_X43Y64         FDRE                                         r  pwm_driver_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  pwm_driver_i/cnt_reg[0]/Q
                         net (fo=8, routed)           0.160     1.763    pwm_driver_i/cnt[0]
    SLICE_X42Y64         LUT3 (Prop_lut3_I1_O)        0.045     1.808 r  pwm_driver_i/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    pwm_driver_i/cnt_0[2]
    SLICE_X42Y64         FDRE                                         r  pwm_driver_i/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.978    pwm_driver_i/CLK
    SLICE_X42Y64         FDRE                                         r  pwm_driver_i/cnt_reg[2]/C
                         clock pessimism             -0.503     1.475    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.121     1.596    pwm_driver_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.088     1.701    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.098     1.799 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.982    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.120     1.585    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.984%)  route 0.158ns (43.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=6, routed)           0.158     1.787    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  seg_disp_driver_i/disp_dig_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    seg_disp_driver_i/disp_dig_s[2]
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     1.601    seg_disp_driver_i/disp_dig_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.675%)  route 0.160ns (43.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=6, routed)           0.160     1.789    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.834 r  seg_disp_driver_i/disp_dig_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    seg_disp_driver_i/disp_dig_s[1]
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.120     1.600    seg_disp_driver_i/disp_dig_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.229ns (63.941%)  route 0.129ns (36.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.462    pwm_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  pwm_driver_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.128     1.590 f  pwm_driver_i/cnt_reg[7]/Q
                         net (fo=7, routed)           0.129     1.719    pwm_driver_i/cnt[7]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.101     1.820 r  pwm_driver_i/PWM_OUT[4]_i_1/O
                         net (fo=1, routed)           0.000     1.820    pwm_driver_i/PWM_OUT[4]_i_1_n_0
    SLICE_X43Y63         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.978    pwm_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[4]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.107     1.569    pwm_driver_i/PWM_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (66.076%)  route 0.117ns (33.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.462    pwm_driver_i/CLK
    SLICE_X43Y64         FDRE                                         r  pwm_driver_i/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  pwm_driver_i/cnt_reg[4]/Q
                         net (fo=7, routed)           0.117     1.707    pwm_driver_i/cnt[4]
    SLICE_X43Y64         LUT6 (Prop_lut6_I5_O)        0.099     1.806 r  pwm_driver_i/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    pwm_driver_i/cnt_0[5]
    SLICE_X43Y64         FDRE                                         r  pwm_driver_i/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.978    pwm_driver_i/CLK
    SLICE_X43Y64         FDRE                                         r  pwm_driver_i/cnt_reg[5]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.091     1.553    pwm_driver_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.230ns (63.864%)  route 0.130ns (36.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.462    pwm_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  pwm_driver_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.128     1.590 f  pwm_driver_i/cnt_reg[7]/Q
                         net (fo=7, routed)           0.130     1.720    pwm_driver_i/cnt[7]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.102     1.822 r  pwm_driver_i/PWM_OUT[6]_i_1/O
                         net (fo=1, routed)           0.000     1.822    pwm_driver_i/PWM_OUT[6]_i_1_n_0
    SLICE_X43Y63         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.978    pwm_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[6]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.107     1.569    pwm_driver_i/PWM_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y64    pwm_driver_i/PWM_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y64    pwm_driver_i/PWM_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y63    pwm_driver_i/PWM_OUT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y63    pwm_driver_i/PWM_OUT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y63    pwm_driver_i/PWM_OUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y63    pwm_driver_i/PWM_OUT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y64    pwm_driver_i/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y64    pwm_driver_i/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    seg_disp_driver_i/clk_en_seg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    seg_disp_driver_i/cnt_clk_en_seg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[2]/C



