#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

/* Definition for CPU ID */
#define XPAR_CPU_ID 0U

/* Definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_PS7_CORTEXA9_0_CPU_CLK_FREQ_HZ 675000000


/******************************************************************/

/* Canonical definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ 675000000


/******************************************************************/

#include "xparameters_ps.h"

#define STDIN_BASEADDRESS 0xE0001000
#define STDOUT_BASEADDRESS 0xE0001000

/******************************************************************/

/* Platform specific definitions */
#define PLATFORM_ZYNQ
 
/* Definitions for sleep timer configuration */
#define XSLEEP_TIMER_IS_DEFAULT_TIMER
 
 
/******************************************************************/
/* Definitions for driver AXIDMA */
#define XPAR_XAXIDMA_NUM_INSTANCES 6

/* Definitions for peripheral AXI_DMA_0 */
#define XPAR_AXI_DMA_0_DEVICE_ID 0
#define XPAR_AXI_DMA_0_BASEADDR 0x40400000
#define XPAR_AXI_DMA_0_HIGHADDR 0x4040FFFF
#define XPAR_AXI_DMA_0_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXI_DMA_0_INCLUDE_MM2S_DRE 0
#define XPAR_AXI_DMA_0_INCLUDE_S2MM_DRE 0
#define XPAR_AXI_DMA_0_INCLUDE_MM2S 1
#define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
#define XPAR_AXI_DMA_0_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXI_DMA_0_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXI_DMA_0_INCLUDE_SG 0
#define XPAR_AXI_DMA_0_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXI_DMA_0_NUM_MM2S_CHANNELS 1
#define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
#define XPAR_AXI_DMA_0_MM2S_BURST_SIZE 16
#define XPAR_AXI_DMA_0_S2MM_BURST_SIZE 16
#define XPAR_AXI_DMA_0_MICRO_DMA 0
#define XPAR_AXI_DMA_0_ADDR_WIDTH 32
#define XPAR_AXI_DMA_0_SG_LENGTH_WIDTH 14


/* Definitions for peripheral AXI_DMA_1 */
#define XPAR_AXI_DMA_1_DEVICE_ID 1
#define XPAR_AXI_DMA_1_BASEADDR 0x40410000
#define XPAR_AXI_DMA_1_HIGHADDR 0x4041FFFF
#define XPAR_AXI_DMA_1_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXI_DMA_1_INCLUDE_MM2S_DRE 0
#define XPAR_AXI_DMA_1_INCLUDE_S2MM_DRE 0
#define XPAR_AXI_DMA_1_INCLUDE_MM2S 1
#define XPAR_AXI_DMA_1_INCLUDE_S2MM 1
#define XPAR_AXI_DMA_1_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXI_DMA_1_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXI_DMA_1_INCLUDE_SG 0
#define XPAR_AXI_DMA_1_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXI_DMA_1_NUM_MM2S_CHANNELS 1
#define XPAR_AXI_DMA_1_NUM_S2MM_CHANNELS 1
#define XPAR_AXI_DMA_1_MM2S_BURST_SIZE 16
#define XPAR_AXI_DMA_1_S2MM_BURST_SIZE 16
#define XPAR_AXI_DMA_1_MICRO_DMA 0
#define XPAR_AXI_DMA_1_ADDR_WIDTH 32
#define XPAR_AXI_DMA_1_SG_LENGTH_WIDTH 14


/* Definitions for peripheral AXI_DMA_2 */
#define XPAR_AXI_DMA_2_DEVICE_ID 2
#define XPAR_AXI_DMA_2_BASEADDR 0x40420000
#define XPAR_AXI_DMA_2_HIGHADDR 0x4042FFFF
#define XPAR_AXI_DMA_2_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXI_DMA_2_INCLUDE_MM2S_DRE 0
#define XPAR_AXI_DMA_2_INCLUDE_S2MM_DRE 0
#define XPAR_AXI_DMA_2_INCLUDE_MM2S 1
#define XPAR_AXI_DMA_2_INCLUDE_S2MM 1
#define XPAR_AXI_DMA_2_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXI_DMA_2_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXI_DMA_2_INCLUDE_SG 0
#define XPAR_AXI_DMA_2_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXI_DMA_2_NUM_MM2S_CHANNELS 1
#define XPAR_AXI_DMA_2_NUM_S2MM_CHANNELS 1
#define XPAR_AXI_DMA_2_MM2S_BURST_SIZE 16
#define XPAR_AXI_DMA_2_S2MM_BURST_SIZE 16
#define XPAR_AXI_DMA_2_MICRO_DMA 0
#define XPAR_AXI_DMA_2_ADDR_WIDTH 32
#define XPAR_AXI_DMA_2_SG_LENGTH_WIDTH 14


/* Definitions for peripheral AXI_DMA_3 */
#define XPAR_AXI_DMA_3_DEVICE_ID 3
#define XPAR_AXI_DMA_3_BASEADDR 0x40430000
#define XPAR_AXI_DMA_3_HIGHADDR 0x4043FFFF
#define XPAR_AXI_DMA_3_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXI_DMA_3_INCLUDE_MM2S_DRE 0
#define XPAR_AXI_DMA_3_INCLUDE_S2MM_DRE 0
#define XPAR_AXI_DMA_3_INCLUDE_MM2S 1
#define XPAR_AXI_DMA_3_INCLUDE_S2MM 1
#define XPAR_AXI_DMA_3_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXI_DMA_3_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXI_DMA_3_INCLUDE_SG 0
#define XPAR_AXI_DMA_3_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXI_DMA_3_NUM_MM2S_CHANNELS 1
#define XPAR_AXI_DMA_3_NUM_S2MM_CHANNELS 1
#define XPAR_AXI_DMA_3_MM2S_BURST_SIZE 16
#define XPAR_AXI_DMA_3_S2MM_BURST_SIZE 16
#define XPAR_AXI_DMA_3_MICRO_DMA 0
#define XPAR_AXI_DMA_3_ADDR_WIDTH 32
#define XPAR_AXI_DMA_3_SG_LENGTH_WIDTH 14


/* Definitions for peripheral AXI_DMA_4 */
#define XPAR_AXI_DMA_4_DEVICE_ID 4
#define XPAR_AXI_DMA_4_BASEADDR 0x40440000
#define XPAR_AXI_DMA_4_HIGHADDR 0x4044FFFF
#define XPAR_AXI_DMA_4_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXI_DMA_4_INCLUDE_MM2S_DRE 0
#define XPAR_AXI_DMA_4_INCLUDE_S2MM_DRE 0
#define XPAR_AXI_DMA_4_INCLUDE_MM2S 0
#define XPAR_AXI_DMA_4_INCLUDE_S2MM 1
#define XPAR_AXI_DMA_4_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXI_DMA_4_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXI_DMA_4_INCLUDE_SG 0
#define XPAR_AXI_DMA_4_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXI_DMA_4_NUM_MM2S_CHANNELS 1
#define XPAR_AXI_DMA_4_NUM_S2MM_CHANNELS 1
#define XPAR_AXI_DMA_4_MM2S_BURST_SIZE 16
#define XPAR_AXI_DMA_4_S2MM_BURST_SIZE 16
#define XPAR_AXI_DMA_4_MICRO_DMA 0
#define XPAR_AXI_DMA_4_ADDR_WIDTH 32
#define XPAR_AXI_DMA_4_SG_LENGTH_WIDTH 14


/* Definitions for peripheral AXI_DMA_5 */
#define XPAR_AXI_DMA_5_DEVICE_ID 5
#define XPAR_AXI_DMA_5_BASEADDR 0x40450000
#define XPAR_AXI_DMA_5_HIGHADDR 0x4045FFFF
#define XPAR_AXI_DMA_5_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXI_DMA_5_INCLUDE_MM2S_DRE 0
#define XPAR_AXI_DMA_5_INCLUDE_S2MM_DRE 0
#define XPAR_AXI_DMA_5_INCLUDE_MM2S 0
#define XPAR_AXI_DMA_5_INCLUDE_S2MM 1
#define XPAR_AXI_DMA_5_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXI_DMA_5_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXI_DMA_5_INCLUDE_SG 0
#define XPAR_AXI_DMA_5_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXI_DMA_5_NUM_MM2S_CHANNELS 1
#define XPAR_AXI_DMA_5_NUM_S2MM_CHANNELS 1
#define XPAR_AXI_DMA_5_MM2S_BURST_SIZE 16
#define XPAR_AXI_DMA_5_S2MM_BURST_SIZE 16
#define XPAR_AXI_DMA_5_MICRO_DMA 0
#define XPAR_AXI_DMA_5_ADDR_WIDTH 32
#define XPAR_AXI_DMA_5_SG_LENGTH_WIDTH 14


/******************************************************************/

/* Canonical definitions for peripheral AXI_DMA_0 */
#define XPAR_AXIDMA_0_DEVICE_ID XPAR_AXI_DMA_0_DEVICE_ID
#define XPAR_AXIDMA_0_BASEADDR 0x40400000
#define XPAR_AXIDMA_0_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXIDMA_0_INCLUDE_MM2S 1
#define XPAR_AXIDMA_0_INCLUDE_MM2S_DRE 0
#define XPAR_AXIDMA_0_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXIDMA_0_INCLUDE_S2MM 1
#define XPAR_AXIDMA_0_INCLUDE_S2MM_DRE 0
#define XPAR_AXIDMA_0_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXIDMA_0_INCLUDE_SG 0
#define XPAR_AXIDMA_0_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_0_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
#define XPAR_AXIDMA_0_MM2S_BURST_SIZE 16
#define XPAR_AXIDMA_0_S2MM_BURST_SIZE 16
#define XPAR_AXIDMA_0_MICRO_DMA 0
#define XPAR_AXIDMA_0_c_addr_width 32
#define XPAR_AXIDMA_0_c_sg_length_width 14

/* Canonical definitions for peripheral AXI_DMA_1 */
#define XPAR_AXIDMA_1_DEVICE_ID XPAR_AXI_DMA_1_DEVICE_ID
#define XPAR_AXIDMA_1_BASEADDR 0x40410000
#define XPAR_AXIDMA_1_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXIDMA_1_INCLUDE_MM2S 1
#define XPAR_AXIDMA_1_INCLUDE_MM2S_DRE 0
#define XPAR_AXIDMA_1_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXIDMA_1_INCLUDE_S2MM 1
#define XPAR_AXIDMA_1_INCLUDE_S2MM_DRE 0
#define XPAR_AXIDMA_1_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXIDMA_1_INCLUDE_SG 0
#define XPAR_AXIDMA_1_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_1_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_1_NUM_S2MM_CHANNELS 1
#define XPAR_AXIDMA_1_MM2S_BURST_SIZE 16
#define XPAR_AXIDMA_1_S2MM_BURST_SIZE 16
#define XPAR_AXIDMA_1_MICRO_DMA 0
#define XPAR_AXIDMA_1_c_addr_width 32
#define XPAR_AXIDMA_1_c_sg_length_width 14

/* Canonical definitions for peripheral AXI_DMA_2 */
#define XPAR_AXIDMA_2_DEVICE_ID XPAR_AXI_DMA_2_DEVICE_ID
#define XPAR_AXIDMA_2_BASEADDR 0x40420000
#define XPAR_AXIDMA_2_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXIDMA_2_INCLUDE_MM2S 1
#define XPAR_AXIDMA_2_INCLUDE_MM2S_DRE 0
#define XPAR_AXIDMA_2_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXIDMA_2_INCLUDE_S2MM 1
#define XPAR_AXIDMA_2_INCLUDE_S2MM_DRE 0
#define XPAR_AXIDMA_2_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXIDMA_2_INCLUDE_SG 0
#define XPAR_AXIDMA_2_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_2_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_2_NUM_S2MM_CHANNELS 1
#define XPAR_AXIDMA_2_MM2S_BURST_SIZE 16
#define XPAR_AXIDMA_2_S2MM_BURST_SIZE 16
#define XPAR_AXIDMA_2_MICRO_DMA 0
#define XPAR_AXIDMA_2_c_addr_width 32
#define XPAR_AXIDMA_2_c_sg_length_width 14

/* Canonical definitions for peripheral AXI_DMA_3 */
#define XPAR_AXIDMA_3_DEVICE_ID XPAR_AXI_DMA_3_DEVICE_ID
#define XPAR_AXIDMA_3_BASEADDR 0x40430000
#define XPAR_AXIDMA_3_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXIDMA_3_INCLUDE_MM2S 1
#define XPAR_AXIDMA_3_INCLUDE_MM2S_DRE 0
#define XPAR_AXIDMA_3_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXIDMA_3_INCLUDE_S2MM 1
#define XPAR_AXIDMA_3_INCLUDE_S2MM_DRE 0
#define XPAR_AXIDMA_3_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXIDMA_3_INCLUDE_SG 0
#define XPAR_AXIDMA_3_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_3_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_3_NUM_S2MM_CHANNELS 1
#define XPAR_AXIDMA_3_MM2S_BURST_SIZE 16
#define XPAR_AXIDMA_3_S2MM_BURST_SIZE 16
#define XPAR_AXIDMA_3_MICRO_DMA 0
#define XPAR_AXIDMA_3_c_addr_width 32
#define XPAR_AXIDMA_3_c_sg_length_width 14

/* Canonical definitions for peripheral AXI_DMA_4 */
#define XPAR_AXIDMA_4_DEVICE_ID XPAR_AXI_DMA_4_DEVICE_ID
#define XPAR_AXIDMA_4_BASEADDR 0x40440000
#define XPAR_AXIDMA_4_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXIDMA_4_INCLUDE_MM2S 0
#define XPAR_AXIDMA_4_INCLUDE_MM2S_DRE 0
#define XPAR_AXIDMA_4_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXIDMA_4_INCLUDE_S2MM 1
#define XPAR_AXIDMA_4_INCLUDE_S2MM_DRE 0
#define XPAR_AXIDMA_4_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXIDMA_4_INCLUDE_SG 0
#define XPAR_AXIDMA_4_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_4_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_4_NUM_S2MM_CHANNELS 1
#define XPAR_AXIDMA_4_MM2S_BURST_SIZE 16
#define XPAR_AXIDMA_4_S2MM_BURST_SIZE 16
#define XPAR_AXIDMA_4_MICRO_DMA 0
#define XPAR_AXIDMA_4_c_addr_width 32
#define XPAR_AXIDMA_4_c_sg_length_width 14

/* Canonical definitions for peripheral AXI_DMA_5 */
#define XPAR_AXIDMA_5_DEVICE_ID XPAR_AXI_DMA_5_DEVICE_ID
#define XPAR_AXIDMA_5_BASEADDR 0x40450000
#define XPAR_AXIDMA_5_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXIDMA_5_INCLUDE_MM2S 0
#define XPAR_AXIDMA_5_INCLUDE_MM2S_DRE 0
#define XPAR_AXIDMA_5_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXIDMA_5_INCLUDE_S2MM 1
#define XPAR_AXIDMA_5_INCLUDE_S2MM_DRE 0
#define XPAR_AXIDMA_5_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXIDMA_5_INCLUDE_SG 0
#define XPAR_AXIDMA_5_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_5_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_5_NUM_S2MM_CHANNELS 1
#define XPAR_AXIDMA_5_MM2S_BURST_SIZE 16
#define XPAR_AXIDMA_5_S2MM_BURST_SIZE 16
#define XPAR_AXIDMA_5_MICRO_DMA 0
#define XPAR_AXIDMA_5_c_addr_width 32
#define XPAR_AXIDMA_5_c_sg_length_width 14


/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 1U

/* Definitions for peripheral AXI_BRAM_CTRL_0 */
#define XPAR_AXI_BRAM_CTRL_0_DEVICE_ID 0U
#define XPAR_AXI_BRAM_CTRL_0_DATA_WIDTH 32U
#define XPAR_AXI_BRAM_CTRL_0_ECC 0U
#define XPAR_AXI_BRAM_CTRL_0_FAULT_INJECT 0U
#define XPAR_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0U
#define XPAR_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0U
#define XPAR_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0U
#define XPAR_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0U
#define XPAR_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0U
#define XPAR_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0U
#define XPAR_AXI_BRAM_CTRL_0_WRITE_ACCESS 0U
#define XPAR_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40000000U
#define XPAR_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x4000FFFFU
#define XPAR_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFFU 
#define XPAR_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFFU 


/******************************************************************/

/* Canonical definitions for peripheral AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_0_DEVICE_ID XPAR_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32U
#define XPAR_BRAM_0_ECC 0U
#define XPAR_BRAM_0_FAULT_INJECT 0U
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0U
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0U
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0U
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0U
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0U
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 0U
#define XPAR_BRAM_0_WRITE_ACCESS 0U
#define XPAR_BRAM_0_BASEADDR 0x40000000U
#define XPAR_BRAM_0_HIGHADDR 0x4000FFFFU


/******************************************************************/


/* Definitions for peripheral PS7_DDR_0 */
#define XPAR_PS7_DDR_0_S_AXI_BASEADDR 0x00100000
#define XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x3FFFFFFF


/******************************************************************/

/* Definitions for driver DEVCFG */
#define XPAR_XDCFG_NUM_INSTANCES 1U

/* Definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_PS7_DEV_CFG_0_DEVICE_ID 0U
#define XPAR_PS7_DEV_CFG_0_BASEADDR 0xF8007000U
#define XPAR_PS7_DEV_CFG_0_HIGHADDR 0xF80070FFU


/******************************************************************/

/* Canonical definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_XDCFG_0_DEVICE_ID XPAR_PS7_DEV_CFG_0_DEVICE_ID
#define XPAR_XDCFG_0_BASEADDR 0xF8007000U
#define XPAR_XDCFG_0_HIGHADDR 0xF80070FFU


/******************************************************************/

/* Definitions for driver DMAPS */
#define XPAR_XDMAPS_NUM_INSTANCES 2

/* Definitions for peripheral PS7_DMA_NS */
#define XPAR_PS7_DMA_NS_DEVICE_ID 0
#define XPAR_PS7_DMA_NS_BASEADDR 0xF8004000
#define XPAR_PS7_DMA_NS_HIGHADDR 0xF8004FFF


/* Definitions for peripheral PS7_DMA_S */
#define XPAR_PS7_DMA_S_DEVICE_ID 1
#define XPAR_PS7_DMA_S_BASEADDR 0xF8003000
#define XPAR_PS7_DMA_S_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DMA_NS */
#define XPAR_XDMAPS_0_DEVICE_ID XPAR_PS7_DMA_NS_DEVICE_ID
#define XPAR_XDMAPS_0_BASEADDR 0xF8004000
#define XPAR_XDMAPS_0_HIGHADDR 0xF8004FFF

/* Canonical definitions for peripheral PS7_DMA_S */
#define XPAR_XDMAPS_1_DEVICE_ID XPAR_PS7_DMA_S_DEVICE_ID
#define XPAR_XDMAPS_1_BASEADDR 0xF8003000
#define XPAR_XDMAPS_1_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Definitions for driver EMACPS */
#define XPAR_XEMACPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_PS7_ETHERNET_0_DEVICE_ID 0
#define XPAR_PS7_ETHERNET_0_BASEADDR 0xE000B000
#define XPAR_PS7_ETHERNET_0_HIGHADDR 0xE000BFFF
#define XPAR_PS7_ETHERNET_0_ENET_CLK_FREQ_HZ 125000000
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV0 14
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV1 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV0 14
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV1 5
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 14
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV1 50
#define XPAR_PS7_ETHERNET_0_ENET_TSU_CLK_FREQ_HZ 0


/******************************************************************/

#define XPAR_PS7_ETHERNET_0_IS_CACHE_COHERENT 0
/* Canonical definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_XEMACPS_0_DEVICE_ID XPAR_PS7_ETHERNET_0_DEVICE_ID
#define XPAR_XEMACPS_0_BASEADDR 0xE000B000
#define XPAR_XEMACPS_0_HIGHADDR 0xE000BFFF
#define XPAR_XEMACPS_0_ENET_CLK_FREQ_HZ 125000000
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV0 14
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV1 1
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV0 14
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV1 5
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV0 14
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV1 50
#define XPAR_XEMACPS_0_ENET_TSU_CLK_FREQ_HZ 0


/******************************************************************/


/* Definitions for peripheral PS7_AFI_0 */
#define XPAR_PS7_AFI_0_S_AXI_BASEADDR 0xF8008000
#define XPAR_PS7_AFI_0_S_AXI_HIGHADDR 0xF8008FFF


/* Definitions for peripheral PS7_AFI_1 */
#define XPAR_PS7_AFI_1_S_AXI_BASEADDR 0xF8009000
#define XPAR_PS7_AFI_1_S_AXI_HIGHADDR 0xF8009FFF


/* Definitions for peripheral PS7_AFI_2 */
#define XPAR_PS7_AFI_2_S_AXI_BASEADDR 0xF800A000
#define XPAR_PS7_AFI_2_S_AXI_HIGHADDR 0xF800AFFF


/* Definitions for peripheral PS7_AFI_3 */
#define XPAR_PS7_AFI_3_S_AXI_BASEADDR 0xF800B000
#define XPAR_PS7_AFI_3_S_AXI_HIGHADDR 0xF800BFFF


/* Definitions for peripheral PS7_DDRC_0 */
#define XPAR_PS7_DDRC_0_S_AXI_BASEADDR 0xF8006000
#define XPAR_PS7_DDRC_0_S_AXI_HIGHADDR 0xF8006FFF


/* Definitions for peripheral PS7_GLOBALTIMER_0 */
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_BASEADDR 0xF8F00200
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_HIGHADDR 0xF8F002FF


/* Definitions for peripheral PS7_GPV_0 */
#define XPAR_PS7_GPV_0_S_AXI_BASEADDR 0xF8900000
#define XPAR_PS7_GPV_0_S_AXI_HIGHADDR 0xF89FFFFF


/* Definitions for peripheral PS7_INTC_DIST_0 */
#define XPAR_PS7_INTC_DIST_0_S_AXI_BASEADDR 0xF8F01000
#define XPAR_PS7_INTC_DIST_0_S_AXI_HIGHADDR 0xF8F01FFF


/* Definitions for peripheral PS7_IOP_BUS_CONFIG_0 */
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_BASEADDR 0xE0200000
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_HIGHADDR 0xE0200FFF


/* Definitions for peripheral PS7_L2CACHEC_0 */
#define XPAR_PS7_L2CACHEC_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_L2CACHEC_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_OCMC_0 */
#define XPAR_PS7_OCMC_0_S_AXI_BASEADDR 0xF800C000
#define XPAR_PS7_OCMC_0_S_AXI_HIGHADDR 0xF800CFFF


/* Definitions for peripheral PS7_PL310_0 */
#define XPAR_PS7_PL310_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_PL310_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_PMU_0 */
#define XPAR_PS7_PMU_0_S_AXI_BASEADDR 0xF8891000
#define XPAR_PS7_PMU_0_S_AXI_HIGHADDR 0xF8891FFF
#define XPAR_PS7_PMU_0_PMU1_S_AXI_BASEADDR 0xF8893000
#define XPAR_PS7_PMU_0_PMU1_S_AXI_HIGHADDR 0xF8893FFF


/* Definitions for peripheral PS7_QSPI_LINEAR_0 */
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_BASEADDR 0xFC000000
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_HIGHADDR 0xFCFFFFFF


/* Definitions for peripheral PS7_RAM_0 */
#define XPAR_PS7_RAM_0_S_AXI_BASEADDR 0x00000000
#define XPAR_PS7_RAM_0_S_AXI_HIGHADDR 0x0003FFFF


/* Definitions for peripheral PS7_RAM_1 */
#define XPAR_PS7_RAM_1_S_AXI_BASEADDR 0xFFFC0000
#define XPAR_PS7_RAM_1_S_AXI_HIGHADDR 0xFFFFFFFF


/* Definitions for peripheral PS7_SCUC_0 */
#define XPAR_PS7_SCUC_0_S_AXI_BASEADDR 0xF8F00000
#define XPAR_PS7_SCUC_0_S_AXI_HIGHADDR 0xF8F000FC


/* Definitions for peripheral PS7_SLCR_0 */
#define XPAR_PS7_SLCR_0_S_AXI_BASEADDR 0xF8000000
#define XPAR_PS7_SLCR_0_S_AXI_HIGHADDR 0xF8000FFF


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 1

/* Definitions for peripheral AXI_GPIO_0 */
#define XPAR_AXI_GPIO_0_BASEADDR 0x41200000
#define XPAR_AXI_GPIO_0_HIGHADDR 0x4120FFFF
#define XPAR_AXI_GPIO_0_DEVICE_ID 0
#define XPAR_AXI_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_AXI_GPIO_0_IS_DUAL 0


/******************************************************************/

/* Canonical definitions for peripheral AXI_GPIO_0 */
#define XPAR_GPIO_0_BASEADDR 0x41200000
#define XPAR_GPIO_0_HIGHADDR 0x4120FFFF
#define XPAR_GPIO_0_DEVICE_ID XPAR_AXI_GPIO_0_DEVICE_ID
#define XPAR_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_GPIO_0_IS_DUAL 0


/******************************************************************/

/* Definitions for driver GPIOPS */
#define XPAR_XGPIOPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_GPIO_0 */
#define XPAR_PS7_GPIO_0_DEVICE_ID 0
#define XPAR_PS7_GPIO_0_BASEADDR 0xE000A000
#define XPAR_PS7_GPIO_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_GPIO_0 */
#define XPAR_XGPIOPS_0_DEVICE_ID XPAR_PS7_GPIO_0_DEVICE_ID
#define XPAR_XGPIOPS_0_BASEADDR 0xE000A000
#define XPAR_XGPIOPS_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral AXI_IIC_0 */
#define XPAR_AXI_IIC_0_DEVICE_ID 0
#define XPAR_AXI_IIC_0_BASEADDR 0x41600000
#define XPAR_AXI_IIC_0_HIGHADDR 0x4160FFFF
#define XPAR_AXI_IIC_0_TEN_BIT_ADR 0
#define XPAR_AXI_IIC_0_GPO_WIDTH 1


/******************************************************************/

/* Canonical definitions for peripheral AXI_IIC_0 */
#define XPAR_IIC_0_DEVICE_ID XPAR_AXI_IIC_0_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x41600000
#define XPAR_IIC_0_HIGHADDR 0x4160FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1


/******************************************************************/

/* Definitions for driver QSPIPS */
#define XPAR_XQSPIPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_QSPI_0 */
#define XPAR_PS7_QSPI_0_DEVICE_ID 0
#define XPAR_PS7_QSPI_0_BASEADDR 0xE000D000
#define XPAR_PS7_QSPI_0_HIGHADDR 0xE000DFFF
#define XPAR_PS7_QSPI_0_QSPI_CLK_FREQ_HZ 194444443
#define XPAR_PS7_QSPI_0_QSPI_MODE 0
#define XPAR_PS7_QSPI_0_QSPI_BUS_WIDTH 2


/******************************************************************/

/* Canonical definitions for peripheral PS7_QSPI_0 */
#define XPAR_XQSPIPS_0_DEVICE_ID XPAR_PS7_QSPI_0_DEVICE_ID
#define XPAR_XQSPIPS_0_BASEADDR 0xE000D000
#define XPAR_XQSPIPS_0_HIGHADDR 0xE000DFFF
#define XPAR_XQSPIPS_0_QSPI_CLK_FREQ_HZ 194444443
#define XPAR_XQSPIPS_0_QSPI_MODE 0
#define XPAR_XQSPIPS_0_QSPI_BUS_WIDTH 2


/******************************************************************/

/* Definitions for Fabric interrupts connected to ps7_scugic_0 */
#define XPAR_FABRIC_AXI_IIC_0_IIC2INTC_IRPT_INTR 61U
#define XPAR_FABRIC_AXI_QUAD_SPI_0_IP2INTC_IRPT_INTR 62U
#define XPAR_FABRIC_AXI_UART16550_0_IP2INTC_IRPT_INTR 63U
#define XPAR_FABRIC_AXI_UART16550_1_IP2INTC_IRPT_INTR 64U
#define XPAR_FABRIC_AXI_UART16550_2_IP2INTC_IRPT_INTR 65U
#define XPAR_FABRIC_AXI_UART16550_3_IP2INTC_IRPT_INTR 66U
#define XPAR_FABRIC_AXI_UART16550_4_IP2INTC_IRPT_INTR 67U
#define XPAR_FABRIC_AXI_UART16550_5_IP2INTC_IRPT_INTR 68U
#define XPAR_FABRIC_AXI_UART16550_6_IP2INTC_IRPT_INTR 84U
#define XPAR_FABRIC_AXI_UART16550_7_IP2INTC_IRPT_INTR 85U
#define XPAR_FABRIC_AXI_UART16550_8_IP2INTC_IRPT_INTR 86U
#define XPAR_FABRIC_AXI_UART16550_9_IP2INTC_IRPT_INTR 87U
#define XPAR_FABRIC_AXI_UART16550_10_IP2INTC_IRPT_INTR 88U
#define XPAR_FABRIC_AXI_UART16550_11_IP2INTC_IRPT_INTR 89U

/******************************************************************/

/* Canonical definitions for Fabric interrupts connected to ps7_scugic_0 */
#define XPAR_FABRIC_IIC_0_VEC_ID XPAR_FABRIC_AXI_IIC_0_IIC2INTC_IRPT_INTR
#define XPAR_FABRIC_SPI_0_VEC_ID XPAR_FABRIC_AXI_QUAD_SPI_0_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_0_VEC_ID XPAR_FABRIC_AXI_UART16550_0_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_1_VEC_ID XPAR_FABRIC_AXI_UART16550_1_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_4_VEC_ID XPAR_FABRIC_AXI_UART16550_2_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_5_VEC_ID XPAR_FABRIC_AXI_UART16550_3_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_6_VEC_ID XPAR_FABRIC_AXI_UART16550_4_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_7_VEC_ID XPAR_FABRIC_AXI_UART16550_5_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_8_VEC_ID XPAR_FABRIC_AXI_UART16550_6_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_9_VEC_ID XPAR_FABRIC_AXI_UART16550_7_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_10_VEC_ID XPAR_FABRIC_AXI_UART16550_8_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_11_VEC_ID XPAR_FABRIC_AXI_UART16550_9_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_2_VEC_ID XPAR_FABRIC_AXI_UART16550_10_IP2INTC_IRPT_INTR
#define XPAR_FABRIC_UARTNS550_3_VEC_ID XPAR_FABRIC_AXI_UART16550_11_IP2INTC_IRPT_INTR

/******************************************************************/

/* Definitions for driver SCUGIC */
#define XPAR_XSCUGIC_NUM_INSTANCES 1U

/* Definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_PS7_SCUGIC_0_DEVICE_ID 0U
#define XPAR_PS7_SCUGIC_0_BASEADDR 0xF8F00100U
#define XPAR_PS7_SCUGIC_0_HIGHADDR 0xF8F001FFU
#define XPAR_PS7_SCUGIC_0_DIST_BASEADDR 0xF8F01000U


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_SCUGIC_0_DEVICE_ID 0U
#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF8F00100U
#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF8F001FFU
#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF8F01000U


/******************************************************************/

/* Definitions for driver SCUTIMER */
#define XPAR_XSCUTIMER_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_PS7_SCUTIMER_0_DEVICE_ID 0
#define XPAR_PS7_SCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_PS7_SCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_XSCUTIMER_0_DEVICE_ID XPAR_PS7_SCUTIMER_0_DEVICE_ID
#define XPAR_XSCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_XSCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Definitions for driver SCUWDT */
#define XPAR_XSCUWDT_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_PS7_SCUWDT_0_DEVICE_ID 0
#define XPAR_PS7_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_PS7_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_SCUWDT_0_DEVICE_ID XPAR_PS7_SCUWDT_0_DEVICE_ID
#define XPAR_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Definitions for driver SPI */
#define XPAR_XSPI_NUM_INSTANCES 1U

/* Definitions for peripheral AXI_QUAD_SPI_0 */
#define XPAR_AXI_QUAD_SPI_0_DEVICE_ID 0U
#define XPAR_AXI_QUAD_SPI_0_BASEADDR 0x41E00000U
#define XPAR_AXI_QUAD_SPI_0_HIGHADDR 0x41E0FFFFU
#define XPAR_AXI_QUAD_SPI_0_FIFO_DEPTH 16U
#define XPAR_AXI_QUAD_SPI_0_FIFO_EXIST 1U
#define XPAR_AXI_QUAD_SPI_0_SPI_SLAVE_ONLY 0U
#define XPAR_AXI_QUAD_SPI_0_NUM_SS_BITS 1U
#define XPAR_AXI_QUAD_SPI_0_NUM_TRANSFER_BITS 16U
#define XPAR_AXI_QUAD_SPI_0_SPI_MODE 0U
#define XPAR_AXI_QUAD_SPI_0_TYPE_OF_AXI4_INTERFACE 0U
#define XPAR_AXI_QUAD_SPI_0_AXI4_BASEADDR 0U
#define XPAR_AXI_QUAD_SPI_0_AXI4_HIGHADDR 0U
#define XPAR_AXI_QUAD_SPI_0_XIP_MODE 0U

/* Canonical definitions for peripheral AXI_QUAD_SPI_0 */
#define XPAR_SPI_0_DEVICE_ID 0U
#define XPAR_SPI_0_BASEADDR 0x41E00000U
#define XPAR_SPI_0_HIGHADDR 0x41E0FFFFU
#define XPAR_SPI_0_FIFO_DEPTH 16U
#define XPAR_SPI_0_FIFO_EXIST 1U
#define XPAR_SPI_0_SPI_SLAVE_ONLY 0U
#define XPAR_SPI_0_NUM_SS_BITS 1U
#define XPAR_SPI_0_NUM_TRANSFER_BITS 16U
#define XPAR_SPI_0_SPI_MODE 0U
#define XPAR_SPI_0_TYPE_OF_AXI4_INTERFACE 0U
#define XPAR_SPI_0_AXI4_BASEADDR 0U
#define XPAR_SPI_0_AXI4_HIGHADDR 0U
#define XPAR_SPI_0_XIP_MODE 0U
#define XPAR_SPI_0_USE_STARTUP 0U



/******************************************************************/

/* Definitions for driver UARTNS550 */
#define XPAR_XUARTNS550_NUM_INSTANCES 12U
#define XPAR_XUARTNS550_CLOCK_HZ 159090912U

/* Definitions for peripheral AXI_UART16550_0 */
#define XPAR_AXI_UART16550_0_DEVICE_ID 0U
#define XPAR_AXI_UART16550_0_BASEADDR 0x83C00000U
#define XPAR_AXI_UART16550_0_HIGHADDR 0x83C0FFFFU
#define XPAR_AXI_UART16550_0_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_1 */
#define XPAR_AXI_UART16550_1_DEVICE_ID 1U
#define XPAR_AXI_UART16550_1_BASEADDR 0x83C10000U
#define XPAR_AXI_UART16550_1_HIGHADDR 0x83C1FFFFU
#define XPAR_AXI_UART16550_1_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_10 */
#define XPAR_AXI_UART16550_10_DEVICE_ID 2U
#define XPAR_AXI_UART16550_10_BASEADDR 0x83CA0000U
#define XPAR_AXI_UART16550_10_HIGHADDR 0x83CAFFFFU
#define XPAR_AXI_UART16550_10_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_11 */
#define XPAR_AXI_UART16550_11_DEVICE_ID 3U
#define XPAR_AXI_UART16550_11_BASEADDR 0x83CB0000U
#define XPAR_AXI_UART16550_11_HIGHADDR 0x83CBFFFFU
#define XPAR_AXI_UART16550_11_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_2 */
#define XPAR_AXI_UART16550_2_DEVICE_ID 4U
#define XPAR_AXI_UART16550_2_BASEADDR 0x83C20000U
#define XPAR_AXI_UART16550_2_HIGHADDR 0x83C2FFFFU
#define XPAR_AXI_UART16550_2_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_3 */
#define XPAR_AXI_UART16550_3_DEVICE_ID 5U
#define XPAR_AXI_UART16550_3_BASEADDR 0x83C30000U
#define XPAR_AXI_UART16550_3_HIGHADDR 0x83C3FFFFU
#define XPAR_AXI_UART16550_3_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_4 */
#define XPAR_AXI_UART16550_4_DEVICE_ID 6U
#define XPAR_AXI_UART16550_4_BASEADDR 0x83C40000U
#define XPAR_AXI_UART16550_4_HIGHADDR 0x83C4FFFFU
#define XPAR_AXI_UART16550_4_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_5 */
#define XPAR_AXI_UART16550_5_DEVICE_ID 7U
#define XPAR_AXI_UART16550_5_BASEADDR 0x83C50000U
#define XPAR_AXI_UART16550_5_HIGHADDR 0x83C5FFFFU
#define XPAR_AXI_UART16550_5_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_6 */
#define XPAR_AXI_UART16550_6_DEVICE_ID 8U
#define XPAR_AXI_UART16550_6_BASEADDR 0x83C60000U
#define XPAR_AXI_UART16550_6_HIGHADDR 0x83C6FFFFU
#define XPAR_AXI_UART16550_6_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_7 */
#define XPAR_AXI_UART16550_7_DEVICE_ID 9U
#define XPAR_AXI_UART16550_7_BASEADDR 0x83C70000U
#define XPAR_AXI_UART16550_7_HIGHADDR 0x83C7FFFFU
#define XPAR_AXI_UART16550_7_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_8 */
#define XPAR_AXI_UART16550_8_DEVICE_ID 10U
#define XPAR_AXI_UART16550_8_BASEADDR 0x83C80000U
#define XPAR_AXI_UART16550_8_HIGHADDR 0x83C8FFFFU
#define XPAR_AXI_UART16550_8_CLOCK_FREQ_HZ 159090912U


/* Definitions for peripheral AXI_UART16550_9 */
#define XPAR_AXI_UART16550_9_DEVICE_ID 11U
#define XPAR_AXI_UART16550_9_BASEADDR 0x83C90000U
#define XPAR_AXI_UART16550_9_HIGHADDR 0x83C9FFFFU
#define XPAR_AXI_UART16550_9_CLOCK_FREQ_HZ 159090912U


/******************************************************************/

/* Canonical definitions for peripheral AXI_UART16550_0 */
#define XPAR_UARTNS550_0_DEVICE_ID 0U
#define XPAR_UARTNS550_0_BASEADDR 0x83C00000U
#define XPAR_UARTNS550_0_HIGHADDR 0x83C0FFFFU
#define XPAR_UARTNS550_0_CLOCK_FREQ_HZ XPAR_AXI_UART16550_0_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_1 */
#define XPAR_UARTNS550_1_DEVICE_ID 1U
#define XPAR_UARTNS550_1_BASEADDR 0x83C10000U
#define XPAR_UARTNS550_1_HIGHADDR 0x83C1FFFFU
#define XPAR_UARTNS550_1_CLOCK_FREQ_HZ XPAR_AXI_UART16550_1_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_10 */
#define XPAR_UARTNS550_10_DEVICE_ID 2U
#define XPAR_UARTNS550_10_BASEADDR 0x83CA0000U
#define XPAR_UARTNS550_10_HIGHADDR 0x83CAFFFFU
#define XPAR_UARTNS550_10_CLOCK_FREQ_HZ XPAR_AXI_UART16550_10_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_11 */
#define XPAR_UARTNS550_11_DEVICE_ID 3U
#define XPAR_UARTNS550_11_BASEADDR 0x83CB0000U
#define XPAR_UARTNS550_11_HIGHADDR 0x83CBFFFFU
#define XPAR_UARTNS550_11_CLOCK_FREQ_HZ XPAR_AXI_UART16550_11_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_2 */
#define XPAR_UARTNS550_2_DEVICE_ID 4U
#define XPAR_UARTNS550_2_BASEADDR 0x83C20000U
#define XPAR_UARTNS550_2_HIGHADDR 0x83C2FFFFU
#define XPAR_UARTNS550_2_CLOCK_FREQ_HZ XPAR_AXI_UART16550_2_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_3 */
#define XPAR_UARTNS550_3_DEVICE_ID 5U
#define XPAR_UARTNS550_3_BASEADDR 0x83C30000U
#define XPAR_UARTNS550_3_HIGHADDR 0x83C3FFFFU
#define XPAR_UARTNS550_3_CLOCK_FREQ_HZ XPAR_AXI_UART16550_3_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_4 */
#define XPAR_UARTNS550_4_DEVICE_ID 6U
#define XPAR_UARTNS550_4_BASEADDR 0x83C40000U
#define XPAR_UARTNS550_4_HIGHADDR 0x83C4FFFFU
#define XPAR_UARTNS550_4_CLOCK_FREQ_HZ XPAR_AXI_UART16550_4_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_5 */
#define XPAR_UARTNS550_5_DEVICE_ID 7U
#define XPAR_UARTNS550_5_BASEADDR 0x83C50000U
#define XPAR_UARTNS550_5_HIGHADDR 0x83C5FFFFU
#define XPAR_UARTNS550_5_CLOCK_FREQ_HZ XPAR_AXI_UART16550_5_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_6 */
#define XPAR_UARTNS550_6_DEVICE_ID 8U
#define XPAR_UARTNS550_6_BASEADDR 0x83C60000U
#define XPAR_UARTNS550_6_HIGHADDR 0x83C6FFFFU
#define XPAR_UARTNS550_6_CLOCK_FREQ_HZ XPAR_AXI_UART16550_6_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_7 */
#define XPAR_UARTNS550_7_DEVICE_ID 9U
#define XPAR_UARTNS550_7_BASEADDR 0x83C70000U
#define XPAR_UARTNS550_7_HIGHADDR 0x83C7FFFFU
#define XPAR_UARTNS550_7_CLOCK_FREQ_HZ XPAR_AXI_UART16550_7_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_8 */
#define XPAR_UARTNS550_8_DEVICE_ID 10U
#define XPAR_UARTNS550_8_BASEADDR 0x83C80000U
#define XPAR_UARTNS550_8_HIGHADDR 0x83C8FFFFU
#define XPAR_UARTNS550_8_CLOCK_FREQ_HZ XPAR_AXI_UART16550_8_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral AXI_UART16550_9 */
#define XPAR_UARTNS550_9_DEVICE_ID 11U
#define XPAR_UARTNS550_9_BASEADDR 0x83C90000U
#define XPAR_UARTNS550_9_HIGHADDR 0x83C9FFFFU
#define XPAR_UARTNS550_9_CLOCK_FREQ_HZ XPAR_AXI_UART16550_9_CLOCK_FREQ_HZ


/******************************************************************/

/* Definitions for driver UARTPS */
#define XPAR_XUARTPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_UART_1 */
#define XPAR_PS7_UART_1_DEVICE_ID 0
#define XPAR_PS7_UART_1_BASEADDR 0xE0001000
#define XPAR_PS7_UART_1_HIGHADDR 0xE0001FFF
#define XPAR_PS7_UART_1_UART_CLK_FREQ_HZ 97222221
#define XPAR_PS7_UART_1_HAS_MODEM 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_UART_1 */
#define XPAR_XUARTPS_0_DEVICE_ID XPAR_PS7_UART_1_DEVICE_ID
#define XPAR_XUARTPS_0_BASEADDR 0xE0001000
#define XPAR_XUARTPS_0_HIGHADDR 0xE0001FFF
#define XPAR_XUARTPS_0_UART_CLK_FREQ_HZ 97222221
#define XPAR_XUARTPS_0_HAS_MODEM 0


/******************************************************************/

/* Definitions for driver XADCPS */
#define XPAR_XADCPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_XADC_0 */
#define XPAR_PS7_XADC_0_DEVICE_ID 0
#define XPAR_PS7_XADC_0_BASEADDR 0xF8007100
#define XPAR_PS7_XADC_0_HIGHADDR 0xF8007120


/******************************************************************/

/* Canonical definitions for peripheral PS7_XADC_0 */
#define XPAR_XADCPS_0_DEVICE_ID XPAR_PS7_XADC_0_DEVICE_ID
#define XPAR_XADCPS_0_BASEADDR 0xF8007100
#define XPAR_XADCPS_0_HIGHADDR 0xF8007120


/******************************************************************/

#endif  /* end of protection macro */
