#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b37c710250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001b37c7c7e00_0 .net "PC", 31 0, v000001b37c74b2a0_0;  1 drivers
v000001b37c7c86c0_0 .var "clk", 0 0;
v000001b37c7c8760_0 .net "clkout", 0 0, L_000001b37c7c9240;  1 drivers
v000001b37c7c7ea0_0 .net "cycles_consumed", 31 0, v000001b37c7c8300_0;  1 drivers
v000001b37c7c7f40_0 .var "rst", 0 0;
S_000001b37c710570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001b37c710250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001b37c725930 .param/l "RType" 0 4 2, C4<000000>;
P_000001b37c725968 .param/l "add" 0 4 5, C4<100000>;
P_000001b37c7259a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b37c7259d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b37c725a10 .param/l "and_" 0 4 5, C4<100100>;
P_000001b37c725a48 .param/l "andi" 0 4 8, C4<001100>;
P_000001b37c725a80 .param/l "beq" 0 4 10, C4<000100>;
P_000001b37c725ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b37c725af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b37c725b28 .param/l "j" 0 4 12, C4<000010>;
P_000001b37c725b60 .param/l "jal" 0 4 12, C4<000011>;
P_000001b37c725b98 .param/l "jr" 0 4 6, C4<001000>;
P_000001b37c725bd0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b37c725c08 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b37c725c40 .param/l "or_" 0 4 5, C4<100101>;
P_000001b37c725c78 .param/l "ori" 0 4 8, C4<001101>;
P_000001b37c725cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b37c725ce8 .param/l "sll" 0 4 6, C4<000000>;
P_000001b37c725d20 .param/l "slt" 0 4 5, C4<101010>;
P_000001b37c725d58 .param/l "slti" 0 4 8, C4<101010>;
P_000001b37c725d90 .param/l "srl" 0 4 6, C4<000010>;
P_000001b37c725dc8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b37c725e00 .param/l "subu" 0 4 5, C4<100011>;
P_000001b37c725e38 .param/l "sw" 0 4 8, C4<101011>;
P_000001b37c725e70 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b37c725ea8 .param/l "xori" 0 4 8, C4<001110>;
L_000001b37c7c9630 .functor NOT 1, v000001b37c7c7f40_0, C4<0>, C4<0>, C4<0>;
L_000001b37c7c9780 .functor NOT 1, v000001b37c7c7f40_0, C4<0>, C4<0>, C4<0>;
L_000001b37c7c9010 .functor NOT 1, v000001b37c7c7f40_0, C4<0>, C4<0>, C4<0>;
L_000001b37c7c9320 .functor NOT 1, v000001b37c7c7f40_0, C4<0>, C4<0>, C4<0>;
L_000001b37c7c97f0 .functor NOT 1, v000001b37c7c7f40_0, C4<0>, C4<0>, C4<0>;
L_000001b37c7c9860 .functor NOT 1, v000001b37c7c7f40_0, C4<0>, C4<0>, C4<0>;
L_000001b37c7c8e50 .functor NOT 1, v000001b37c7c7f40_0, C4<0>, C4<0>, C4<0>;
L_000001b37c7c99b0 .functor NOT 1, v000001b37c7c7f40_0, C4<0>, C4<0>, C4<0>;
L_000001b37c7c9240 .functor OR 1, v000001b37c7c86c0_0, v000001b37c717aa0_0, C4<0>, C4<0>;
L_000001b37c7c90f0 .functor OR 1, L_000001b37c811e90, L_000001b37c812e30, C4<0>, C4<0>;
L_000001b37c7c8d70 .functor AND 1, L_000001b37c812430, L_000001b37c812610, C4<1>, C4<1>;
L_000001b37c7c9390 .functor NOT 1, v000001b37c7c7f40_0, C4<0>, C4<0>, C4<0>;
L_000001b37c7c9550 .functor OR 1, L_000001b37c8124d0, L_000001b37c813650, C4<0>, C4<0>;
L_000001b37c7c9a90 .functor OR 1, L_000001b37c7c9550, L_000001b37c8129d0, C4<0>, C4<0>;
L_000001b37c7c92b0 .functor OR 1, L_000001b37c812d90, L_000001b37c824f90, C4<0>, C4<0>;
L_000001b37c7c95c0 .functor AND 1, L_000001b37c812c50, L_000001b37c7c92b0, C4<1>, C4<1>;
L_000001b37c7c91d0 .functor OR 1, L_000001b37c825670, L_000001b37c825710, C4<0>, C4<0>;
L_000001b37c7c8d00 .functor AND 1, L_000001b37c825170, L_000001b37c7c91d0, C4<1>, C4<1>;
L_000001b37c7c8ec0 .functor NOT 1, L_000001b37c7c9240, C4<0>, C4<0>, C4<0>;
v000001b37c74b7a0_0 .net "ALUOp", 3 0, v000001b37c718900_0;  1 drivers
v000001b37c74a080_0 .net "ALUResult", 31 0, v000001b37c74aee0_0;  1 drivers
v000001b37c74a6c0_0 .net "ALUSrc", 0 0, v000001b37c7180e0_0;  1 drivers
v000001b37c74cdb0_0 .net "ALUin2", 31 0, L_000001b37c823e10;  1 drivers
v000001b37c74c9f0_0 .net "MemReadEn", 0 0, v000001b37c718a40_0;  1 drivers
v000001b37c74c8b0_0 .net "MemWriteEn", 0 0, v000001b37c718680_0;  1 drivers
v000001b37c74c130_0 .net "MemtoReg", 0 0, v000001b37c719260_0;  1 drivers
v000001b37c74d3f0_0 .net "PC", 31 0, v000001b37c74b2a0_0;  alias, 1 drivers
v000001b37c74c590_0 .net "PCPlus1", 31 0, L_000001b37c8121b0;  1 drivers
v000001b37c74d710_0 .net "PCsrc", 0 0, v000001b37c74ab20_0;  1 drivers
v000001b37c74d490_0 .net "RegDst", 0 0, v000001b37c718e00_0;  1 drivers
v000001b37c74c630_0 .net "RegWriteEn", 0 0, v000001b37c7178c0_0;  1 drivers
v000001b37c74cbd0_0 .net "WriteRegister", 4 0, L_000001b37c8126b0;  1 drivers
v000001b37c74cd10_0 .net *"_ivl_0", 0 0, L_000001b37c7c9630;  1 drivers
L_000001b37c7c9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b37c74d0d0_0 .net/2u *"_ivl_10", 4 0, L_000001b37c7c9ca0;  1 drivers
L_000001b37c7ca090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c74c950_0 .net *"_ivl_101", 15 0, L_000001b37c7ca090;  1 drivers
v000001b37c74ca90_0 .net *"_ivl_102", 31 0, L_000001b37c8138d0;  1 drivers
L_000001b37c7ca0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c74d850_0 .net *"_ivl_105", 25 0, L_000001b37c7ca0d8;  1 drivers
L_000001b37c7ca120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c74da30_0 .net/2u *"_ivl_106", 31 0, L_000001b37c7ca120;  1 drivers
v000001b37c74d530_0 .net *"_ivl_108", 0 0, L_000001b37c812430;  1 drivers
L_000001b37c7ca168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b37c74cf90_0 .net/2u *"_ivl_110", 5 0, L_000001b37c7ca168;  1 drivers
v000001b37c74c6d0_0 .net *"_ivl_112", 0 0, L_000001b37c812610;  1 drivers
v000001b37c74d670_0 .net *"_ivl_115", 0 0, L_000001b37c7c8d70;  1 drivers
v000001b37c74c270_0 .net *"_ivl_116", 47 0, L_000001b37c812250;  1 drivers
L_000001b37c7ca1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c74de90_0 .net *"_ivl_119", 15 0, L_000001b37c7ca1b0;  1 drivers
L_000001b37c7c9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b37c74dad0_0 .net/2u *"_ivl_12", 5 0, L_000001b37c7c9ce8;  1 drivers
v000001b37c74d8f0_0 .net *"_ivl_120", 47 0, L_000001b37c813330;  1 drivers
L_000001b37c7ca1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c74db70_0 .net *"_ivl_123", 15 0, L_000001b37c7ca1f8;  1 drivers
v000001b37c74ddf0_0 .net *"_ivl_125", 0 0, L_000001b37c813b50;  1 drivers
v000001b37c74bff0_0 .net *"_ivl_126", 31 0, L_000001b37c811f30;  1 drivers
v000001b37c74c310_0 .net *"_ivl_128", 47 0, L_000001b37c8133d0;  1 drivers
v000001b37c74dc10_0 .net *"_ivl_130", 47 0, L_000001b37c813ab0;  1 drivers
v000001b37c74dd50_0 .net *"_ivl_132", 47 0, L_000001b37c812070;  1 drivers
v000001b37c74c1d0_0 .net *"_ivl_134", 47 0, L_000001b37c813970;  1 drivers
v000001b37c74ce50_0 .net *"_ivl_14", 0 0, L_000001b37c7c8b20;  1 drivers
v000001b37c74cc70_0 .net *"_ivl_140", 0 0, L_000001b37c7c9390;  1 drivers
L_000001b37c7ca288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c74c3b0_0 .net/2u *"_ivl_142", 31 0, L_000001b37c7ca288;  1 drivers
L_000001b37c7ca360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b37c74d7b0_0 .net/2u *"_ivl_146", 5 0, L_000001b37c7ca360;  1 drivers
v000001b37c74c770_0 .net *"_ivl_148", 0 0, L_000001b37c8124d0;  1 drivers
L_000001b37c7ca3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b37c74d990_0 .net/2u *"_ivl_150", 5 0, L_000001b37c7ca3a8;  1 drivers
v000001b37c74d170_0 .net *"_ivl_152", 0 0, L_000001b37c813650;  1 drivers
v000001b37c74d030_0 .net *"_ivl_155", 0 0, L_000001b37c7c9550;  1 drivers
L_000001b37c7ca3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b37c74c810_0 .net/2u *"_ivl_156", 5 0, L_000001b37c7ca3f0;  1 drivers
v000001b37c74d210_0 .net *"_ivl_158", 0 0, L_000001b37c8129d0;  1 drivers
L_000001b37c7c9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b37c74c450_0 .net/2u *"_ivl_16", 4 0, L_000001b37c7c9d30;  1 drivers
v000001b37c74dcb0_0 .net *"_ivl_161", 0 0, L_000001b37c7c9a90;  1 drivers
L_000001b37c7ca438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c74d2b0_0 .net/2u *"_ivl_162", 15 0, L_000001b37c7ca438;  1 drivers
v000001b37c74cef0_0 .net *"_ivl_164", 31 0, L_000001b37c812110;  1 drivers
v000001b37c74c090_0 .net *"_ivl_167", 0 0, L_000001b37c812570;  1 drivers
v000001b37c74c4f0_0 .net *"_ivl_168", 15 0, L_000001b37c812890;  1 drivers
v000001b37c74cb30_0 .net *"_ivl_170", 31 0, L_000001b37c8136f0;  1 drivers
v000001b37c74d350_0 .net *"_ivl_174", 31 0, L_000001b37c812bb0;  1 drivers
L_000001b37c7ca480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c74d5d0_0 .net *"_ivl_177", 25 0, L_000001b37c7ca480;  1 drivers
L_000001b37c7ca4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c5c10_0 .net/2u *"_ivl_178", 31 0, L_000001b37c7ca4c8;  1 drivers
v000001b37c7c4ef0_0 .net *"_ivl_180", 0 0, L_000001b37c812c50;  1 drivers
L_000001b37c7ca510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c6a70_0 .net/2u *"_ivl_182", 5 0, L_000001b37c7ca510;  1 drivers
v000001b37c7c4f90_0 .net *"_ivl_184", 0 0, L_000001b37c812d90;  1 drivers
L_000001b37c7ca558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b37c7c4e50_0 .net/2u *"_ivl_186", 5 0, L_000001b37c7ca558;  1 drivers
v000001b37c7c6750_0 .net *"_ivl_188", 0 0, L_000001b37c824f90;  1 drivers
v000001b37c7c6890_0 .net *"_ivl_19", 4 0, L_000001b37c7c6c80;  1 drivers
v000001b37c7c5030_0 .net *"_ivl_191", 0 0, L_000001b37c7c92b0;  1 drivers
v000001b37c7c50d0_0 .net *"_ivl_193", 0 0, L_000001b37c7c95c0;  1 drivers
L_000001b37c7ca5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b37c7c5a30_0 .net/2u *"_ivl_194", 5 0, L_000001b37c7ca5a0;  1 drivers
v000001b37c7c5f30_0 .net *"_ivl_196", 0 0, L_000001b37c824590;  1 drivers
L_000001b37c7ca5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b37c7c4d10_0 .net/2u *"_ivl_198", 31 0, L_000001b37c7ca5e8;  1 drivers
L_000001b37c7c9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c6390_0 .net/2u *"_ivl_2", 5 0, L_000001b37c7c9c58;  1 drivers
v000001b37c7c5350_0 .net *"_ivl_20", 4 0, L_000001b37c7c7400;  1 drivers
v000001b37c7c53f0_0 .net *"_ivl_200", 31 0, L_000001b37c8258f0;  1 drivers
v000001b37c7c5e90_0 .net *"_ivl_204", 31 0, L_000001b37c824270;  1 drivers
L_000001b37c7ca630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c55d0_0 .net *"_ivl_207", 25 0, L_000001b37c7ca630;  1 drivers
L_000001b37c7ca678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c5b70_0 .net/2u *"_ivl_208", 31 0, L_000001b37c7ca678;  1 drivers
v000001b37c7c5170_0 .net *"_ivl_210", 0 0, L_000001b37c825170;  1 drivers
L_000001b37c7ca6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c5990_0 .net/2u *"_ivl_212", 5 0, L_000001b37c7ca6c0;  1 drivers
v000001b37c7c58f0_0 .net *"_ivl_214", 0 0, L_000001b37c825670;  1 drivers
L_000001b37c7ca708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b37c7c6b10_0 .net/2u *"_ivl_216", 5 0, L_000001b37c7ca708;  1 drivers
v000001b37c7c6930_0 .net *"_ivl_218", 0 0, L_000001b37c825710;  1 drivers
v000001b37c7c67f0_0 .net *"_ivl_221", 0 0, L_000001b37c7c91d0;  1 drivers
v000001b37c7c69d0_0 .net *"_ivl_223", 0 0, L_000001b37c7c8d00;  1 drivers
L_000001b37c7ca750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b37c7c5210_0 .net/2u *"_ivl_224", 5 0, L_000001b37c7ca750;  1 drivers
v000001b37c7c5ad0_0 .net *"_ivl_226", 0 0, L_000001b37c825350;  1 drivers
v000001b37c7c4db0_0 .net *"_ivl_228", 31 0, L_000001b37c823d70;  1 drivers
v000001b37c7c52b0_0 .net *"_ivl_24", 0 0, L_000001b37c7c9010;  1 drivers
L_000001b37c7c9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c5fd0_0 .net/2u *"_ivl_26", 4 0, L_000001b37c7c9d78;  1 drivers
v000001b37c7c61b0_0 .net *"_ivl_29", 4 0, L_000001b37c7c8800;  1 drivers
v000001b37c7c6070_0 .net *"_ivl_32", 0 0, L_000001b37c7c9320;  1 drivers
L_000001b37c7c9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c5490_0 .net/2u *"_ivl_34", 4 0, L_000001b37c7c9dc0;  1 drivers
v000001b37c7c6110_0 .net *"_ivl_37", 4 0, L_000001b37c7c6d20;  1 drivers
v000001b37c7c5cb0_0 .net *"_ivl_40", 0 0, L_000001b37c7c97f0;  1 drivers
L_000001b37c7c9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c5d50_0 .net/2u *"_ivl_42", 15 0, L_000001b37c7c9e08;  1 drivers
v000001b37c7c5530_0 .net *"_ivl_45", 15 0, L_000001b37c8122f0;  1 drivers
v000001b37c7c5670_0 .net *"_ivl_48", 0 0, L_000001b37c7c9860;  1 drivers
v000001b37c7c66b0_0 .net *"_ivl_5", 5 0, L_000001b37c7c8080;  1 drivers
L_000001b37c7c9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c57b0_0 .net/2u *"_ivl_50", 36 0, L_000001b37c7c9e50;  1 drivers
L_000001b37c7c9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c4c70_0 .net/2u *"_ivl_52", 31 0, L_000001b37c7c9e98;  1 drivers
v000001b37c7c6250_0 .net *"_ivl_55", 4 0, L_000001b37c812930;  1 drivers
v000001b37c7c62f0_0 .net *"_ivl_56", 36 0, L_000001b37c812cf0;  1 drivers
v000001b37c7c5710_0 .net *"_ivl_58", 36 0, L_000001b37c811df0;  1 drivers
v000001b37c7c5850_0 .net *"_ivl_62", 0 0, L_000001b37c7c8e50;  1 drivers
L_000001b37c7c9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c5df0_0 .net/2u *"_ivl_64", 5 0, L_000001b37c7c9ee0;  1 drivers
v000001b37c7c6430_0 .net *"_ivl_67", 5 0, L_000001b37c8127f0;  1 drivers
v000001b37c7c64d0_0 .net *"_ivl_70", 0 0, L_000001b37c7c99b0;  1 drivers
L_000001b37c7c9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c6570_0 .net/2u *"_ivl_72", 57 0, L_000001b37c7c9f28;  1 drivers
L_000001b37c7c9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c7c6610_0 .net/2u *"_ivl_74", 31 0, L_000001b37c7c9f70;  1 drivers
v000001b37c7c6fa0_0 .net *"_ivl_77", 25 0, L_000001b37c813a10;  1 drivers
v000001b37c7c7c20_0 .net *"_ivl_78", 57 0, L_000001b37c813830;  1 drivers
v000001b37c7c8260_0 .net *"_ivl_8", 0 0, L_000001b37c7c9780;  1 drivers
v000001b37c7c7fe0_0 .net *"_ivl_80", 57 0, L_000001b37c811fd0;  1 drivers
L_000001b37c7c9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b37c7c7860_0 .net/2u *"_ivl_84", 31 0, L_000001b37c7c9fb8;  1 drivers
L_000001b37c7ca000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b37c7c7040_0 .net/2u *"_ivl_88", 5 0, L_000001b37c7ca000;  1 drivers
v000001b37c7c84e0_0 .net *"_ivl_90", 0 0, L_000001b37c811e90;  1 drivers
L_000001b37c7ca048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b37c7c75e0_0 .net/2u *"_ivl_92", 5 0, L_000001b37c7ca048;  1 drivers
v000001b37c7c8120_0 .net *"_ivl_94", 0 0, L_000001b37c812e30;  1 drivers
v000001b37c7c6dc0_0 .net *"_ivl_97", 0 0, L_000001b37c7c90f0;  1 drivers
v000001b37c7c88a0_0 .net *"_ivl_98", 47 0, L_000001b37c813290;  1 drivers
v000001b37c7c7540_0 .net "adderResult", 31 0, L_000001b37c812a70;  1 drivers
v000001b37c7c7a40_0 .net "address", 31 0, L_000001b37c813010;  1 drivers
v000001b37c7c7680_0 .net "clk", 0 0, L_000001b37c7c9240;  alias, 1 drivers
v000001b37c7c8300_0 .var "cycles_consumed", 31 0;
v000001b37c7c7900_0 .net "extImm", 31 0, L_000001b37c812b10;  1 drivers
v000001b37c7c8940_0 .net "funct", 5 0, L_000001b37c813790;  1 drivers
v000001b37c7c6e60_0 .net "hlt", 0 0, v000001b37c717aa0_0;  1 drivers
v000001b37c7c70e0_0 .net "imm", 15 0, L_000001b37c812ed0;  1 drivers
v000001b37c7c7ae0_0 .net "immediate", 31 0, L_000001b37c824b30;  1 drivers
v000001b37c7c7720_0 .net "input_clk", 0 0, v000001b37c7c86c0_0;  1 drivers
v000001b37c7c8580_0 .net "instruction", 31 0, L_000001b37c811cb0;  1 drivers
v000001b37c7c6f00_0 .net "memoryReadData", 31 0, v000001b37c74b0c0_0;  1 drivers
v000001b37c7c7180_0 .net "nextPC", 31 0, L_000001b37c8130b0;  1 drivers
v000001b37c7c89e0_0 .net "opcode", 5 0, L_000001b37c7c7360;  1 drivers
v000001b37c7c83a0_0 .net "rd", 4 0, L_000001b37c7c74a0;  1 drivers
v000001b37c7c79a0_0 .net "readData1", 31 0, L_000001b37c7c9710;  1 drivers
v000001b37c7c7b80_0 .net "readData1_w", 31 0, L_000001b37c823cd0;  1 drivers
v000001b37c7c7cc0_0 .net "readData2", 31 0, L_000001b37c7c94e0;  1 drivers
v000001b37c7c7220_0 .net "rs", 4 0, L_000001b37c7c8440;  1 drivers
v000001b37c7c8a80_0 .net "rst", 0 0, v000001b37c7c7f40_0;  1 drivers
v000001b37c7c77c0_0 .net "rt", 4 0, L_000001b37c8135b0;  1 drivers
v000001b37c7c81c0_0 .net "shamt", 31 0, L_000001b37c812f70;  1 drivers
v000001b37c7c72c0_0 .net "wire_instruction", 31 0, L_000001b37c7c9400;  1 drivers
v000001b37c7c7d60_0 .net "writeData", 31 0, L_000001b37c824630;  1 drivers
v000001b37c7c8620_0 .net "zero", 0 0, L_000001b37c824950;  1 drivers
L_000001b37c7c8080 .part L_000001b37c811cb0, 26, 6;
L_000001b37c7c7360 .functor MUXZ 6, L_000001b37c7c8080, L_000001b37c7c9c58, L_000001b37c7c9630, C4<>;
L_000001b37c7c8b20 .cmp/eq 6, L_000001b37c7c7360, L_000001b37c7c9ce8;
L_000001b37c7c6c80 .part L_000001b37c811cb0, 11, 5;
L_000001b37c7c7400 .functor MUXZ 5, L_000001b37c7c6c80, L_000001b37c7c9d30, L_000001b37c7c8b20, C4<>;
L_000001b37c7c74a0 .functor MUXZ 5, L_000001b37c7c7400, L_000001b37c7c9ca0, L_000001b37c7c9780, C4<>;
L_000001b37c7c8800 .part L_000001b37c811cb0, 21, 5;
L_000001b37c7c8440 .functor MUXZ 5, L_000001b37c7c8800, L_000001b37c7c9d78, L_000001b37c7c9010, C4<>;
L_000001b37c7c6d20 .part L_000001b37c811cb0, 16, 5;
L_000001b37c8135b0 .functor MUXZ 5, L_000001b37c7c6d20, L_000001b37c7c9dc0, L_000001b37c7c9320, C4<>;
L_000001b37c8122f0 .part L_000001b37c811cb0, 0, 16;
L_000001b37c812ed0 .functor MUXZ 16, L_000001b37c8122f0, L_000001b37c7c9e08, L_000001b37c7c97f0, C4<>;
L_000001b37c812930 .part L_000001b37c811cb0, 6, 5;
L_000001b37c812cf0 .concat [ 5 32 0 0], L_000001b37c812930, L_000001b37c7c9e98;
L_000001b37c811df0 .functor MUXZ 37, L_000001b37c812cf0, L_000001b37c7c9e50, L_000001b37c7c9860, C4<>;
L_000001b37c812f70 .part L_000001b37c811df0, 0, 32;
L_000001b37c8127f0 .part L_000001b37c811cb0, 0, 6;
L_000001b37c813790 .functor MUXZ 6, L_000001b37c8127f0, L_000001b37c7c9ee0, L_000001b37c7c8e50, C4<>;
L_000001b37c813a10 .part L_000001b37c811cb0, 0, 26;
L_000001b37c813830 .concat [ 26 32 0 0], L_000001b37c813a10, L_000001b37c7c9f70;
L_000001b37c811fd0 .functor MUXZ 58, L_000001b37c813830, L_000001b37c7c9f28, L_000001b37c7c99b0, C4<>;
L_000001b37c813010 .part L_000001b37c811fd0, 0, 32;
L_000001b37c8121b0 .arith/sum 32, v000001b37c74b2a0_0, L_000001b37c7c9fb8;
L_000001b37c811e90 .cmp/eq 6, L_000001b37c7c7360, L_000001b37c7ca000;
L_000001b37c812e30 .cmp/eq 6, L_000001b37c7c7360, L_000001b37c7ca048;
L_000001b37c813290 .concat [ 32 16 0 0], L_000001b37c813010, L_000001b37c7ca090;
L_000001b37c8138d0 .concat [ 6 26 0 0], L_000001b37c7c7360, L_000001b37c7ca0d8;
L_000001b37c812430 .cmp/eq 32, L_000001b37c8138d0, L_000001b37c7ca120;
L_000001b37c812610 .cmp/eq 6, L_000001b37c813790, L_000001b37c7ca168;
L_000001b37c812250 .concat [ 32 16 0 0], L_000001b37c7c9710, L_000001b37c7ca1b0;
L_000001b37c813330 .concat [ 32 16 0 0], v000001b37c74b2a0_0, L_000001b37c7ca1f8;
L_000001b37c813b50 .part L_000001b37c812ed0, 15, 1;
LS_000001b37c811f30_0_0 .concat [ 1 1 1 1], L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50;
LS_000001b37c811f30_0_4 .concat [ 1 1 1 1], L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50;
LS_000001b37c811f30_0_8 .concat [ 1 1 1 1], L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50;
LS_000001b37c811f30_0_12 .concat [ 1 1 1 1], L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50;
LS_000001b37c811f30_0_16 .concat [ 1 1 1 1], L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50;
LS_000001b37c811f30_0_20 .concat [ 1 1 1 1], L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50;
LS_000001b37c811f30_0_24 .concat [ 1 1 1 1], L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50;
LS_000001b37c811f30_0_28 .concat [ 1 1 1 1], L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50, L_000001b37c813b50;
LS_000001b37c811f30_1_0 .concat [ 4 4 4 4], LS_000001b37c811f30_0_0, LS_000001b37c811f30_0_4, LS_000001b37c811f30_0_8, LS_000001b37c811f30_0_12;
LS_000001b37c811f30_1_4 .concat [ 4 4 4 4], LS_000001b37c811f30_0_16, LS_000001b37c811f30_0_20, LS_000001b37c811f30_0_24, LS_000001b37c811f30_0_28;
L_000001b37c811f30 .concat [ 16 16 0 0], LS_000001b37c811f30_1_0, LS_000001b37c811f30_1_4;
L_000001b37c8133d0 .concat [ 16 32 0 0], L_000001b37c812ed0, L_000001b37c811f30;
L_000001b37c813ab0 .arith/sum 48, L_000001b37c813330, L_000001b37c8133d0;
L_000001b37c812070 .functor MUXZ 48, L_000001b37c813ab0, L_000001b37c812250, L_000001b37c7c8d70, C4<>;
L_000001b37c813970 .functor MUXZ 48, L_000001b37c812070, L_000001b37c813290, L_000001b37c7c90f0, C4<>;
L_000001b37c812a70 .part L_000001b37c813970, 0, 32;
L_000001b37c8130b0 .functor MUXZ 32, L_000001b37c8121b0, L_000001b37c812a70, v000001b37c74ab20_0, C4<>;
L_000001b37c811cb0 .functor MUXZ 32, L_000001b37c7c9400, L_000001b37c7ca288, L_000001b37c7c9390, C4<>;
L_000001b37c8124d0 .cmp/eq 6, L_000001b37c7c7360, L_000001b37c7ca360;
L_000001b37c813650 .cmp/eq 6, L_000001b37c7c7360, L_000001b37c7ca3a8;
L_000001b37c8129d0 .cmp/eq 6, L_000001b37c7c7360, L_000001b37c7ca3f0;
L_000001b37c812110 .concat [ 16 16 0 0], L_000001b37c812ed0, L_000001b37c7ca438;
L_000001b37c812570 .part L_000001b37c812ed0, 15, 1;
LS_000001b37c812890_0_0 .concat [ 1 1 1 1], L_000001b37c812570, L_000001b37c812570, L_000001b37c812570, L_000001b37c812570;
LS_000001b37c812890_0_4 .concat [ 1 1 1 1], L_000001b37c812570, L_000001b37c812570, L_000001b37c812570, L_000001b37c812570;
LS_000001b37c812890_0_8 .concat [ 1 1 1 1], L_000001b37c812570, L_000001b37c812570, L_000001b37c812570, L_000001b37c812570;
LS_000001b37c812890_0_12 .concat [ 1 1 1 1], L_000001b37c812570, L_000001b37c812570, L_000001b37c812570, L_000001b37c812570;
L_000001b37c812890 .concat [ 4 4 4 4], LS_000001b37c812890_0_0, LS_000001b37c812890_0_4, LS_000001b37c812890_0_8, LS_000001b37c812890_0_12;
L_000001b37c8136f0 .concat [ 16 16 0 0], L_000001b37c812ed0, L_000001b37c812890;
L_000001b37c812b10 .functor MUXZ 32, L_000001b37c8136f0, L_000001b37c812110, L_000001b37c7c9a90, C4<>;
L_000001b37c812bb0 .concat [ 6 26 0 0], L_000001b37c7c7360, L_000001b37c7ca480;
L_000001b37c812c50 .cmp/eq 32, L_000001b37c812bb0, L_000001b37c7ca4c8;
L_000001b37c812d90 .cmp/eq 6, L_000001b37c813790, L_000001b37c7ca510;
L_000001b37c824f90 .cmp/eq 6, L_000001b37c813790, L_000001b37c7ca558;
L_000001b37c824590 .cmp/eq 6, L_000001b37c7c7360, L_000001b37c7ca5a0;
L_000001b37c8258f0 .functor MUXZ 32, L_000001b37c812b10, L_000001b37c7ca5e8, L_000001b37c824590, C4<>;
L_000001b37c824b30 .functor MUXZ 32, L_000001b37c8258f0, L_000001b37c812f70, L_000001b37c7c95c0, C4<>;
L_000001b37c824270 .concat [ 6 26 0 0], L_000001b37c7c7360, L_000001b37c7ca630;
L_000001b37c825170 .cmp/eq 32, L_000001b37c824270, L_000001b37c7ca678;
L_000001b37c825670 .cmp/eq 6, L_000001b37c813790, L_000001b37c7ca6c0;
L_000001b37c825710 .cmp/eq 6, L_000001b37c813790, L_000001b37c7ca708;
L_000001b37c825350 .cmp/eq 6, L_000001b37c7c7360, L_000001b37c7ca750;
L_000001b37c823d70 .functor MUXZ 32, L_000001b37c7c9710, v000001b37c74b2a0_0, L_000001b37c825350, C4<>;
L_000001b37c823cd0 .functor MUXZ 32, L_000001b37c823d70, L_000001b37c7c94e0, L_000001b37c7c8d00, C4<>;
S_000001b37c710700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001b37c710570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b37c7067b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b37c7c9160 .functor NOT 1, v000001b37c7180e0_0, C4<0>, C4<0>, C4<0>;
v000001b37c717a00_0 .net *"_ivl_0", 0 0, L_000001b37c7c9160;  1 drivers
v000001b37c7193a0_0 .net "in1", 31 0, L_000001b37c7c94e0;  alias, 1 drivers
v000001b37c718fe0_0 .net "in2", 31 0, L_000001b37c824b30;  alias, 1 drivers
v000001b37c717f00_0 .net "out", 31 0, L_000001b37c823e10;  alias, 1 drivers
v000001b37c719440_0 .net "s", 0 0, v000001b37c7180e0_0;  alias, 1 drivers
L_000001b37c823e10 .functor MUXZ 32, L_000001b37c824b30, L_000001b37c7c94e0, L_000001b37c7c9160, C4<>;
S_000001b37c6b4520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001b37c710570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b37c7c0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001b37c7c00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001b37c7c0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001b37c7c0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001b37c7c0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001b37c7c01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b37c7c01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b37c7c0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001b37c7c0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b37c7c0288 .param/l "j" 0 4 12, C4<000010>;
P_000001b37c7c02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b37c7c02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b37c7c0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001b37c7c0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b37c7c03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b37c7c03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b37c7c0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b37c7c0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001b37c7c0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001b37c7c04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b37c7c04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b37c7c0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001b37c7c0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001b37c7c0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001b37c7c05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b37c7c0608 .param/l "xori" 0 4 8, C4<001110>;
v000001b37c718900_0 .var "ALUOp", 3 0;
v000001b37c7180e0_0 .var "ALUSrc", 0 0;
v000001b37c718a40_0 .var "MemReadEn", 0 0;
v000001b37c718680_0 .var "MemWriteEn", 0 0;
v000001b37c719260_0 .var "MemtoReg", 0 0;
v000001b37c718e00_0 .var "RegDst", 0 0;
v000001b37c7178c0_0 .var "RegWriteEn", 0 0;
v000001b37c7189a0_0 .net "funct", 5 0, L_000001b37c813790;  alias, 1 drivers
v000001b37c717aa0_0 .var "hlt", 0 0;
v000001b37c7187c0_0 .net "opcode", 5 0, L_000001b37c7c7360;  alias, 1 drivers
v000001b37c719580_0 .net "rst", 0 0, v000001b37c7c7f40_0;  alias, 1 drivers
E_000001b37c705ef0 .event anyedge, v000001b37c719580_0, v000001b37c7187c0_0, v000001b37c7189a0_0;
S_000001b37c6b4770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001b37c710570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b37c7067f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b37c7c9400 .functor BUFZ 32, L_000001b37c813150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b37c719300_0 .net "Data_Out", 31 0, L_000001b37c7c9400;  alias, 1 drivers
v000001b37c718ea0 .array "InstMem", 0 1023, 31 0;
v000001b37c717fa0_0 .net *"_ivl_0", 31 0, L_000001b37c813150;  1 drivers
v000001b37c718860_0 .net *"_ivl_3", 9 0, L_000001b37c813510;  1 drivers
v000001b37c718ae0_0 .net *"_ivl_4", 11 0, L_000001b37c8131f0;  1 drivers
L_000001b37c7ca240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b37c717b40_0 .net *"_ivl_7", 1 0, L_000001b37c7ca240;  1 drivers
v000001b37c717c80_0 .net "addr", 31 0, v000001b37c74b2a0_0;  alias, 1 drivers
v000001b37c717d20_0 .var/i "i", 31 0;
L_000001b37c813150 .array/port v000001b37c718ea0, L_000001b37c8131f0;
L_000001b37c813510 .part v000001b37c74b2a0_0, 0, 10;
L_000001b37c8131f0 .concat [ 10 2 0 0], L_000001b37c813510, L_000001b37c7ca240;
S_000001b37c7869c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001b37c710570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001b37c7c9710 .functor BUFZ 32, L_000001b37c811d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b37c7c94e0 .functor BUFZ 32, L_000001b37c812390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b37c718cc0_0 .net *"_ivl_0", 31 0, L_000001b37c811d50;  1 drivers
v000001b37c718d60_0 .net *"_ivl_10", 6 0, L_000001b37c813470;  1 drivers
L_000001b37c7ca318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b37c6f5530_0 .net *"_ivl_13", 1 0, L_000001b37c7ca318;  1 drivers
v000001b37c6f3a50_0 .net *"_ivl_2", 6 0, L_000001b37c812750;  1 drivers
L_000001b37c7ca2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b37c74b840_0 .net *"_ivl_5", 1 0, L_000001b37c7ca2d0;  1 drivers
v000001b37c74bde0_0 .net *"_ivl_8", 31 0, L_000001b37c812390;  1 drivers
v000001b37c74a120_0 .net "clk", 0 0, L_000001b37c7c9240;  alias, 1 drivers
v000001b37c74bc00_0 .var/i "i", 31 0;
v000001b37c74a8a0_0 .net "readData1", 31 0, L_000001b37c7c9710;  alias, 1 drivers
v000001b37c74a1c0_0 .net "readData2", 31 0, L_000001b37c7c94e0;  alias, 1 drivers
v000001b37c74b020_0 .net "readRegister1", 4 0, L_000001b37c7c8440;  alias, 1 drivers
v000001b37c74a940_0 .net "readRegister2", 4 0, L_000001b37c8135b0;  alias, 1 drivers
v000001b37c74b3e0 .array "registers", 31 0, 31 0;
v000001b37c74b480_0 .net "rst", 0 0, v000001b37c7c7f40_0;  alias, 1 drivers
v000001b37c74a9e0_0 .net "we", 0 0, v000001b37c7178c0_0;  alias, 1 drivers
v000001b37c74a440_0 .net "writeData", 31 0, L_000001b37c824630;  alias, 1 drivers
v000001b37c74be80_0 .net "writeRegister", 4 0, L_000001b37c8126b0;  alias, 1 drivers
E_000001b37c705f30/0 .event negedge, v000001b37c719580_0;
E_000001b37c705f30/1 .event posedge, v000001b37c74a120_0;
E_000001b37c705f30 .event/or E_000001b37c705f30/0, E_000001b37c705f30/1;
L_000001b37c811d50 .array/port v000001b37c74b3e0, L_000001b37c812750;
L_000001b37c812750 .concat [ 5 2 0 0], L_000001b37c7c8440, L_000001b37c7ca2d0;
L_000001b37c812390 .array/port v000001b37c74b3e0, L_000001b37c813470;
L_000001b37c813470 .concat [ 5 2 0 0], L_000001b37c8135b0, L_000001b37c7ca318;
S_000001b37c786b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001b37c7869c0;
 .timescale 0 0;
v000001b37c718b80_0 .var/i "i", 31 0;
S_000001b37c6b1bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001b37c710570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b37c705f70 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b37c7c9470 .functor NOT 1, v000001b37c718e00_0, C4<0>, C4<0>, C4<0>;
v000001b37c74a300_0 .net *"_ivl_0", 0 0, L_000001b37c7c9470;  1 drivers
v000001b37c74ad00_0 .net "in1", 4 0, L_000001b37c8135b0;  alias, 1 drivers
v000001b37c74ada0_0 .net "in2", 4 0, L_000001b37c7c74a0;  alias, 1 drivers
v000001b37c74aa80_0 .net "out", 4 0, L_000001b37c8126b0;  alias, 1 drivers
v000001b37c74b520_0 .net "s", 0 0, v000001b37c718e00_0;  alias, 1 drivers
L_000001b37c8126b0 .functor MUXZ 5, L_000001b37c7c74a0, L_000001b37c8135b0, L_000001b37c7c9470, C4<>;
S_000001b37c6b1d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001b37c710570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b37c7060b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b37c7c98d0 .functor NOT 1, v000001b37c719260_0, C4<0>, C4<0>, C4<0>;
v000001b37c74b660_0 .net *"_ivl_0", 0 0, L_000001b37c7c98d0;  1 drivers
v000001b37c74ac60_0 .net "in1", 31 0, v000001b37c74aee0_0;  alias, 1 drivers
v000001b37c74ba20_0 .net "in2", 31 0, v000001b37c74b0c0_0;  alias, 1 drivers
v000001b37c74b980_0 .net "out", 31 0, L_000001b37c824630;  alias, 1 drivers
v000001b37c74a760_0 .net "s", 0 0, v000001b37c719260_0;  alias, 1 drivers
L_000001b37c824630 .functor MUXZ 32, v000001b37c74b0c0_0, v000001b37c74aee0_0, L_000001b37c7c98d0, C4<>;
S_000001b37c69dd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001b37c710570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b37c69def0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b37c69df28 .param/l "AND" 0 9 12, C4<0010>;
P_000001b37c69df60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b37c69df98 .param/l "OR" 0 9 12, C4<0011>;
P_000001b37c69dfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b37c69e008 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b37c69e040 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b37c69e078 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b37c69e0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b37c69e0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b37c69e120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b37c69e158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b37c7ca798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b37c74b160_0 .net/2u *"_ivl_0", 31 0, L_000001b37c7ca798;  1 drivers
v000001b37c74ae40_0 .net "opSel", 3 0, v000001b37c718900_0;  alias, 1 drivers
v000001b37c74bac0_0 .net "operand1", 31 0, L_000001b37c823cd0;  alias, 1 drivers
v000001b37c74a3a0_0 .net "operand2", 31 0, L_000001b37c823e10;  alias, 1 drivers
v000001b37c74aee0_0 .var "result", 31 0;
v000001b37c74b200_0 .net "zero", 0 0, L_000001b37c824950;  alias, 1 drivers
E_000001b37c7060f0 .event anyedge, v000001b37c718900_0, v000001b37c74bac0_0, v000001b37c717f00_0;
L_000001b37c824950 .cmp/eq 32, v000001b37c74aee0_0, L_000001b37c7ca798;
S_000001b37c6e4a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001b37c710570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001b37c7c0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001b37c7c0688 .param/l "add" 0 4 5, C4<100000>;
P_000001b37c7c06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b37c7c06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b37c7c0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001b37c7c0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001b37c7c07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b37c7c07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b37c7c0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b37c7c0848 .param/l "j" 0 4 12, C4<000010>;
P_000001b37c7c0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001b37c7c08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b37c7c08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b37c7c0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b37c7c0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001b37c7c0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001b37c7c09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b37c7c0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001b37c7c0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001b37c7c0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001b37c7c0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b37c7c0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b37c7c0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001b37c7c0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001b37c7c0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b37c7c0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001b37c74ab20_0 .var "PCsrc", 0 0;
v000001b37c74b8e0_0 .net "funct", 5 0, L_000001b37c813790;  alias, 1 drivers
v000001b37c74bb60_0 .net "opcode", 5 0, L_000001b37c7c7360;  alias, 1 drivers
v000001b37c74bca0_0 .net "operand1", 31 0, L_000001b37c7c9710;  alias, 1 drivers
v000001b37c74abc0_0 .net "operand2", 31 0, L_000001b37c823e10;  alias, 1 drivers
v000001b37c74a800_0 .net "rst", 0 0, v000001b37c7c7f40_0;  alias, 1 drivers
E_000001b37c7066b0/0 .event anyedge, v000001b37c719580_0, v000001b37c7187c0_0, v000001b37c74a8a0_0, v000001b37c717f00_0;
E_000001b37c7066b0/1 .event anyedge, v000001b37c7189a0_0;
E_000001b37c7066b0 .event/or E_000001b37c7066b0/0, E_000001b37c7066b0/1;
S_000001b37c6e4bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001b37c710570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b37c74af80 .array "DataMem", 0 1023, 31 0;
v000001b37c74b700_0 .net "address", 31 0, v000001b37c74aee0_0;  alias, 1 drivers
v000001b37c74a620_0 .net "clock", 0 0, L_000001b37c7c8ec0;  1 drivers
v000001b37c74bd40_0 .net "data", 31 0, L_000001b37c7c94e0;  alias, 1 drivers
v000001b37c74a260_0 .var/i "i", 31 0;
v000001b37c74b0c0_0 .var "q", 31 0;
v000001b37c74b5c0_0 .net "rden", 0 0, v000001b37c718a40_0;  alias, 1 drivers
v000001b37c749fe0_0 .net "wren", 0 0, v000001b37c718680_0;  alias, 1 drivers
E_000001b37c7059b0 .event posedge, v000001b37c74a620_0;
S_000001b37c6cd0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001b37c710570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b37c706630 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b37c74a4e0_0 .net "PCin", 31 0, L_000001b37c8130b0;  alias, 1 drivers
v000001b37c74b2a0_0 .var "PCout", 31 0;
v000001b37c74b340_0 .net "clk", 0 0, L_000001b37c7c9240;  alias, 1 drivers
v000001b37c74a580_0 .net "rst", 0 0, v000001b37c7c7f40_0;  alias, 1 drivers
    .scope S_000001b37c6e4a20;
T_0 ;
    %wait E_000001b37c7066b0;
    %load/vec4 v000001b37c74a800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b37c74ab20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b37c74bb60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001b37c74bca0_0;
    %load/vec4 v000001b37c74abc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001b37c74bb60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001b37c74bca0_0;
    %load/vec4 v000001b37c74abc0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001b37c74bb60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001b37c74bb60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001b37c74bb60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001b37c74b8e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001b37c74ab20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b37c6cd0b0;
T_1 ;
    %wait E_000001b37c705f30;
    %load/vec4 v000001b37c74a580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b37c74b2a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b37c74a4e0_0;
    %assign/vec4 v000001b37c74b2a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b37c6b4770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b37c717d20_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b37c717d20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b37c717d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %load/vec4 v000001b37c717d20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b37c717d20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c718ea0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b37c6b4520;
T_3 ;
    %wait E_000001b37c705ef0;
    %load/vec4 v000001b37c719580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b37c717aa0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b37c7178c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b37c718680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b37c719260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b37c718a40_0, 0;
    %assign/vec4 v000001b37c718e00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b37c717aa0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b37c718900_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b37c7180e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b37c7178c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b37c718680_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b37c719260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b37c718a40_0, 0, 1;
    %store/vec4 v000001b37c718e00_0, 0, 1;
    %load/vec4 v000001b37c7187c0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c717aa0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c718e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7178c0_0, 0;
    %load/vec4 v000001b37c7189a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7178c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c718e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7178c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b37c718e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7178c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7178c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7178c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7178c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c718a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7178c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c719260_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c718680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b37c7180e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b37c718900_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b37c7869c0;
T_4 ;
    %wait E_000001b37c705f30;
    %fork t_1, S_000001b37c786b50;
    %jmp t_0;
    .scope S_000001b37c786b50;
t_1 ;
    %load/vec4 v000001b37c74b480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b37c718b80_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b37c718b80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b37c718b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74b3e0, 0, 4;
    %load/vec4 v000001b37c718b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b37c718b80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b37c74a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b37c74a440_0;
    %load/vec4 v000001b37c74be80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74b3e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74b3e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b37c7869c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b37c7869c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b37c74bc00_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b37c74bc00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b37c74bc00_0;
    %ix/getv/s 4, v000001b37c74bc00_0;
    %load/vec4a v000001b37c74b3e0, 4;
    %ix/getv/s 4, v000001b37c74bc00_0;
    %load/vec4a v000001b37c74b3e0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b37c74bc00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b37c74bc00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b37c69dd60;
T_6 ;
    %wait E_000001b37c7060f0;
    %load/vec4 v000001b37c74ae40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b37c74bac0_0;
    %load/vec4 v000001b37c74a3a0_0;
    %add;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b37c74bac0_0;
    %load/vec4 v000001b37c74a3a0_0;
    %sub;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b37c74bac0_0;
    %load/vec4 v000001b37c74a3a0_0;
    %and;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b37c74bac0_0;
    %load/vec4 v000001b37c74a3a0_0;
    %or;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b37c74bac0_0;
    %load/vec4 v000001b37c74a3a0_0;
    %xor;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b37c74bac0_0;
    %load/vec4 v000001b37c74a3a0_0;
    %or;
    %inv;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b37c74bac0_0;
    %load/vec4 v000001b37c74a3a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b37c74a3a0_0;
    %load/vec4 v000001b37c74bac0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b37c74bac0_0;
    %ix/getv 4, v000001b37c74a3a0_0;
    %shiftl 4;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b37c74bac0_0;
    %ix/getv 4, v000001b37c74a3a0_0;
    %shiftr 4;
    %assign/vec4 v000001b37c74aee0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b37c6e4bb0;
T_7 ;
    %wait E_000001b37c7059b0;
    %load/vec4 v000001b37c74b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b37c74b700_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b37c74af80, 4;
    %assign/vec4 v000001b37c74b0c0_0, 0;
T_7.0 ;
    %load/vec4 v000001b37c749fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b37c74bd40_0;
    %ix/getv 3, v000001b37c74b700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b37c6e4bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b37c74a260_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001b37c74a260_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b37c74a260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %load/vec4 v000001b37c74a260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b37c74a260_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b37c74af80, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001b37c6e4bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b37c74a260_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b37c74a260_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b37c74a260_0;
    %load/vec4a v000001b37c74af80, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001b37c74a260_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b37c74a260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b37c74a260_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b37c710570;
T_10 ;
    %wait E_000001b37c705f30;
    %load/vec4 v000001b37c7c8a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b37c7c8300_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b37c7c8300_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b37c7c8300_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b37c710250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b37c7c86c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b37c7c7f40_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b37c710250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b37c7c86c0_0;
    %inv;
    %assign/vec4 v000001b37c7c86c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b37c710250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b37c7c7f40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b37c7c7f40_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001b37c7c7ea0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
