/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [11:0] _02_;
  wire [15:0] _03_;
  wire [5:0] _04_;
  reg [5:0] _05_;
  wire [10:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [26:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [22:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_1z & in_data[186]);
  assign celloutsig_0_33z = !(celloutsig_0_30z ? celloutsig_0_31z[4] : celloutsig_0_16z);
  assign celloutsig_0_1z = ~celloutsig_0_0z[0];
  assign celloutsig_0_13z = ~celloutsig_0_4z;
  assign celloutsig_1_9z = ~((celloutsig_1_5z[3] | celloutsig_1_3z[5]) & celloutsig_1_0z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_2z[3]) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_0_19z = ~((celloutsig_0_0z[4] | celloutsig_0_7z) & (celloutsig_0_0z[1] | celloutsig_0_4z));
  assign celloutsig_0_23z = ~((celloutsig_0_16z | _00_) & (_01_ | celloutsig_0_14z));
  assign celloutsig_0_3z = ~((in_data[41] | celloutsig_0_0z[8]) & (celloutsig_0_0z[2] | in_data[35]));
  assign celloutsig_0_30z = celloutsig_0_20z[16] ^ in_data[86];
  assign celloutsig_0_12z = celloutsig_0_2z[0] ^ celloutsig_0_1z;
  assign celloutsig_1_17z = ~(celloutsig_1_11z ^ celloutsig_1_16z);
  assign celloutsig_1_19z = ~(celloutsig_1_15z ^ celloutsig_1_3z[5]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z[5] ^ in_data[19]);
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _02_ <= 12'h000;
    else _02_ <= { celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_4z };
  reg [15:0] _21_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _21_ <= 16'h0000;
    else _21_ <= { in_data[39:26], celloutsig_0_7z, celloutsig_0_5z };
  assign { _03_[15], _00_, _03_[13:0] } = _21_;
  reg [5:0] _22_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 6'h00;
    else _22_ <= { celloutsig_0_9z[6:3], celloutsig_0_11z, celloutsig_0_1z };
  assign { _04_[5:2], _01_, _04_[0] } = _22_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 6'h00;
    else _05_ <= celloutsig_0_18z[6:1];
  assign celloutsig_1_1z = in_data[142:129] == in_data[186:173];
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_0z } === celloutsig_1_3z[1:0];
  assign celloutsig_0_5z = celloutsig_0_0z[3:0] === celloutsig_0_0z[8:5];
  assign celloutsig_0_14z = { celloutsig_0_2z[3:2], _03_[15], _00_, _03_[13:0], celloutsig_0_3z } === { celloutsig_0_0z[9:1], celloutsig_0_6z };
  assign celloutsig_1_13z = { in_data[101:97], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } >= { celloutsig_1_6z[11:6], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_1_8z = celloutsig_1_3z > { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_34z = { celloutsig_0_28z[2:0], celloutsig_0_30z, celloutsig_0_23z } <= celloutsig_0_9z[16:12];
  assign celloutsig_1_2z = in_data[131:115] * { in_data[154:140], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_4z ? in_data[65:56] : { in_data[52:50], 1'h0, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_31z = - celloutsig_0_18z[4:0];
  assign celloutsig_1_4z = - celloutsig_1_2z[13:7];
  assign celloutsig_0_0z = ~ in_data[20:10];
  assign celloutsig_0_10z = ~ { celloutsig_0_0z[5], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_28z = ~ { _05_[1:0], celloutsig_0_17z, celloutsig_0_24z };
  assign celloutsig_0_2z = celloutsig_0_0z[10:6] | { celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_12z = & { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_17z = & celloutsig_0_0z[5:0];
  assign celloutsig_1_10z = ^ { in_data[126:104], celloutsig_1_8z };
  assign celloutsig_0_11z = ^ { in_data[81:80], celloutsig_0_1z };
  assign celloutsig_0_24z = ^ { _03_[15], _00_, _03_[13:2] };
  assign celloutsig_0_18z = { celloutsig_0_6z[0], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_17z } >> celloutsig_0_10z;
  assign celloutsig_1_5z = in_data[167:163] - celloutsig_1_4z[6:2];
  assign celloutsig_1_3z = celloutsig_1_2z[11:5] ~^ in_data[183:177];
  assign celloutsig_1_6z = in_data[129:117] ~^ { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_6z[6:0], celloutsig_1_5z } ~^ { celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_15z };
  assign celloutsig_0_9z = { _03_[9:2], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } ~^ { in_data[18:8], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_20z = { _03_[12:3], _04_[5:2], _01_, _04_[0], celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_18z } ~^ in_data[46:20];
  assign celloutsig_1_16z = ~((celloutsig_1_13z & _02_[5]) | celloutsig_1_8z);
  assign celloutsig_1_0z = ~((in_data[122] & in_data[167]) | (in_data[135] & in_data[128]));
  assign celloutsig_1_15z = ~((celloutsig_1_2z[11] & celloutsig_1_11z) | (celloutsig_1_8z & celloutsig_1_12z));
  assign celloutsig_0_16z = ~((celloutsig_0_1z & celloutsig_0_9z[17]) | (celloutsig_0_14z & celloutsig_0_13z));
  assign _03_[14] = _00_;
  assign _04_[1] = _01_;
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
