
testVGA.elf:     file format elf32-littlenios2
testVGA.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00a80000

Program Header:
    LOAD off    0x00001000 vaddr 0x00400000 paddr 0x00400000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00001000 vaddr 0x00a80000 paddr 0x00a80000 align 2**12
         filesz 0x000094b0 memsz 0x0000975c flags rwx
    LOAD off    0x0000b020 vaddr 0x00b01020 paddr 0x00b01020 align 2**12
         filesz 0x000001a0 memsz 0x000001a0 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  00400000  00400000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   000001a0  00b01020  00b01020  0000b020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000077f8  00a80000  00a80000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000002f8  00a877f8  00a877f8  000087f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000019c0  00a87af0  00a87af0  00008af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002ac  00a894b0  00a894b0  0000a4b0  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  0000b1c0  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000750  00000000  00000000  0000b1e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00001003  00000000  00000000  0000b938  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000117b6  00000000  00000000  0000c93b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000039ea  00000000  00000000  0001e0f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000a73e  00000000  00000000  00021adb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000012ec  00000000  00000000  0002c21c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000106c  00000000  00000000  0002d508  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001dd7  00000000  00000000  0002e574  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0003034c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000070  00000000  00000000  00030390  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00032e40  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  00032e43  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  00032e48  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  00032e49  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  00032e4d  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  00032e51  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000009  00000000  00000000  00032e55  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000009  00000000  00000000  00032e5e  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000003  00000000  00000000  00032e67  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000008  00000000  00000000  00032e6a  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 0000002f  00000000  00000000  00032e72  2**0
                  CONTENTS, READONLY
 28 .jdi          00004432  00000000  00000000  00032ea1  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     0004c634  00000000  00000000  000372d3  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00400000 l    d  .entry	00000000 .entry
00b01020 l    d  .exceptions	00000000 .exceptions
00a80000 l    d  .text	00000000 .text
00a877f8 l    d  .rodata	00000000 .rodata
00a87af0 l    d  .rwdata	00000000 .rwdata
00a894b0 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00a80034 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 VGA.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00a802b4 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00a87af0 l     O .rwdata	000000d8 cfi_flash_0
00a87bc8 l     O .rwdata	000000c4 epcs
00a87c8c l     O .rwdata	00001060 jtag_uart
00a88cec l     O .rwdata	00000120 lcd
00a88e0c l     O .rwdata	000000c4 uart
00a8054c l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00a80620 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00a81410 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
00a82320 l     F .text	000001ec alt_epcs_flash_query
00a822e8 l     F .text	00000038 alt_flash_device_register
00a8250c l     F .text	00000108 alt_epcs_flash_memcmp
00a82998 l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00a82dd0 l     F .text	00000228 altera_avalon_jtag_uart_irq
00a82ff8 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
00a89478 l     O .rwdata	00000004 colstart
00a83674 l     F .text	000000b8 lcd_write_command
00a8372c l     F .text	000000d4 lcd_write_data
00a83800 l     F .text	000000c4 lcd_clear_screen
00a838c4 l     F .text	000001ec lcd_repaint_screen
00a83ab0 l     F .text	000000c8 lcd_scroll_up
00a83b78 l     F .text	000002d0 lcd_handle_escape
00a84354 l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00a845b4 l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00a84874 l     F .text	0000009c altera_avalon_uart_irq
00a84910 l     F .text	000000e0 altera_avalon_uart_rxirq
00a849f0 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00a84ddc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00a85004 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 epcs_commands.c
00a85140 l     F .text	00000038 epcs_await_wip_released
00a85178 l     F .text	00000038 epcs_test_wip
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00a85714 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev.c
00a85798 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00a85878 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00a85d3c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00a85e78 l     F .text	000000dc alt_file_locked
00a860dc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00a86734 l     F .text	000000bc alt_write_word_amd
00a86610 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00a869e8 l     F .text	0000018c alt_unlock_block_intel
00a86b74 l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00a87969 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00a89078 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00a875e0 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
00a87794 l     F .text	00000040 alt_sim_halt
00a82894 g     F .text	00000090 alt_epcs_flash_get_info
00a80400 g     F .text	0000006c alt_main
00a80ed0 g     F .text	00000048 alt_read_query_entry_32bit
00a894cc g     O .bss	00000100 alt_irq
00a80658 g     F .text	000002c0 alt_flash_cfi_write
00a80000 g       *ABS*	00000000 __alt_mem_sram
00000000  w      *UND*	00000000 __errno
00a850c4 g     F .text	0000007c epcs_sector_erase
00a8105c g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
00a800d4 g     F .text	00000058 Set_Pixel_On_Color
00400000 g     F .entry	00000000 __reset
00a80b74 g     F .text	000002d8 alt_flash_program_block
00a894c8 g     O .bss	00000004 errno
00a894b4 g     O .bss	00000004 alt_argv
00a91478 g       *ABS*	00000000 _gp
00a86340 g     F .text	00000030 usleep
00a88ef8 g     O .rwdata	00000180 alt_fd_list
00a852b4 g     F .text	00000064 epcs_write_status_register
00a86fd4 g     F .text	00000094 alt_find_dev
00a87300 g     F .text	000000a0 memcpy
00a85e00 g     F .text	00000078 alt_io_redirect
00a877f8 g       *ABS*	00000000 __DTOR_END__
00a86370 g     F .text	00000020 altera_nios2_irq_init
00a82a2c g     F .text	00000110 alt_epcs_flash_write_block
00a83210 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00a803f0 g     F .text	00000008 __udivsi3
00a867f0 g     F .text	00000084 alt_program_intel
00a85774 g     F .text	00000024 alt_dcache_flush
00a8948c g     O .rwdata	00000004 alt_max_fd
00a80e4c g     F .text	00000040 alt_read_query_entry_8bit
00a86874 g     F .text	00000174 alt_erase_block_intel
00a82924 g     F .text	00000074 alt_epcs_flash_erase_block
00a894ac g     O .rwdata	00000004 _global_impure_ptr
00b00000 g       *ABS*	00000000 __alt_exception_stack_pointer
00a8975c g       *ABS*	00000000 __bss_end
00a85c44 g     F .text	000000f8 alt_iic_isr_register
00a86234 g     F .text	0000010c alt_tick
00a847ac g     F .text	000000c8 altera_avalon_uart_init
00a894a4 g     O .rwdata	00000004 __ctype_ptr
00a85bfc g     F .text	00000048 alt_ic_irq_enabled
00a8619c g     F .text	00000098 alt_alarm_stop
00a894bc g     O .bss	00000004 alt_irq_active
00b010f8 g     F .exceptions	000000c8 alt_irq_handler
00a88ed0 g     O .rwdata	00000028 alt_dev_null
00a80038 g     F .text	00000044 Set_Cursor_XY
00a81364 g     F .text	000000ac alt_set_flash_algorithm_func
00a80f18 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
00a89484 g     O .rwdata	00000008 alt_dev_list
00a821b8 g     F .text	000000dc alt_check_primary_table
00a803f8 g     F .text	00000008 __umodsi3
00a809a8 g     F .text	00000068 alt_flash_cfi_read
00a810ec g     F .text	00000034 alt_write_native_8bit
00a853f0 g     F .text	0000006c epcs_read_electronic_signature
00a8975c g       *ABS*	00000000 end
00a80f54 g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
00a83e48 g     F .text	0000050c altera_avalon_lcd_16207_write
00a84e3c g     F .text	000001c8 altera_avalon_uart_write
00a8148c g     F .text	00000580 alt_read_cfi_table
00a82d10 g     F .text	000000c0 altera_avalon_jtag_uart_init
00a877f4 g       *ABS*	00000000 __CTOR_LIST__
00aff800 g       *ABS*	00000000 __alt_stack_pointer
00a84624 g     F .text	00000090 alt_avalon_timer_sc_init
00a8470c g     F .text	00000058 altera_avalon_uart_write_fd
00a84764 g     F .text	00000048 altera_avalon_uart_close_fd
00a83434 g     F .text	00000240 altera_avalon_jtag_uart_write
00a80584 g     F .text	0000009c alt_flash_cfi_init
00400000 g       *ABS*	00000000 __alt_mem_cfi_flash_0
00a875e4 g     F .text	000001b0 __call_exitprocs
00a80000 g     F .text	00000038 _start
00a894c0 g     O .bss	00000004 _alt_tick_rate
00a86c50 g     F .text	00000238 alt_avalon_spi_command
00a894c4 g     O .bss	00000004 _alt_nticks
00a804a0 g     F .text	000000ac alt_sys_init
00a874ac g     F .text	00000134 __register_exitproc
00a80e8c g     F .text	00000044 alt_read_query_entry_16bit
00a830a8 g     F .text	00000074 altera_avalon_jtag_uart_close
00a81184 g     F .text	000001e0 alt_set_flash_width_func
00a85064 g     F .text	00000060 epcs_read_status_register
00a82bc8 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00a87188 g     F .text	000000b8 alt_get_fd
00a86e88 g     F .text	0000014c alt_busy_sleep
00a863f8 g     F .text	00000218 alt_erase_block_amd
00a8545c g     F .text	00000068 epcs_read_device_id
00a8728c g     F .text	00000074 memcmp
00a82c78 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
00a8975c g       *ABS*	00000000 __alt_stack_base
00a82cc0 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
00a81a0c g     F .text	000007ac alt_read_cfi_width
00a87068 g     F .text	00000120 alt_find_file
00a857c4 g     F .text	000000b4 alt_dev_llist_insert
00a89494 g     O .rwdata	00000008 alt_flash_dev_list
00a81018 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
00a894b0 g       *ABS*	00000000 __bss_start
00a873a0 g     F .text	00000098 memset
00a80184 g     F .text	00000130 main
00a894b8 g     O .bss	00000004 alt_envp
00a82c20 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00a8007c g     F .text	00000058 Set_Cursor_Color
00a84420 g     F .text	0000013c altera_avalon_lcd_16207_init
00a895cc g     O .bss	00000190 _atexit0
00a89490 g     O .rwdata	00000004 alt_errno
00a810a4 g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
00a80a10 g     F .text	00000164 alt_write_value_to_flash
00a81120 g     F .text	00000034 alt_write_native_16bit
00a80330 g     F .text	00000060 __divsi3
00a877f8 g       *ABS*	00000000 __CTOR_END__
00a82614 g     F .text	00000280 alt_epcs_flash_write
00a877f8 g       *ABS*	00000000 __DTOR_LIST__
00a8046c g     F .text	00000034 alt_irq_init
00a8613c g     F .text	00000060 alt_release_fd
00a87240 g     F .text	00000014 atexit
00a894a8 g     O .rwdata	00000004 _impure_ptr
00a894b0 g     O .bss	00000004 alt_argc
00a8593c g     F .text	00000064 _do_dtors
00b01020 g       .exceptions	00000000 alt_irq_entry
00a8455c g     F .text	00000058 altera_avalon_lcd_16207_write_fd
00a8947c g     O .rwdata	00000008 alt_fs_list
00a80fd0 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
00a8012c g     F .text	00000058 Set_Pixel_Off_Color
00a851b0 g     F .text	000000b4 epcs_read_buffer
00b01000 g       *ABS*	00000000 __alt_mem_onchip_memory2
00a82294 g     F .text	00000054 alt_epcs_flash_init
00a85a70 g     F .text	00000050 alt_ic_isr_register
00a894b0 g       *ABS*	00000000 _edata
00a846b4 g     F .text	00000058 altera_avalon_uart_read_fd
00a8975c g       *ABS*	00000000 _end
00a859a0 g     F .text	0000007c alt_flash_open_dev
00a8311c g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
00a85b5c g     F .text	000000a0 alt_ic_irq_disable
00a87254 g     F .text	00000038 exit
00a85a1c g     F .text	00000054 alt_flash_close_dev
00a80390 g     F .text	00000060 __modsi3
00aff800 g       *ABS*	00000000 __alt_data_end
00b01020 g     F .exceptions	00000000 alt_exception
00a87868 g     O .rodata	00000101 _ctype_
00a84b4c g     F .text	00000060 altera_avalon_uart_close
00a877d4 g     F .text	00000020 _exit
00a854c4 g     F .text	00000154 alt_alarm_start
00a81154 g     F .text	00000030 alt_write_native_32bit
00a87438 g     F .text	00000074 strlen
00a85264 g     F .text	00000050 epcs_write_enable
00a85f54 g     F .text	00000188 open
00a80918 g     F .text	00000090 alt_flash_cfi_get_info
00a85ac0 g     F .text	0000009c alt_ic_irq_enable
00b03800 g       *ABS*	00000000 __alt_mem_epcs
00a84bac g     F .text	00000230 altera_avalon_uart_read
00a82b3c g     F .text	0000008c alt_epcs_flash_read
00a8949c g     O .rwdata	00000008 alt_alarm_list
00a858d8 g     F .text	00000064 _do_ctors
00a85618 g     F .text	000000fc close
00a86390 g     F .text	00000068 alt_program_amd
00000000  w      *UND*	00000000 free
00a85318 g     F .text	000000d8 epcs_write_buffer



Disassembly of section .exceptions:

00b01020 <alt_exception>:

#ifdef ALT_STACK_CHECK
        stw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        movhi et, %hiadj(__alt_exception_stack_pointer - 80)
  b01020:	06002c34 	movhi	et,176
        addi  et, et, %lo(__alt_exception_stack_pointer - 80) 
  b01024:	c63fec04 	addi	et,et,-80
        stw   sp, 76(et)
  b01028:	c6c01315 	stw	sp,76(et)
        mov   sp, et
  b0102c:	c037883a 	mov	sp,et

#endif

#endif

        stw   ra,  0(sp)
  b01030:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  b01034:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  b01038:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  b0103c:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  b01040:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  b01044:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  b01048:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  b0104c:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  b01050:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  b01054:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  b01058:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  b0105c:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  b01060:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  b01064:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  b01068:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  b0106c:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  b01070:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  b01074:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  b01078:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  b0107c:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  b01080:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  b01084:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  b01088:	10000326 	beq	r2,zero,b01098 <alt_exception+0x78>
        beq   r4, zero, .Lnot_irq
  b0108c:	20000226 	beq	r4,zero,b01098 <alt_exception+0x78>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  b01090:	0b010f80 	call	b010f8 <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  b01094:	00000306 	br	b010a4 <alt_exception+0x84>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  b01098:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  b0109c:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  b010a0:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  b010a4:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  b010a8:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  b010ac:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  b010b0:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  b010b4:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  b010b8:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b010bc:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b010c0:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b010c4:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  b010c8:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  b010cc:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  b010d0:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  b010d4:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  b010d8:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  b010dc:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  b010e0:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  b010e4:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  b010e8:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  b010ec:	dbc01017 	ldw	r15,64(sp)
#ifdef ALT_STACK_CHECK
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   sp,  76(sp)
  b010f0:	dec01317 	ldw	sp,76(sp)

        /*
         * Return to the interrupted instruction.
         */

        eret
  b010f4:	ef80083a 	eret

00b010f8 <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  b010f8:	defff904 	addi	sp,sp,-28
  b010fc:	dfc00615 	stw	ra,24(sp)
  b01100:	df000515 	stw	fp,20(sp)
  b01104:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  b01108:	0005313a 	rdctl	r2,ipending
  b0110c:	e0bffc15 	stw	r2,-16(fp)

  return active;
  b01110:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  b01114:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
  b01118:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  b0111c:	00800044 	movi	r2,1
  b01120:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  b01124:	e0ffff17 	ldw	r3,-4(fp)
  b01128:	e0bffe17 	ldw	r2,-8(fp)
  b0112c:	1884703a 	and	r2,r3,r2
  b01130:	1005003a 	cmpeq	r2,r2,zero
  b01134:	1000161e 	bne	r2,zero,b01190 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
  b01138:	e0bffd17 	ldw	r2,-12(fp)
  b0113c:	00c02a74 	movhi	r3,169
  b01140:	18e53304 	addi	r3,r3,-27444
  b01144:	100490fa 	slli	r2,r2,3
  b01148:	10c5883a 	add	r2,r2,r3
  b0114c:	11400017 	ldw	r5,0(r2)
  b01150:	e0bffd17 	ldw	r2,-12(fp)
  b01154:	00c02a74 	movhi	r3,169
  b01158:	18e53304 	addi	r3,r3,-27444
  b0115c:	100490fa 	slli	r2,r2,3
  b01160:	10c5883a 	add	r2,r2,r3
  b01164:	10800104 	addi	r2,r2,4
  b01168:	11000017 	ldw	r4,0(r2)
  b0116c:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  b01170:	0005313a 	rdctl	r2,ipending
  b01174:	e0bffb15 	stw	r2,-20(fp)

  return active;
  b01178:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
  b0117c:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
  b01180:	e0bfff17 	ldw	r2,-4(fp)
  b01184:	1004c03a 	cmpne	r2,r2,zero
  b01188:	103fe31e 	bne	r2,zero,b01118 <alt_irq_handler+0x20>
  b0118c:	00000706 	br	b011ac <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
  b01190:	e0bffe17 	ldw	r2,-8(fp)
  b01194:	1085883a 	add	r2,r2,r2
  b01198:	e0bffe15 	stw	r2,-8(fp)
      i++;
  b0119c:	e0bffd17 	ldw	r2,-12(fp)
  b011a0:	10800044 	addi	r2,r2,1
  b011a4:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  b011a8:	003fde06 	br	b01124 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
  b011ac:	e037883a 	mov	sp,fp
  b011b0:	dfc00117 	ldw	ra,4(sp)
  b011b4:	df000017 	ldw	fp,0(sp)
  b011b8:	dec00204 	addi	sp,sp,8
  b011bc:	f800283a 	ret

Disassembly of section .text:

00a80000 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  a80000:	06c02bf4 	movhi	sp,175
    ori sp, sp, %lo(__alt_stack_pointer)
  a80004:	defe0014 	ori	sp,sp,63488

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
  a80008:	06802a74 	movhi	gp,169
    ori gp, gp, %lo(_gp)
  a8000c:	d6851e14 	ori	gp,gp,5240
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  a80010:	00802a34 	movhi	r2,168
    ori r2, r2, %lo(__bss_start)
  a80014:	10a52c14 	ori	r2,r2,38064

    movhi r3, %hi(__bss_end)
  a80018:	00c02a34 	movhi	r3,168
    ori r3, r3, %lo(__bss_end)
  a8001c:	18e5d714 	ori	r3,r3,38748

    beq r2, r3, 1f
  a80020:	10c00326 	beq	r2,r3,a80030 <_start+0x30>

0:
    stw zero, (r2)
  a80024:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  a80028:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  a8002c:	10fffd36 	bltu	r2,r3,a80024 <_start+0x24>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  a80030:	0a804000 	call	a80400 <alt_main>

00a80034 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  a80034:	003fff06 	br	a80034 <alt_after_alt_main>

00a80038 <Set_Cursor_XY>:
#include <io.h>
#include "system.h"
#include "VGA.h"
//-------------------------------------------------------------------------
void Set_Cursor_XY(unsigned int X,unsigned int Y)
{
  a80038:	defffd04 	addi	sp,sp,-12
  a8003c:	df000215 	stw	fp,8(sp)
  a80040:	df000204 	addi	fp,sp,8
  a80044:	e13ffe15 	stw	r4,-8(fp)
  a80048:	e17fff15 	stw	r5,-4(fp)
  Vga_Cursor_X(VGA_0_BASE,X);
  a8004c:	e0fffe17 	ldw	r3,-8(fp)
  a80050:	008024f4 	movhi	r2,147
  a80054:	10b00104 	addi	r2,r2,-16380
  a80058:	10c00035 	stwio	r3,0(r2)
  Vga_Cursor_Y(VGA_0_BASE,Y);
  a8005c:	e0ffff17 	ldw	r3,-4(fp)
  a80060:	008024f4 	movhi	r2,147
  a80064:	10b00204 	addi	r2,r2,-16376
  a80068:	10c00035 	stwio	r3,0(r2)
}
  a8006c:	e037883a 	mov	sp,fp
  a80070:	df000017 	ldw	fp,0(sp)
  a80074:	dec00104 	addi	sp,sp,4
  a80078:	f800283a 	ret

00a8007c <Set_Cursor_Color>:
//-------------------------------------------------------------------------
void Set_Cursor_Color(unsigned int R,unsigned int G,unsigned int B)
{
  a8007c:	defffc04 	addi	sp,sp,-16
  a80080:	df000315 	stw	fp,12(sp)
  a80084:	df000304 	addi	fp,sp,12
  a80088:	e13ffd15 	stw	r4,-12(fp)
  a8008c:	e17ffe15 	stw	r5,-8(fp)
  a80090:	e1bfff15 	stw	r6,-4(fp)
  Vga_Cursor_Color_R(VGA_0_BASE,R);
  a80094:	e0fffd17 	ldw	r3,-12(fp)
  a80098:	008024f4 	movhi	r2,147
  a8009c:	10b00304 	addi	r2,r2,-16372
  a800a0:	10c00035 	stwio	r3,0(r2)
  Vga_Cursor_Color_G(VGA_0_BASE,G);
  a800a4:	e0fffe17 	ldw	r3,-8(fp)
  a800a8:	008024f4 	movhi	r2,147
  a800ac:	10b00404 	addi	r2,r2,-16368
  a800b0:	10c00035 	stwio	r3,0(r2)
  Vga_Cursor_Color_B(VGA_0_BASE,B);
  a800b4:	e0ffff17 	ldw	r3,-4(fp)
  a800b8:	008024f4 	movhi	r2,147
  a800bc:	10b00504 	addi	r2,r2,-16364
  a800c0:	10c00035 	stwio	r3,0(r2)
}
  a800c4:	e037883a 	mov	sp,fp
  a800c8:	df000017 	ldw	fp,0(sp)
  a800cc:	dec00104 	addi	sp,sp,4
  a800d0:	f800283a 	ret

00a800d4 <Set_Pixel_On_Color>:
//-------------------------------------------------------------------------
void Set_Pixel_On_Color(unsigned int R,unsigned int G,unsigned int B)
{
  a800d4:	defffc04 	addi	sp,sp,-16
  a800d8:	df000315 	stw	fp,12(sp)
  a800dc:	df000304 	addi	fp,sp,12
  a800e0:	e13ffd15 	stw	r4,-12(fp)
  a800e4:	e17ffe15 	stw	r5,-8(fp)
  a800e8:	e1bfff15 	stw	r6,-4(fp)
  Vga_Pixel_On_Color_R(VGA_0_BASE,R);
  a800ec:	e0fffd17 	ldw	r3,-12(fp)
  a800f0:	008024f4 	movhi	r2,147
  a800f4:	10b00604 	addi	r2,r2,-16360
  a800f8:	10c00035 	stwio	r3,0(r2)
  Vga_Pixel_On_Color_G(VGA_0_BASE,G);
  a800fc:	e0fffe17 	ldw	r3,-8(fp)
  a80100:	008024f4 	movhi	r2,147
  a80104:	10b00704 	addi	r2,r2,-16356
  a80108:	10c00035 	stwio	r3,0(r2)
  Vga_Pixel_On_Color_B(VGA_0_BASE,B);
  a8010c:	e0ffff17 	ldw	r3,-4(fp)
  a80110:	008024f4 	movhi	r2,147
  a80114:	10b00804 	addi	r2,r2,-16352
  a80118:	10c00035 	stwio	r3,0(r2)
}
  a8011c:	e037883a 	mov	sp,fp
  a80120:	df000017 	ldw	fp,0(sp)
  a80124:	dec00104 	addi	sp,sp,4
  a80128:	f800283a 	ret

00a8012c <Set_Pixel_Off_Color>:
//-------------------------------------------------------------------------
void Set_Pixel_Off_Color(unsigned int R,unsigned int G,unsigned int B)
{
  a8012c:	defffc04 	addi	sp,sp,-16
  a80130:	df000315 	stw	fp,12(sp)
  a80134:	df000304 	addi	fp,sp,12
  a80138:	e13ffd15 	stw	r4,-12(fp)
  a8013c:	e17ffe15 	stw	r5,-8(fp)
  a80140:	e1bfff15 	stw	r6,-4(fp)
  Vga_Pixel_Off_Color_R(VGA_0_BASE,R);
  a80144:	e0fffd17 	ldw	r3,-12(fp)
  a80148:	008024f4 	movhi	r2,147
  a8014c:	10b00904 	addi	r2,r2,-16348
  a80150:	10c00035 	stwio	r3,0(r2)
  Vga_Pixel_Off_Color_G(VGA_0_BASE,G);
  a80154:	e0fffe17 	ldw	r3,-8(fp)
  a80158:	008024f4 	movhi	r2,147
  a8015c:	10b00a04 	addi	r2,r2,-16344
  a80160:	10c00035 	stwio	r3,0(r2)
  Vga_Pixel_Off_Color_B(VGA_0_BASE,B);
  a80164:	e0ffff17 	ldw	r3,-4(fp)
  a80168:	008024f4 	movhi	r2,147
  a8016c:	10b00b04 	addi	r2,r2,-16340
  a80170:	10c00035 	stwio	r3,0(r2)
}
  a80174:	e037883a 	mov	sp,fp
  a80178:	df000017 	ldw	fp,0(sp)
  a8017c:	dec00104 	addi	sp,sp,4
  a80180:	f800283a 	ret

00a80184 <main>:
#include <stdio.h>
#include "VGA.h"
#include "system.h"
#include <io.h>
int main()
{
  a80184:	defffb04 	addi	sp,sp,-20
  a80188:	dfc00415 	stw	ra,16(sp)
  a8018c:	df000315 	stw	fp,12(sp)
  a80190:	df000304 	addi	fp,sp,12

	VGA_Ctrl_Reg VCR;
	VCR.VGA_Ctrl_Flags.RED_ON=1;
  a80194:	e0bfff03 	ldbu	r2,-4(fp)
  a80198:	10800054 	ori	r2,r2,1
  a8019c:	e0bfff05 	stb	r2,-4(fp)
	VCR.VGA_Ctrl_Flags.GREEN_ON=1;
  a801a0:	e0bfff03 	ldbu	r2,-4(fp)
  a801a4:	10800094 	ori	r2,r2,2
  a801a8:	e0bfff05 	stb	r2,-4(fp)
	VCR.VGA_Ctrl_Flags.BLUE_ON=1;
  a801ac:	e0bfff03 	ldbu	r2,-4(fp)
  a801b0:	10800114 	ori	r2,r2,4
  a801b4:	e0bfff05 	stb	r2,-4(fp)
	VCR.VGA_Ctrl_Flags.CURSOR_ON=0;
  a801b8:	e0ffff03 	ldbu	r3,-4(fp)
  a801bc:	00bffdc4 	movi	r2,-9
  a801c0:	1884703a 	and	r2,r3,r2
  a801c4:	e0bfff05 	stb	r2,-4(fp)
	Vga_Write_Ctrl(VGA_0_BASE,VCR.Value);
  a801c8:	e0bfff03 	ldbu	r2,-4(fp)
  a801cc:	10c03fcc 	andi	r3,r2,255
  a801d0:	008024f4 	movhi	r2,147
  a801d4:	10b00004 	addi	r2,r2,-16384
  a801d8:	10c00035 	stwio	r3,0(r2)
	Set_Pixel_Off_Color(1023,1023,1023);
  a801dc:	0100ffc4 	movi	r4,1023
  a801e0:	0140ffc4 	movi	r5,1023
  a801e4:	0180ffc4 	movi	r6,1023
  a801e8:	0a8012c0 	call	a8012c <Set_Pixel_Off_Color>
	Set_Pixel_On_Color(0,0,0);
  a801ec:	0009883a 	mov	r4,zero
  a801f0:	000b883a 	mov	r5,zero
  a801f4:	000d883a 	mov	r6,zero
  a801f8:	0a800d40 	call	a800d4 <Set_Pixel_On_Color>
	//printf("%d",VCR.Value);
	//unsigned int i=0;
	while(1)
	{
		int x,y;
		for(x=0;x<640;x++)
  a801fc:	e03ffe15 	stw	zero,-8(fp)
  a80200:	00002806 	br	a802a4 <main+0x120>
		{
			for(y=0;y<480;y++)
  a80204:	e03ffd15 	stw	zero,-12(fp)
  a80208:	00002006 	br	a8028c <main+0x108>
			{
				if((y/20)%2==0)
  a8020c:	e13ffd17 	ldw	r4,-12(fp)
  a80210:	01400504 	movi	r5,20
  a80214:	0a803300 	call	a80330 <__divsi3>
  a80218:	1080004c 	andi	r2,r2,1
  a8021c:	1004c03a 	cmpne	r2,r2,zero
  a80220:	10000d1e 	bne	r2,zero,a80258 <main+0xd4>
					Vga_Set_Pixel(VGA_0_BASE,x,y);
  a80224:	e0bffd17 	ldw	r2,-12(fp)
  a80228:	10c0a024 	muli	r3,r2,640
  a8022c:	e0bffe17 	ldw	r2,-8(fp)
  a80230:	1885883a 	add	r2,r3,r2
  a80234:	1085883a 	add	r2,r2,r2
  a80238:	1085883a 	add	r2,r2,r2
  a8023c:	1007883a 	mov	r3,r2
  a80240:	00802034 	movhi	r2,128
  a80244:	1885883a 	add	r2,r3,r2
  a80248:	1007883a 	mov	r3,r2
  a8024c:	00800044 	movi	r2,1
  a80250:	18800035 	stwio	r2,0(r3)
  a80254:	00000a06 	br	a80280 <main+0xfc>
				else
					Vga_Clr_Pixel(VGA_0_BASE,x,y);
  a80258:	e0bffd17 	ldw	r2,-12(fp)
  a8025c:	10c0a024 	muli	r3,r2,640
  a80260:	e0bffe17 	ldw	r2,-8(fp)
  a80264:	1885883a 	add	r2,r3,r2
  a80268:	1085883a 	add	r2,r2,r2
  a8026c:	1085883a 	add	r2,r2,r2
  a80270:	1007883a 	mov	r3,r2
  a80274:	00802034 	movhi	r2,128
  a80278:	1885883a 	add	r2,r3,r2
  a8027c:	10000035 	stwio	zero,0(r2)
	while(1)
	{
		int x,y;
		for(x=0;x<640;x++)
		{
			for(y=0;y<480;y++)
  a80280:	e0bffd17 	ldw	r2,-12(fp)
  a80284:	10800044 	addi	r2,r2,1
  a80288:	e0bffd15 	stw	r2,-12(fp)
  a8028c:	e0bffd17 	ldw	r2,-12(fp)
  a80290:	10807810 	cmplti	r2,r2,480
  a80294:	103fdd1e 	bne	r2,zero,a8020c <main+0x88>
	//printf("%d",VCR.Value);
	//unsigned int i=0;
	while(1)
	{
		int x,y;
		for(x=0;x<640;x++)
  a80298:	e0bffe17 	ldw	r2,-8(fp)
  a8029c:	10800044 	addi	r2,r2,1
  a802a0:	e0bffe15 	stw	r2,-8(fp)
  a802a4:	e0bffe17 	ldw	r2,-8(fp)
  a802a8:	1080a010 	cmplti	r2,r2,640
  a802ac:	103fd51e 	bne	r2,zero,a80204 <main+0x80>
					Vga_Set_Pixel(VGA_0_BASE,x,y);
				else
					Vga_Clr_Pixel(VGA_0_BASE,x,y);
			}
		}
	}
  a802b0:	003fd206 	br	a801fc <main+0x78>

00a802b4 <udivmodsi4>:
  a802b4:	29001b2e 	bgeu	r5,r4,a80324 <udivmodsi4+0x70>
  a802b8:	28001a16 	blt	r5,zero,a80324 <udivmodsi4+0x70>
  a802bc:	00800044 	movi	r2,1
  a802c0:	0007883a 	mov	r3,zero
  a802c4:	01c007c4 	movi	r7,31
  a802c8:	00000306 	br	a802d8 <udivmodsi4+0x24>
  a802cc:	19c01326 	beq	r3,r7,a8031c <udivmodsi4+0x68>
  a802d0:	18c00044 	addi	r3,r3,1
  a802d4:	28000416 	blt	r5,zero,a802e8 <udivmodsi4+0x34>
  a802d8:	294b883a 	add	r5,r5,r5
  a802dc:	1085883a 	add	r2,r2,r2
  a802e0:	293ffa36 	bltu	r5,r4,a802cc <udivmodsi4+0x18>
  a802e4:	10000d26 	beq	r2,zero,a8031c <udivmodsi4+0x68>
  a802e8:	0007883a 	mov	r3,zero
  a802ec:	21400236 	bltu	r4,r5,a802f8 <udivmodsi4+0x44>
  a802f0:	2149c83a 	sub	r4,r4,r5
  a802f4:	1886b03a 	or	r3,r3,r2
  a802f8:	1004d07a 	srli	r2,r2,1
  a802fc:	280ad07a 	srli	r5,r5,1
  a80300:	103ffa1e 	bne	r2,zero,a802ec <udivmodsi4+0x38>
  a80304:	30000226 	beq	r6,zero,a80310 <udivmodsi4+0x5c>
  a80308:	2005883a 	mov	r2,r4
  a8030c:	f800283a 	ret
  a80310:	1809883a 	mov	r4,r3
  a80314:	2005883a 	mov	r2,r4
  a80318:	f800283a 	ret
  a8031c:	0007883a 	mov	r3,zero
  a80320:	003ff806 	br	a80304 <udivmodsi4+0x50>
  a80324:	00800044 	movi	r2,1
  a80328:	0007883a 	mov	r3,zero
  a8032c:	003fef06 	br	a802ec <udivmodsi4+0x38>

00a80330 <__divsi3>:
  a80330:	defffe04 	addi	sp,sp,-8
  a80334:	dc000015 	stw	r16,0(sp)
  a80338:	dfc00115 	stw	ra,4(sp)
  a8033c:	0021883a 	mov	r16,zero
  a80340:	20000c16 	blt	r4,zero,a80374 <__divsi3+0x44>
  a80344:	000d883a 	mov	r6,zero
  a80348:	28000e16 	blt	r5,zero,a80384 <__divsi3+0x54>
  a8034c:	0a802b40 	call	a802b4 <udivmodsi4>
  a80350:	1007883a 	mov	r3,r2
  a80354:	8005003a 	cmpeq	r2,r16,zero
  a80358:	1000011e 	bne	r2,zero,a80360 <__divsi3+0x30>
  a8035c:	00c7c83a 	sub	r3,zero,r3
  a80360:	1805883a 	mov	r2,r3
  a80364:	dfc00117 	ldw	ra,4(sp)
  a80368:	dc000017 	ldw	r16,0(sp)
  a8036c:	dec00204 	addi	sp,sp,8
  a80370:	f800283a 	ret
  a80374:	0109c83a 	sub	r4,zero,r4
  a80378:	04000044 	movi	r16,1
  a8037c:	000d883a 	mov	r6,zero
  a80380:	283ff20e 	bge	r5,zero,a8034c <__divsi3+0x1c>
  a80384:	014bc83a 	sub	r5,zero,r5
  a80388:	8021003a 	cmpeq	r16,r16,zero
  a8038c:	003fef06 	br	a8034c <__divsi3+0x1c>

00a80390 <__modsi3>:
  a80390:	deffff04 	addi	sp,sp,-4
  a80394:	dfc00015 	stw	ra,0(sp)
  a80398:	01800044 	movi	r6,1
  a8039c:	2807883a 	mov	r3,r5
  a803a0:	20000416 	blt	r4,zero,a803b4 <__modsi3+0x24>
  a803a4:	28000c16 	blt	r5,zero,a803d8 <__modsi3+0x48>
  a803a8:	dfc00017 	ldw	ra,0(sp)
  a803ac:	dec00104 	addi	sp,sp,4
  a803b0:	0a802b41 	jmpi	a802b4 <udivmodsi4>
  a803b4:	0109c83a 	sub	r4,zero,r4
  a803b8:	28000b16 	blt	r5,zero,a803e8 <__modsi3+0x58>
  a803bc:	180b883a 	mov	r5,r3
  a803c0:	01800044 	movi	r6,1
  a803c4:	0a802b40 	call	a802b4 <udivmodsi4>
  a803c8:	0085c83a 	sub	r2,zero,r2
  a803cc:	dfc00017 	ldw	ra,0(sp)
  a803d0:	dec00104 	addi	sp,sp,4
  a803d4:	f800283a 	ret
  a803d8:	014bc83a 	sub	r5,zero,r5
  a803dc:	dfc00017 	ldw	ra,0(sp)
  a803e0:	dec00104 	addi	sp,sp,4
  a803e4:	0a802b41 	jmpi	a802b4 <udivmodsi4>
  a803e8:	0147c83a 	sub	r3,zero,r5
  a803ec:	003ff306 	br	a803bc <__modsi3+0x2c>

00a803f0 <__udivsi3>:
  a803f0:	000d883a 	mov	r6,zero
  a803f4:	0a802b41 	jmpi	a802b4 <udivmodsi4>

00a803f8 <__umodsi3>:
  a803f8:	01800044 	movi	r6,1
  a803fc:	0a802b41 	jmpi	a802b4 <udivmodsi4>

00a80400 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  a80400:	defffd04 	addi	sp,sp,-12
  a80404:	dfc00215 	stw	ra,8(sp)
  a80408:	df000115 	stw	fp,4(sp)
  a8040c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  a80410:	0009883a 	mov	r4,zero
  a80414:	0a8046c0 	call	a8046c <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  a80418:	0a804a00 	call	a804a0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  a8041c:	01002a34 	movhi	r4,168
  a80420:	211dfe04 	addi	r4,r4,30712
  a80424:	01402a34 	movhi	r5,168
  a80428:	295e0104 	addi	r5,r5,30724
  a8042c:	01802a34 	movhi	r6,168
  a80430:	319e0104 	addi	r6,r6,30724
  a80434:	0a85e000 	call	a85e00 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  a80438:	0a858d80 	call	a858d8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  a8043c:	01002a34 	movhi	r4,168
  a80440:	21164f04 	addi	r4,r4,22844
  a80444:	0a872400 	call	a87240 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  a80448:	d1200e17 	ldw	r4,-32712(gp)
  a8044c:	d1600f17 	ldw	r5,-32708(gp)
  a80450:	d1a01017 	ldw	r6,-32704(gp)
  a80454:	0a801840 	call	a80184 <main>
  a80458:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  a8045c:	01000044 	movi	r4,1
  a80460:	0a856180 	call	a85618 <close>
  exit (result);
  a80464:	e13fff17 	ldw	r4,-4(fp)
  a80468:	0a872540 	call	a87254 <exit>

00a8046c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  a8046c:	defffd04 	addi	sp,sp,-12
  a80470:	dfc00215 	stw	ra,8(sp)
  a80474:	df000115 	stw	fp,4(sp)
  a80478:	df000104 	addi	fp,sp,4
  a8047c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_IRQ_INIT ( CPU_0, cpu_0);
  a80480:	0a863700 	call	a86370 <altera_nios2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  a80484:	00800044 	movi	r2,1
  a80488:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  a8048c:	e037883a 	mov	sp,fp
  a80490:	dfc00117 	ldw	ra,4(sp)
  a80494:	df000017 	ldw	fp,0(sp)
  a80498:	dec00204 	addi	sp,sp,8
  a8049c:	f800283a 	ret

00a804a0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  a804a0:	defffe04 	addi	sp,sp,-8
  a804a4:	dfc00115 	stw	ra,4(sp)
  a804a8:	df000015 	stw	fp,0(sp)
  a804ac:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
  a804b0:	01002c34 	movhi	r4,176
  a804b4:	21100804 	addi	r4,r4,16416
  a804b8:	000b883a 	mov	r5,zero
  a804bc:	01800084 	movi	r6,2
  a804c0:	01c0fa04 	movi	r7,1000
  a804c4:	0a846240 	call	a84624 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_CFI_FLASH_INIT ( CFI_FLASH_0, cfi_flash_0);
  a804c8:	01002a34 	movhi	r4,168
  a804cc:	211ebc04 	addi	r4,r4,31472
  a804d0:	0a805840 	call	a80584 <alt_flash_cfi_init>
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS, epcs);
  a804d4:	01002a34 	movhi	r4,168
  a804d8:	211ef204 	addi	r4,r4,31688
  a804dc:	0a822940 	call	a82294 <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
  a804e0:	01002a34 	movhi	r4,168
  a804e4:	211f2d04 	addi	r4,r4,31924
  a804e8:	000b883a 	mov	r5,zero
  a804ec:	000d883a 	mov	r6,zero
  a804f0:	0a82d100 	call	a82d10 <altera_avalon_jtag_uart_init>
  a804f4:	01002a34 	movhi	r4,168
  a804f8:	211f2304 	addi	r4,r4,31884
  a804fc:	0a8054c0 	call	a8054c <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD, lcd);
  a80500:	01002a74 	movhi	r4,169
  a80504:	21234504 	addi	r4,r4,-29420
  a80508:	0a844200 	call	a84420 <altera_avalon_lcd_16207_init>
  a8050c:	01002a74 	movhi	r4,169
  a80510:	21233b04 	addi	r4,r4,-29460
  a80514:	0a8054c0 	call	a8054c <alt_dev_reg>
    ALTERA_AVALON_SYSID_INIT ( SYSID_0, sysid_0);
    ALTERA_AVALON_UART_INIT ( UART, uart);
  a80518:	01002a74 	movhi	r4,169
  a8051c:	21238d04 	addi	r4,r4,-29132
  a80520:	000b883a 	mov	r5,zero
  a80524:	01800044 	movi	r6,1
  a80528:	0a847ac0 	call	a847ac <altera_avalon_uart_init>
  a8052c:	01002a74 	movhi	r4,169
  a80530:	21238304 	addi	r4,r4,-29172
  a80534:	0a8054c0 	call	a8054c <alt_dev_reg>
}
  a80538:	e037883a 	mov	sp,fp
  a8053c:	dfc00117 	ldw	ra,4(sp)
  a80540:	df000017 	ldw	fp,0(sp)
  a80544:	dec00204 	addi	sp,sp,8
  a80548:	f800283a 	ret

00a8054c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  a8054c:	defffd04 	addi	sp,sp,-12
  a80550:	dfc00215 	stw	ra,8(sp)
  a80554:	df000115 	stw	fp,4(sp)
  a80558:	df000104 	addi	fp,sp,4
  a8055c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  a80560:	e13fff17 	ldw	r4,-4(fp)
  a80564:	01402a74 	movhi	r5,169
  a80568:	29652104 	addi	r5,r5,-27516
  a8056c:	0a857c40 	call	a857c4 <alt_dev_llist_insert>
}
  a80570:	e037883a 	mov	sp,fp
  a80574:	dfc00117 	ldw	ra,4(sp)
  a80578:	df000017 	ldw	fp,0(sp)
  a8057c:	dec00204 	addi	sp,sp,8
  a80580:	f800283a 	ret

00a80584 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
  a80584:	defffc04 	addi	sp,sp,-16
  a80588:	dfc00315 	stw	ra,12(sp)
  a8058c:	df000215 	stw	fp,8(sp)
  a80590:	df000204 	addi	fp,sp,8
  a80594:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  a80598:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
  a8059c:	e13fff17 	ldw	r4,-4(fp)
  a805a0:	0a81a0c0 	call	a81a0c <alt_read_cfi_width>
  a805a4:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
  a805a8:	e0bffe17 	ldw	r2,-8(fp)
  a805ac:	1004c03a 	cmpne	r2,r2,zero
  a805b0:	1000031e 	bne	r2,zero,a805c0 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
  a805b4:	e13fff17 	ldw	r4,-4(fp)
  a805b8:	0a811840 	call	a81184 <alt_set_flash_width_func>
  a805bc:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
  a805c0:	e0bffe17 	ldw	r2,-8(fp)
  a805c4:	1004c03a 	cmpne	r2,r2,zero
  a805c8:	1000031e 	bne	r2,zero,a805d8 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
  a805cc:	e13fff17 	ldw	r4,-4(fp)
  a805d0:	0a8148c0 	call	a8148c <alt_read_cfi_table>
  a805d4:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
  a805d8:	e0bffe17 	ldw	r2,-8(fp)
  a805dc:	1004c03a 	cmpne	r2,r2,zero
  a805e0:	1000031e 	bne	r2,zero,a805f0 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
  a805e4:	e13fff17 	ldw	r4,-4(fp)
  a805e8:	0a813640 	call	a81364 <alt_set_flash_algorithm_func>
  a805ec:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
  a805f0:	e0bffe17 	ldw	r2,-8(fp)
  a805f4:	1004c03a 	cmpne	r2,r2,zero
  a805f8:	1000031e 	bne	r2,zero,a80608 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
  a805fc:	e13fff17 	ldw	r4,-4(fp)
  a80600:	0a806200 	call	a80620 <alt_flash_device_register>
  a80604:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
  a80608:	e0bffe17 	ldw	r2,-8(fp)
}
  a8060c:	e037883a 	mov	sp,fp
  a80610:	dfc00117 	ldw	ra,4(sp)
  a80614:	df000017 	ldw	fp,0(sp)
  a80618:	dec00204 	addi	sp,sp,8
  a8061c:	f800283a 	ret

00a80620 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  a80620:	defffd04 	addi	sp,sp,-12
  a80624:	dfc00215 	stw	ra,8(sp)
  a80628:	df000115 	stw	fp,4(sp)
  a8062c:	df000104 	addi	fp,sp,4
  a80630:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
  a80634:	e13fff17 	ldw	r4,-4(fp)
  a80638:	01402a74 	movhi	r5,169
  a8063c:	29652504 	addi	r5,r5,-27500
  a80640:	0a857c40 	call	a857c4 <alt_dev_llist_insert>
}
  a80644:	e037883a 	mov	sp,fp
  a80648:	dfc00117 	ldw	ra,4(sp)
  a8064c:	df000017 	ldw	fp,0(sp)
  a80650:	dec00204 	addi	sp,sp,8
  a80654:	f800283a 	ret

00a80658 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
  a80658:	deffef04 	addi	sp,sp,-68
  a8065c:	dfc01015 	stw	ra,64(sp)
  a80660:	df000f15 	stw	fp,60(sp)
  a80664:	df000f04 	addi	fp,sp,60
  a80668:	e13ffa15 	stw	r4,-24(fp)
  a8066c:	e17ffb15 	stw	r5,-20(fp)
  a80670:	e1bffc15 	stw	r6,-16(fp)
  a80674:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
  a80678:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
  a8067c:	e0bffd17 	ldw	r2,-12(fp)
  a80680:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
  a80684:	e0bffb17 	ldw	r2,-20(fp)
  a80688:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  a8068c:	e0bffa17 	ldw	r2,-24(fp)
  a80690:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  a80694:	e03ff815 	stw	zero,-32(fp)
  a80698:	00008e06 	br	a808d4 <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
  a8069c:	e0bff817 	ldw	r2,-32(fp)
  a806a0:	e0fff217 	ldw	r3,-56(fp)
  a806a4:	1004913a 	slli	r2,r2,4
  a806a8:	10c5883a 	add	r2,r2,r3
  a806ac:	10800d04 	addi	r2,r2,52
  a806b0:	10c00017 	ldw	r3,0(r2)
  a806b4:	e0bffb17 	ldw	r2,-20(fp)
  a806b8:	10c08316 	blt	r2,r3,a808c8 <alt_flash_cfi_write+0x270>
  a806bc:	e0bff817 	ldw	r2,-32(fp)
  a806c0:	e0fff217 	ldw	r3,-56(fp)
  a806c4:	1004913a 	slli	r2,r2,4
  a806c8:	10c5883a 	add	r2,r2,r3
  a806cc:	10800d04 	addi	r2,r2,52
  a806d0:	11000017 	ldw	r4,0(r2)
  a806d4:	e0bff817 	ldw	r2,-32(fp)
  a806d8:	e0fff217 	ldw	r3,-56(fp)
  a806dc:	1004913a 	slli	r2,r2,4
  a806e0:	10c5883a 	add	r2,r2,r3
  a806e4:	10800e04 	addi	r2,r2,56
  a806e8:	10800017 	ldw	r2,0(r2)
  a806ec:	2087883a 	add	r3,r4,r2
  a806f0:	e0bffb17 	ldw	r2,-20(fp)
  a806f4:	10c0740e 	bge	r2,r3,a808c8 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
  a806f8:	e0bff817 	ldw	r2,-32(fp)
  a806fc:	e0fff217 	ldw	r3,-56(fp)
  a80700:	1004913a 	slli	r2,r2,4
  a80704:	10c5883a 	add	r2,r2,r3
  a80708:	10800d04 	addi	r2,r2,52
  a8070c:	10800017 	ldw	r2,0(r2)
  a80710:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
  a80714:	e03ff715 	stw	zero,-36(fp)
  a80718:	00006306 	br	a808a8 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
  a8071c:	e0fffb17 	ldw	r3,-20(fp)
  a80720:	e0bff417 	ldw	r2,-48(fp)
  a80724:	18805416 	blt	r3,r2,a80878 <alt_flash_cfi_write+0x220>
  a80728:	e0bff817 	ldw	r2,-32(fp)
  a8072c:	e0fff217 	ldw	r3,-56(fp)
  a80730:	1004913a 	slli	r2,r2,4
  a80734:	10c5883a 	add	r2,r2,r3
  a80738:	10801004 	addi	r2,r2,64
  a8073c:	10c00017 	ldw	r3,0(r2)
  a80740:	e0bff417 	ldw	r2,-48(fp)
  a80744:	1887883a 	add	r3,r3,r2
  a80748:	e0bffb17 	ldw	r2,-20(fp)
  a8074c:	10c04a0e 	bge	r2,r3,a80878 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
  a80750:	e0bff817 	ldw	r2,-32(fp)
  a80754:	e0fff217 	ldw	r3,-56(fp)
  a80758:	1004913a 	slli	r2,r2,4
  a8075c:	10c5883a 	add	r2,r2,r3
  a80760:	10801004 	addi	r2,r2,64
  a80764:	10c00017 	ldw	r3,0(r2)
  a80768:	e0bff417 	ldw	r2,-48(fp)
  a8076c:	1887883a 	add	r3,r3,r2
  a80770:	e0bffb17 	ldw	r2,-20(fp)
  a80774:	1885c83a 	sub	r2,r3,r2
  a80778:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
  a8077c:	e0bff617 	ldw	r2,-40(fp)
  a80780:	e0bfff15 	stw	r2,-4(fp)
  a80784:	e0fffd17 	ldw	r3,-12(fp)
  a80788:	e0fffe15 	stw	r3,-8(fp)
  a8078c:	e0bfff17 	ldw	r2,-4(fp)
  a80790:	e0fffe17 	ldw	r3,-8(fp)
  a80794:	10c0020e 	bge	r2,r3,a807a0 <alt_flash_cfi_write+0x148>
  a80798:	e0bfff17 	ldw	r2,-4(fp)
  a8079c:	e0bffe15 	stw	r2,-8(fp)
  a807a0:	e0fffe17 	ldw	r3,-8(fp)
  a807a4:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
  a807a8:	e0bff217 	ldw	r2,-56(fp)
  a807ac:	10800a17 	ldw	r2,40(r2)
  a807b0:	1007883a 	mov	r3,r2
  a807b4:	e0bffb17 	ldw	r2,-20(fp)
  a807b8:	188b883a 	add	r5,r3,r2
  a807bc:	e1bff617 	ldw	r6,-40(fp)
  a807c0:	e13ffc17 	ldw	r4,-16(fp)
  a807c4:	0a8728c0 	call	a8728c <memcmp>
  a807c8:	1005003a 	cmpeq	r2,r2,zero
  a807cc:	1000131e 	bne	r2,zero,a8081c <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
  a807d0:	e0bff217 	ldw	r2,-56(fp)
  a807d4:	10800817 	ldw	r2,32(r2)
  a807d8:	e13ff217 	ldw	r4,-56(fp)
  a807dc:	e17ff417 	ldw	r5,-48(fp)
  a807e0:	103ee83a 	callr	r2
  a807e4:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
  a807e8:	e0bff917 	ldw	r2,-28(fp)
  a807ec:	1004c03a 	cmpne	r2,r2,zero
  a807f0:	10000a1e 	bne	r2,zero,a8081c <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
  a807f4:	e0bff217 	ldw	r2,-56(fp)
  a807f8:	10c00917 	ldw	r3,36(r2)
  a807fc:	e13ff217 	ldw	r4,-56(fp)
  a80800:	e0bff617 	ldw	r2,-40(fp)
  a80804:	d8800015 	stw	r2,0(sp)
  a80808:	e17ff417 	ldw	r5,-48(fp)
  a8080c:	e1bffb17 	ldw	r6,-20(fp)
  a80810:	e1fffc17 	ldw	r7,-16(fp)
  a80814:	183ee83a 	callr	r3
  a80818:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
  a8081c:	e0fffd17 	ldw	r3,-12(fp)
  a80820:	e0bff617 	ldw	r2,-40(fp)
  a80824:	18802f26 	beq	r3,r2,a808e4 <alt_flash_cfi_write+0x28c>
  a80828:	e0bff917 	ldw	r2,-28(fp)
  a8082c:	1004c03a 	cmpne	r2,r2,zero
  a80830:	10002c1e 	bne	r2,zero,a808e4 <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
  a80834:	e0fffd17 	ldw	r3,-12(fp)
  a80838:	e0bff617 	ldw	r2,-40(fp)
  a8083c:	1885c83a 	sub	r2,r3,r2
  a80840:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
  a80844:	e0bff817 	ldw	r2,-32(fp)
  a80848:	e0fff217 	ldw	r3,-56(fp)
  a8084c:	1004913a 	slli	r2,r2,4
  a80850:	10c5883a 	add	r2,r2,r3
  a80854:	10801004 	addi	r2,r2,64
  a80858:	10c00017 	ldw	r3,0(r2)
  a8085c:	e0bff417 	ldw	r2,-48(fp)
  a80860:	1885883a 	add	r2,r3,r2
  a80864:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
  a80868:	e0fffc17 	ldw	r3,-16(fp)
  a8086c:	e0bff617 	ldw	r2,-40(fp)
  a80870:	1885883a 	add	r2,r3,r2
  a80874:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
  a80878:	e0bff817 	ldw	r2,-32(fp)
  a8087c:	e0fff217 	ldw	r3,-56(fp)
  a80880:	1004913a 	slli	r2,r2,4
  a80884:	10c5883a 	add	r2,r2,r3
  a80888:	10801004 	addi	r2,r2,64
  a8088c:	10c00017 	ldw	r3,0(r2)
  a80890:	e0bff417 	ldw	r2,-48(fp)
  a80894:	10c5883a 	add	r2,r2,r3
  a80898:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
  a8089c:	e0bff717 	ldw	r2,-36(fp)
  a808a0:	10800044 	addi	r2,r2,1
  a808a4:	e0bff715 	stw	r2,-36(fp)
  a808a8:	e0bff817 	ldw	r2,-32(fp)
  a808ac:	e0fff217 	ldw	r3,-56(fp)
  a808b0:	1004913a 	slli	r2,r2,4
  a808b4:	10c5883a 	add	r2,r2,r3
  a808b8:	10800f04 	addi	r2,r2,60
  a808bc:	10c00017 	ldw	r3,0(r2)
  a808c0:	e0bff717 	ldw	r2,-36(fp)
  a808c4:	10ff9516 	blt	r2,r3,a8071c <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  a808c8:	e0bff817 	ldw	r2,-32(fp)
  a808cc:	10800044 	addi	r2,r2,1
  a808d0:	e0bff815 	stw	r2,-32(fp)
  a808d4:	e0bff217 	ldw	r2,-56(fp)
  a808d8:	10c00c17 	ldw	r3,48(r2)
  a808dc:	e0bff817 	ldw	r2,-32(fp)
  a808e0:	10ff6e16 	blt	r2,r3,a8069c <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
  a808e4:	e0bff217 	ldw	r2,-56(fp)
  a808e8:	10800a17 	ldw	r2,40(r2)
  a808ec:	1007883a 	mov	r3,r2
  a808f0:	e0bff317 	ldw	r2,-52(fp)
  a808f4:	1889883a 	add	r4,r3,r2
  a808f8:	e17ff517 	ldw	r5,-44(fp)
  a808fc:	0a857740 	call	a85774 <alt_dcache_flush>
  return ret_code;
  a80900:	e0bff917 	ldw	r2,-28(fp)
}
  a80904:	e037883a 	mov	sp,fp
  a80908:	dfc00117 	ldw	ra,4(sp)
  a8090c:	df000017 	ldw	fp,0(sp)
  a80910:	dec00204 	addi	sp,sp,8
  a80914:	f800283a 	ret

00a80918 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
  a80918:	defffa04 	addi	sp,sp,-24
  a8091c:	df000515 	stw	fp,20(sp)
  a80920:	df000504 	addi	fp,sp,20
  a80924:	e13ffd15 	stw	r4,-12(fp)
  a80928:	e17ffe15 	stw	r5,-8(fp)
  a8092c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  a80930:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
  a80934:	e0bffd17 	ldw	r2,-12(fp)
  a80938:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
  a8093c:	e0bffb17 	ldw	r2,-20(fp)
  a80940:	10c00c17 	ldw	r3,48(r2)
  a80944:	e0bfff17 	ldw	r2,-4(fp)
  a80948:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
  a8094c:	e0bffb17 	ldw	r2,-20(fp)
  a80950:	10800c17 	ldw	r2,48(r2)
  a80954:	1004c03a 	cmpne	r2,r2,zero
  a80958:	1000031e 	bne	r2,zero,a80968 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
  a8095c:	00bffec4 	movi	r2,-5
  a80960:	e0bffc15 	stw	r2,-16(fp)
  a80964:	00000b06 	br	a80994 <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  a80968:	e0bffb17 	ldw	r2,-20(fp)
  a8096c:	10800c17 	ldw	r2,48(r2)
  a80970:	10800250 	cmplti	r2,r2,9
  a80974:	1000031e 	bne	r2,zero,a80984 <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
  a80978:	00bffd04 	movi	r2,-12
  a8097c:	e0bffc15 	stw	r2,-16(fp)
  a80980:	00000406 	br	a80994 <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
  a80984:	e0bffb17 	ldw	r2,-20(fp)
  a80988:	10c00d04 	addi	r3,r2,52
  a8098c:	e0bffe17 	ldw	r2,-8(fp)
  a80990:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
  a80994:	e0bffc17 	ldw	r2,-16(fp)
}
  a80998:	e037883a 	mov	sp,fp
  a8099c:	df000017 	ldw	fp,0(sp)
  a809a0:	dec00104 	addi	sp,sp,4
  a809a4:	f800283a 	ret

00a809a8 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
  a809a8:	defff904 	addi	sp,sp,-28
  a809ac:	dfc00615 	stw	ra,24(sp)
  a809b0:	df000515 	stw	fp,20(sp)
  a809b4:	df000504 	addi	fp,sp,20
  a809b8:	e13ffc15 	stw	r4,-16(fp)
  a809bc:	e17ffd15 	stw	r5,-12(fp)
  a809c0:	e1bffe15 	stw	r6,-8(fp)
  a809c4:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  a809c8:	e0bffc17 	ldw	r2,-16(fp)
  a809cc:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
  a809d0:	e0bffb17 	ldw	r2,-20(fp)
  a809d4:	10800a17 	ldw	r2,40(r2)
  a809d8:	1007883a 	mov	r3,r2
  a809dc:	e0bffd17 	ldw	r2,-12(fp)
  a809e0:	1887883a 	add	r3,r3,r2
  a809e4:	e1bfff17 	ldw	r6,-4(fp)
  a809e8:	e0bffe17 	ldw	r2,-8(fp)
  a809ec:	1009883a 	mov	r4,r2
  a809f0:	180b883a 	mov	r5,r3
  a809f4:	0a873000 	call	a87300 <memcpy>
  return 0;
  a809f8:	0005883a 	mov	r2,zero
}
  a809fc:	e037883a 	mov	sp,fp
  a80a00:	dfc00117 	ldw	ra,4(sp)
  a80a04:	df000017 	ldw	fp,0(sp)
  a80a08:	dec00204 	addi	sp,sp,8
  a80a0c:	f800283a 	ret

00a80a10 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
  a80a10:	defffa04 	addi	sp,sp,-24
  a80a14:	df000515 	stw	fp,20(sp)
  a80a18:	df000504 	addi	fp,sp,20
  a80a1c:	e13ffd15 	stw	r4,-12(fp)
  a80a20:	e17ffe15 	stw	r5,-8(fp)
  a80a24:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
  a80a28:	e0bffd17 	ldw	r2,-12(fp)
  a80a2c:	10802e17 	ldw	r2,184(r2)
  a80a30:	10800058 	cmpnei	r2,r2,1
  a80a34:	10000b1e 	bne	r2,zero,a80a64 <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  a80a38:	e0bffd17 	ldw	r2,-12(fp)
  a80a3c:	10800a17 	ldw	r2,40(r2)
  a80a40:	1007883a 	mov	r3,r2
  a80a44:	e0bffe17 	ldw	r2,-8(fp)
  a80a48:	1889883a 	add	r4,r3,r2
  a80a4c:	e0bfff17 	ldw	r2,-4(fp)
  a80a50:	10800003 	ldbu	r2,0(r2)
  a80a54:	10c03fcc 	andi	r3,r2,255
  a80a58:	2005883a 	mov	r2,r4
  a80a5c:	10c00025 	stbio	r3,0(r2)
  a80a60:	00004006 	br	a80b64 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
  a80a64:	e0bffd17 	ldw	r2,-12(fp)
  a80a68:	10802e17 	ldw	r2,184(r2)
  a80a6c:	10800098 	cmpnei	r2,r2,2
  a80a70:	1000151e 	bne	r2,zero,a80ac8 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
  a80a74:	e0bfff17 	ldw	r2,-4(fp)
  a80a78:	10800003 	ldbu	r2,0(r2)
  a80a7c:	10803fcc 	andi	r2,r2,255
  a80a80:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
  a80a84:	e0bfff17 	ldw	r2,-4(fp)
  a80a88:	10800044 	addi	r2,r2,1
  a80a8c:	10800003 	ldbu	r2,0(r2)
  a80a90:	10803fcc 	andi	r2,r2,255
  a80a94:	1004923a 	slli	r2,r2,8
  a80a98:	1007883a 	mov	r3,r2
  a80a9c:	e0bffc0b 	ldhu	r2,-16(fp)
  a80aa0:	1884b03a 	or	r2,r3,r2
  a80aa4:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  a80aa8:	e0bffd17 	ldw	r2,-12(fp)
  a80aac:	10800a17 	ldw	r2,40(r2)
  a80ab0:	1007883a 	mov	r3,r2
  a80ab4:	e0bffe17 	ldw	r2,-8(fp)
  a80ab8:	1885883a 	add	r2,r3,r2
  a80abc:	e0fffc0b 	ldhu	r3,-16(fp)
  a80ac0:	10c0002d 	sthio	r3,0(r2)
  a80ac4:	00002706 	br	a80b64 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
  a80ac8:	e0bffd17 	ldw	r2,-12(fp)
  a80acc:	10802e17 	ldw	r2,184(r2)
  a80ad0:	10800118 	cmpnei	r2,r2,4
  a80ad4:	1000231e 	bne	r2,zero,a80b64 <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
  a80ad8:	e0bfff17 	ldw	r2,-4(fp)
  a80adc:	10800003 	ldbu	r2,0(r2)
  a80ae0:	10803fcc 	andi	r2,r2,255
  a80ae4:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
  a80ae8:	e0bfff17 	ldw	r2,-4(fp)
  a80aec:	10800044 	addi	r2,r2,1
  a80af0:	10800003 	ldbu	r2,0(r2)
  a80af4:	10803fcc 	andi	r2,r2,255
  a80af8:	1006923a 	slli	r3,r2,8
  a80afc:	e0bffb17 	ldw	r2,-20(fp)
  a80b00:	10c4b03a 	or	r2,r2,r3
  a80b04:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
  a80b08:	e0bfff17 	ldw	r2,-4(fp)
  a80b0c:	10800084 	addi	r2,r2,2
  a80b10:	10800003 	ldbu	r2,0(r2)
  a80b14:	10803fcc 	andi	r2,r2,255
  a80b18:	1006943a 	slli	r3,r2,16
  a80b1c:	e0bffb17 	ldw	r2,-20(fp)
  a80b20:	10c4b03a 	or	r2,r2,r3
  a80b24:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
  a80b28:	e0bfff17 	ldw	r2,-4(fp)
  a80b2c:	108000c4 	addi	r2,r2,3
  a80b30:	10800003 	ldbu	r2,0(r2)
  a80b34:	10803fcc 	andi	r2,r2,255
  a80b38:	1006963a 	slli	r3,r2,24
  a80b3c:	e0bffb17 	ldw	r2,-20(fp)
  a80b40:	10c4b03a 	or	r2,r2,r3
  a80b44:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  a80b48:	e0bffd17 	ldw	r2,-12(fp)
  a80b4c:	10800a17 	ldw	r2,40(r2)
  a80b50:	1007883a 	mov	r3,r2
  a80b54:	e0bffe17 	ldw	r2,-8(fp)
  a80b58:	1885883a 	add	r2,r3,r2
  a80b5c:	e0fffb17 	ldw	r3,-20(fp)
  a80b60:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
  a80b64:	e037883a 	mov	sp,fp
  a80b68:	df000017 	ldw	fp,0(sp)
  a80b6c:	dec00104 	addi	sp,sp,4
  a80b70:	f800283a 	ret

00a80b74 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
  a80b74:	defff304 	addi	sp,sp,-52
  a80b78:	dfc00c15 	stw	ra,48(sp)
  a80b7c:	df000b15 	stw	fp,44(sp)
  a80b80:	df000b04 	addi	fp,sp,44
  a80b84:	e13ffc15 	stw	r4,-16(fp)
  a80b88:	e17ffd15 	stw	r5,-12(fp)
  a80b8c:	e1bffe15 	stw	r6,-8(fp)
  a80b90:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
  a80b94:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
  a80b98:	e0bffc17 	ldw	r2,-16(fp)
  a80b9c:	10800a17 	ldw	r2,40(r2)
  a80ba0:	1007883a 	mov	r3,r2
  a80ba4:	e0bffd17 	ldw	r2,-12(fp)
  a80ba8:	1885883a 	add	r2,r3,r2
  a80bac:	1009883a 	mov	r4,r2
  a80bb0:	e0bffc17 	ldw	r2,-16(fp)
  a80bb4:	11402e17 	ldw	r5,184(r2)
  a80bb8:	0a803900 	call	a80390 <__modsi3>
  a80bbc:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
  a80bc0:	e0bff917 	ldw	r2,-28(fp)
  a80bc4:	1005003a 	cmpeq	r2,r2,zero
  a80bc8:	10003a1e 	bne	r2,zero,a80cb4 <alt_flash_program_block+0x140>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
  a80bcc:	e0bffc17 	ldw	r2,-16(fp)
  a80bd0:	10c02e17 	ldw	r3,184(r2)
  a80bd4:	e0bff917 	ldw	r2,-28(fp)
  a80bd8:	1885c83a 	sub	r2,r3,r2
  a80bdc:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
  a80be0:	e03ff615 	stw	zero,-40(fp)
  a80be4:	00001206 	br	a80c30 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
  a80be8:	e17ff617 	ldw	r5,-40(fp)
  a80bec:	e0bffc17 	ldw	r2,-16(fp)
  a80bf0:	10800a17 	ldw	r2,40(r2)
  a80bf4:	1009883a 	mov	r4,r2
  a80bf8:	e0fffd17 	ldw	r3,-12(fp)
  a80bfc:	e0bff917 	ldw	r2,-28(fp)
  a80c00:	1887c83a 	sub	r3,r3,r2
  a80c04:	e0bff617 	ldw	r2,-40(fp)
  a80c08:	1885883a 	add	r2,r3,r2
  a80c0c:	2085883a 	add	r2,r4,r2
  a80c10:	10800023 	ldbuio	r2,0(r2)
  a80c14:	1007883a 	mov	r3,r2
  a80c18:	e0bffb04 	addi	r2,fp,-20
  a80c1c:	1145883a 	add	r2,r2,r5
  a80c20:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
  a80c24:	e0bff617 	ldw	r2,-40(fp)
  a80c28:	10800044 	addi	r2,r2,1
  a80c2c:	e0bff615 	stw	r2,-40(fp)
  a80c30:	e0fff617 	ldw	r3,-40(fp)
  a80c34:	e0bff917 	ldw	r2,-28(fp)
  a80c38:	18bfeb16 	blt	r3,r2,a80be8 <alt_flash_program_block+0x74>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
  a80c3c:	e03ff615 	stw	zero,-40(fp)
  a80c40:	00000e06 	br	a80c7c <alt_flash_program_block+0x108>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
  a80c44:	e0fff917 	ldw	r3,-28(fp)
  a80c48:	e0bff617 	ldw	r2,-40(fp)
  a80c4c:	1889883a 	add	r4,r3,r2
  a80c50:	e0bff617 	ldw	r2,-40(fp)
  a80c54:	1007883a 	mov	r3,r2
  a80c58:	e0bffe17 	ldw	r2,-8(fp)
  a80c5c:	1885883a 	add	r2,r3,r2
  a80c60:	10c00003 	ldbu	r3,0(r2)
  a80c64:	e0bffb04 	addi	r2,fp,-20
  a80c68:	1105883a 	add	r2,r2,r4
  a80c6c:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
  a80c70:	e0bff617 	ldw	r2,-40(fp)
  a80c74:	10800044 	addi	r2,r2,1
  a80c78:	e0bff615 	stw	r2,-40(fp)
  a80c7c:	e0fff617 	ldw	r3,-40(fp)
  a80c80:	e0bff817 	ldw	r2,-32(fp)
  a80c84:	18bfef16 	blt	r3,r2,a80c44 <alt_flash_program_block+0xd0>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
  a80c88:	e0fffd17 	ldw	r3,-12(fp)
  a80c8c:	e0bff917 	ldw	r2,-28(fp)
  a80c90:	188bc83a 	sub	r5,r3,r2
  a80c94:	e1bffb04 	addi	r6,fp,-20
  a80c98:	e0800217 	ldw	r2,8(fp)
  a80c9c:	e13ffc17 	ldw	r4,-16(fp)
  a80ca0:	103ee83a 	callr	r2
  a80ca4:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
  a80ca8:	e0bff817 	ldw	r2,-32(fp)
  a80cac:	e0bff615 	stw	r2,-40(fp)
  a80cb0:	00000106 	br	a80cb8 <alt_flash_program_block+0x144>
  }
  else
  {
    i = 0;
  a80cb4:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  a80cb8:	e0fffd17 	ldw	r3,-12(fp)
  a80cbc:	e0bfff17 	ldw	r2,-4(fp)
  a80cc0:	1889883a 	add	r4,r3,r2
  a80cc4:	e0bffc17 	ldw	r2,-16(fp)
  a80cc8:	11402e17 	ldw	r5,184(r2)
  a80ccc:	0a803900 	call	a80390 <__modsi3>
  a80cd0:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
  a80cd4:	00001006 	br	a80d18 <alt_flash_program_block+0x1a4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
  a80cd8:	e0fffd17 	ldw	r3,-12(fp)
  a80cdc:	e0bff617 	ldw	r2,-40(fp)
  a80ce0:	188b883a 	add	r5,r3,r2
  a80ce4:	e0bff617 	ldw	r2,-40(fp)
  a80ce8:	1007883a 	mov	r3,r2
  a80cec:	e0bffe17 	ldw	r2,-8(fp)
  a80cf0:	188d883a 	add	r6,r3,r2
  a80cf4:	e0800217 	ldw	r2,8(fp)
  a80cf8:	e13ffc17 	ldw	r4,-16(fp)
  a80cfc:	103ee83a 	callr	r2
  a80d00:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
  a80d04:	e0bffc17 	ldw	r2,-16(fp)
  a80d08:	10c02e17 	ldw	r3,184(r2)
  a80d0c:	e0bff617 	ldw	r2,-40(fp)
  a80d10:	10c5883a 	add	r2,r2,r3
  a80d14:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
  a80d18:	e0bffa17 	ldw	r2,-24(fp)
  a80d1c:	1004c03a 	cmpne	r2,r2,zero
  a80d20:	1000051e 	bne	r2,zero,a80d38 <alt_flash_program_block+0x1c4>
  a80d24:	e0ffff17 	ldw	r3,-4(fp)
  a80d28:	e0bff717 	ldw	r2,-36(fp)
  a80d2c:	1887c83a 	sub	r3,r3,r2
  a80d30:	e0bff617 	ldw	r2,-40(fp)
  a80d34:	10ffe816 	blt	r2,r3,a80cd8 <alt_flash_program_block+0x164>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
  a80d38:	e0bff717 	ldw	r2,-36(fp)
  a80d3c:	1005003a 	cmpeq	r2,r2,zero
  a80d40:	10003c1e 	bne	r2,zero,a80e34 <alt_flash_program_block+0x2c0>
  a80d44:	e0bffa17 	ldw	r2,-24(fp)
  a80d48:	1004c03a 	cmpne	r2,r2,zero
  a80d4c:	1000391e 	bne	r2,zero,a80e34 <alt_flash_program_block+0x2c0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
  a80d50:	e0bffc17 	ldw	r2,-16(fp)
  a80d54:	10c02e17 	ldw	r3,184(r2)
  a80d58:	e0bff717 	ldw	r2,-36(fp)
  a80d5c:	1885c83a 	sub	r2,r3,r2
  a80d60:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
  a80d64:	e03ff515 	stw	zero,-44(fp)
  a80d68:	00000e06 	br	a80da4 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
  a80d6c:	e13ff517 	ldw	r4,-44(fp)
  a80d70:	e0bff617 	ldw	r2,-40(fp)
  a80d74:	1007883a 	mov	r3,r2
  a80d78:	e0bffe17 	ldw	r2,-8(fp)
  a80d7c:	1887883a 	add	r3,r3,r2
  a80d80:	e0bff517 	ldw	r2,-44(fp)
  a80d84:	1885883a 	add	r2,r3,r2
  a80d88:	10c00003 	ldbu	r3,0(r2)
  a80d8c:	e0bffb04 	addi	r2,fp,-20
  a80d90:	1105883a 	add	r2,r2,r4
  a80d94:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
  a80d98:	e0bff517 	ldw	r2,-44(fp)
  a80d9c:	10800044 	addi	r2,r2,1
  a80da0:	e0bff515 	stw	r2,-44(fp)
  a80da4:	e0fff517 	ldw	r3,-44(fp)
  a80da8:	e0bff717 	ldw	r2,-36(fp)
  a80dac:	18bfef16 	blt	r3,r2,a80d6c <alt_flash_program_block+0x1f8>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
  a80db0:	e03ff515 	stw	zero,-44(fp)
  a80db4:	00001406 	br	a80e08 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
  a80db8:	e0fff717 	ldw	r3,-36(fp)
  a80dbc:	e0bff517 	ldw	r2,-44(fp)
  a80dc0:	188b883a 	add	r5,r3,r2
  a80dc4:	e0bffc17 	ldw	r2,-16(fp)
  a80dc8:	10800a17 	ldw	r2,40(r2)
  a80dcc:	1009883a 	mov	r4,r2
  a80dd0:	e0fffd17 	ldw	r3,-12(fp)
  a80dd4:	e0bfff17 	ldw	r2,-4(fp)
  a80dd8:	1887883a 	add	r3,r3,r2
  a80ddc:	e0bff517 	ldw	r2,-44(fp)
  a80de0:	1885883a 	add	r2,r3,r2
  a80de4:	2085883a 	add	r2,r4,r2
  a80de8:	10800023 	ldbuio	r2,0(r2)
  a80dec:	1007883a 	mov	r3,r2
  a80df0:	e0bffb04 	addi	r2,fp,-20
  a80df4:	1145883a 	add	r2,r2,r5
  a80df8:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
  a80dfc:	e0bff517 	ldw	r2,-44(fp)
  a80e00:	10800044 	addi	r2,r2,1
  a80e04:	e0bff515 	stw	r2,-44(fp)
  a80e08:	e0fff517 	ldw	r3,-44(fp)
  a80e0c:	e0bff917 	ldw	r2,-28(fp)
  a80e10:	18bfe916 	blt	r3,r2,a80db8 <alt_flash_program_block+0x244>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
  a80e14:	e0fffd17 	ldw	r3,-12(fp)
  a80e18:	e0bff617 	ldw	r2,-40(fp)
  a80e1c:	188b883a 	add	r5,r3,r2
  a80e20:	e1bffb04 	addi	r6,fp,-20
  a80e24:	e0800217 	ldw	r2,8(fp)
  a80e28:	e13ffc17 	ldw	r4,-16(fp)
  a80e2c:	103ee83a 	callr	r2
  a80e30:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
  a80e34:	e0bffa17 	ldw	r2,-24(fp)
}
  a80e38:	e037883a 	mov	sp,fp
  a80e3c:	dfc00117 	ldw	ra,4(sp)
  a80e40:	df000017 	ldw	fp,0(sp)
  a80e44:	dec00204 	addi	sp,sp,8
  a80e48:	f800283a 	ret

00a80e4c <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
  a80e4c:	defffd04 	addi	sp,sp,-12
  a80e50:	df000215 	stw	fp,8(sp)
  a80e54:	df000204 	addi	fp,sp,8
  a80e58:	e13ffe15 	stw	r4,-8(fp)
  a80e5c:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
  a80e60:	e0bffe17 	ldw	r2,-8(fp)
  a80e64:	10800a17 	ldw	r2,40(r2)
  a80e68:	1007883a 	mov	r3,r2
  a80e6c:	e0bfff17 	ldw	r2,-4(fp)
  a80e70:	1885883a 	add	r2,r3,r2
  a80e74:	10800023 	ldbuio	r2,0(r2)
  a80e78:	10803fcc 	andi	r2,r2,255
}
  a80e7c:	e037883a 	mov	sp,fp
  a80e80:	df000017 	ldw	fp,0(sp)
  a80e84:	dec00104 	addi	sp,sp,4
  a80e88:	f800283a 	ret

00a80e8c <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
  a80e8c:	defffd04 	addi	sp,sp,-12
  a80e90:	df000215 	stw	fp,8(sp)
  a80e94:	df000204 	addi	fp,sp,8
  a80e98:	e13ffe15 	stw	r4,-8(fp)
  a80e9c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
  a80ea0:	e0bffe17 	ldw	r2,-8(fp)
  a80ea4:	10800a17 	ldw	r2,40(r2)
  a80ea8:	1007883a 	mov	r3,r2
  a80eac:	e0bfff17 	ldw	r2,-4(fp)
  a80eb0:	1085883a 	add	r2,r2,r2
  a80eb4:	1885883a 	add	r2,r3,r2
  a80eb8:	1080002b 	ldhuio	r2,0(r2)
  a80ebc:	10803fcc 	andi	r2,r2,255
}
  a80ec0:	e037883a 	mov	sp,fp
  a80ec4:	df000017 	ldw	fp,0(sp)
  a80ec8:	dec00104 	addi	sp,sp,4
  a80ecc:	f800283a 	ret

00a80ed0 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
  a80ed0:	defffd04 	addi	sp,sp,-12
  a80ed4:	df000215 	stw	fp,8(sp)
  a80ed8:	df000204 	addi	fp,sp,8
  a80edc:	e13ffe15 	stw	r4,-8(fp)
  a80ee0:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
  a80ee4:	e0bffe17 	ldw	r2,-8(fp)
  a80ee8:	10800a17 	ldw	r2,40(r2)
  a80eec:	1007883a 	mov	r3,r2
  a80ef0:	e0bfff17 	ldw	r2,-4(fp)
  a80ef4:	1085883a 	add	r2,r2,r2
  a80ef8:	1085883a 	add	r2,r2,r2
  a80efc:	1885883a 	add	r2,r3,r2
  a80f00:	10800037 	ldwio	r2,0(r2)
  a80f04:	10803fcc 	andi	r2,r2,255
}
  a80f08:	e037883a 	mov	sp,fp
  a80f0c:	df000017 	ldw	fp,0(sp)
  a80f10:	dec00104 	addi	sp,sp,4
  a80f14:	f800283a 	ret

00a80f18 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  a80f18:	defffc04 	addi	sp,sp,-16
  a80f1c:	df000315 	stw	fp,12(sp)
  a80f20:	df000304 	addi	fp,sp,12
  a80f24:	e13ffd15 	stw	r4,-12(fp)
  a80f28:	e17ffe15 	stw	r5,-8(fp)
  a80f2c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
  a80f30:	e0fffd17 	ldw	r3,-12(fp)
  a80f34:	e0bffe17 	ldw	r2,-8(fp)
  a80f38:	1885883a 	add	r2,r3,r2
  a80f3c:	e0ffff03 	ldbu	r3,-4(fp)
  a80f40:	10c00025 	stbio	r3,0(r2)
  return;
}
  a80f44:	e037883a 	mov	sp,fp
  a80f48:	df000017 	ldw	fp,0(sp)
  a80f4c:	dec00104 	addi	sp,sp,4
  a80f50:	f800283a 	ret

00a80f54 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  a80f54:	defffc04 	addi	sp,sp,-16
  a80f58:	df000315 	stw	fp,12(sp)
  a80f5c:	df000304 	addi	fp,sp,12
  a80f60:	e13ffd15 	stw	r4,-12(fp)
  a80f64:	e17ffe15 	stw	r5,-8(fp)
  a80f68:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
  a80f6c:	e0bffe17 	ldw	r2,-8(fp)
  a80f70:	1080004c 	andi	r2,r2,1
  a80f74:	10803fcc 	andi	r2,r2,255
  a80f78:	1005003a 	cmpeq	r2,r2,zero
  a80f7c:	1000081e 	bne	r2,zero,a80fa0 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  a80f80:	e0bffe17 	ldw	r2,-8(fp)
  a80f84:	1085883a 	add	r2,r2,r2
  a80f88:	1007883a 	mov	r3,r2
  a80f8c:	e0bffd17 	ldw	r2,-12(fp)
  a80f90:	1885883a 	add	r2,r3,r2
  a80f94:	e0ffff03 	ldbu	r3,-4(fp)
  a80f98:	10c00025 	stbio	r3,0(r2)
  a80f9c:	00000806 	br	a80fc0 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  a80fa0:	e0bffe17 	ldw	r2,-8(fp)
  a80fa4:	1085883a 	add	r2,r2,r2
  a80fa8:	1007883a 	mov	r3,r2
  a80fac:	e0bffd17 	ldw	r2,-12(fp)
  a80fb0:	1885883a 	add	r2,r3,r2
  a80fb4:	10800044 	addi	r2,r2,1
  a80fb8:	e0ffff03 	ldbu	r3,-4(fp)
  a80fbc:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
  a80fc0:	e037883a 	mov	sp,fp
  a80fc4:	df000017 	ldw	fp,0(sp)
  a80fc8:	dec00104 	addi	sp,sp,4
  a80fcc:	f800283a 	ret

00a80fd0 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  a80fd0:	defffc04 	addi	sp,sp,-16
  a80fd4:	df000315 	stw	fp,12(sp)
  a80fd8:	df000304 	addi	fp,sp,12
  a80fdc:	e13ffd15 	stw	r4,-12(fp)
  a80fe0:	e17ffe15 	stw	r5,-8(fp)
  a80fe4:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
  a80fe8:	e0bffe17 	ldw	r2,-8(fp)
  a80fec:	1085883a 	add	r2,r2,r2
  a80ff0:	1085883a 	add	r2,r2,r2
  a80ff4:	1007883a 	mov	r3,r2
  a80ff8:	e0bffd17 	ldw	r2,-12(fp)
  a80ffc:	1885883a 	add	r2,r3,r2
  a81000:	e0ffff03 	ldbu	r3,-4(fp)
  a81004:	10c00025 	stbio	r3,0(r2)
  return;
}
  a81008:	e037883a 	mov	sp,fp
  a8100c:	df000017 	ldw	fp,0(sp)
  a81010:	dec00104 	addi	sp,sp,4
  a81014:	f800283a 	ret

00a81018 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  a81018:	defffc04 	addi	sp,sp,-16
  a8101c:	df000315 	stw	fp,12(sp)
  a81020:	df000304 	addi	fp,sp,12
  a81024:	e13ffd15 	stw	r4,-12(fp)
  a81028:	e17ffe15 	stw	r5,-8(fp)
  a8102c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
  a81030:	e0bffe17 	ldw	r2,-8(fp)
  a81034:	1085883a 	add	r2,r2,r2
  a81038:	1007883a 	mov	r3,r2
  a8103c:	e0bffd17 	ldw	r2,-12(fp)
  a81040:	1885883a 	add	r2,r3,r2
  a81044:	e0ffff03 	ldbu	r3,-4(fp)
  a81048:	10c0002d 	sthio	r3,0(r2)
  return;
}
  a8104c:	e037883a 	mov	sp,fp
  a81050:	df000017 	ldw	fp,0(sp)
  a81054:	dec00104 	addi	sp,sp,4
  a81058:	f800283a 	ret

00a8105c <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  a8105c:	defffc04 	addi	sp,sp,-16
  a81060:	df000315 	stw	fp,12(sp)
  a81064:	df000304 	addi	fp,sp,12
  a81068:	e13ffd15 	stw	r4,-12(fp)
  a8106c:	e17ffe15 	stw	r5,-8(fp)
  a81070:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
  a81074:	e0bffe17 	ldw	r2,-8(fp)
  a81078:	1085883a 	add	r2,r2,r2
  a8107c:	1085883a 	add	r2,r2,r2
  a81080:	1007883a 	mov	r3,r2
  a81084:	e0bffd17 	ldw	r2,-12(fp)
  a81088:	1885883a 	add	r2,r3,r2
  a8108c:	e0ffff03 	ldbu	r3,-4(fp)
  a81090:	10c0002d 	sthio	r3,0(r2)
  return;
}
  a81094:	e037883a 	mov	sp,fp
  a81098:	df000017 	ldw	fp,0(sp)
  a8109c:	dec00104 	addi	sp,sp,4
  a810a0:	f800283a 	ret

00a810a4 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
  a810a4:	defffc04 	addi	sp,sp,-16
  a810a8:	df000315 	stw	fp,12(sp)
  a810ac:	df000304 	addi	fp,sp,12
  a810b0:	e13ffd15 	stw	r4,-12(fp)
  a810b4:	e17ffe15 	stw	r5,-8(fp)
  a810b8:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
  a810bc:	e0bffe17 	ldw	r2,-8(fp)
  a810c0:	1085883a 	add	r2,r2,r2
  a810c4:	1085883a 	add	r2,r2,r2
  a810c8:	1007883a 	mov	r3,r2
  a810cc:	e0bffd17 	ldw	r2,-12(fp)
  a810d0:	1885883a 	add	r2,r3,r2
  a810d4:	e0ffff03 	ldbu	r3,-4(fp)
  a810d8:	10c00035 	stwio	r3,0(r2)
  return;
}
  a810dc:	e037883a 	mov	sp,fp
  a810e0:	df000017 	ldw	fp,0(sp)
  a810e4:	dec00104 	addi	sp,sp,4
  a810e8:	f800283a 	ret

00a810ec <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
  a810ec:	defffd04 	addi	sp,sp,-12
  a810f0:	df000215 	stw	fp,8(sp)
  a810f4:	df000204 	addi	fp,sp,8
  a810f8:	e13ffe15 	stw	r4,-8(fp)
  a810fc:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
  a81100:	e0bfff17 	ldw	r2,-4(fp)
  a81104:	10c03fcc 	andi	r3,r2,255
  a81108:	e0bffe17 	ldw	r2,-8(fp)
  a8110c:	10c00025 	stbio	r3,0(r2)
  return;
}
  a81110:	e037883a 	mov	sp,fp
  a81114:	df000017 	ldw	fp,0(sp)
  a81118:	dec00104 	addi	sp,sp,4
  a8111c:	f800283a 	ret

00a81120 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
  a81120:	defffd04 	addi	sp,sp,-12
  a81124:	df000215 	stw	fp,8(sp)
  a81128:	df000204 	addi	fp,sp,8
  a8112c:	e13ffe15 	stw	r4,-8(fp)
  a81130:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
  a81134:	e0bfff17 	ldw	r2,-4(fp)
  a81138:	10ffffcc 	andi	r3,r2,65535
  a8113c:	e0bffe17 	ldw	r2,-8(fp)
  a81140:	10c0002d 	sthio	r3,0(r2)
  return;
}
  a81144:	e037883a 	mov	sp,fp
  a81148:	df000017 	ldw	fp,0(sp)
  a8114c:	dec00104 	addi	sp,sp,4
  a81150:	f800283a 	ret

00a81154 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
  a81154:	defffd04 	addi	sp,sp,-12
  a81158:	df000215 	stw	fp,8(sp)
  a8115c:	df000204 	addi	fp,sp,8
  a81160:	e13ffe15 	stw	r4,-8(fp)
  a81164:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
  a81168:	e0ffff17 	ldw	r3,-4(fp)
  a8116c:	e0bffe17 	ldw	r2,-8(fp)
  a81170:	10c00035 	stwio	r3,0(r2)
  return;
}
  a81174:	e037883a 	mov	sp,fp
  a81178:	df000017 	ldw	fp,0(sp)
  a8117c:	dec00104 	addi	sp,sp,4
  a81180:	f800283a 	ret

00a81184 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
  a81184:	defffb04 	addi	sp,sp,-20
  a81188:	df000415 	stw	fp,16(sp)
  a8118c:	df000404 	addi	fp,sp,16
  a81190:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
  a81194:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
  a81198:	e0bffd17 	ldw	r2,-12(fp)
  a8119c:	10802e17 	ldw	r2,184(r2)
  a811a0:	e0bfff15 	stw	r2,-4(fp)
  a811a4:	e0ffff17 	ldw	r3,-4(fp)
  a811a8:	188000a0 	cmpeqi	r2,r3,2
  a811ac:	1000261e 	bne	r2,zero,a81248 <alt_set_flash_width_func+0xc4>
  a811b0:	e0ffff17 	ldw	r3,-4(fp)
  a811b4:	18800120 	cmpeqi	r2,r3,4
  a811b8:	1000391e 	bne	r2,zero,a812a0 <alt_set_flash_width_func+0x11c>
  a811bc:	e0ffff17 	ldw	r3,-4(fp)
  a811c0:	18800060 	cmpeqi	r2,r3,1
  a811c4:	1000011e 	bne	r2,zero,a811cc <alt_set_flash_width_func+0x48>
  a811c8:	00003e06 	br	a812c4 <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
  a811cc:	e0fffd17 	ldw	r3,-12(fp)
  a811d0:	00802a34 	movhi	r2,168
  a811d4:	10843b04 	addi	r2,r2,4332
  a811d8:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
  a811dc:	e0bffd17 	ldw	r2,-12(fp)
  a811e0:	10802f17 	ldw	r2,188(r2)
  a811e4:	10800058 	cmpnei	r2,r2,1
  a811e8:	1000051e 	bne	r2,zero,a81200 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
  a811ec:	e0fffd17 	ldw	r3,-12(fp)
  a811f0:	00802a34 	movhi	r2,168
  a811f4:	1083c604 	addi	r2,r2,3864
  a811f8:	18803315 	stw	r2,204(r3)
  a811fc:	00003306 	br	a812cc <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
  a81200:	e0bffd17 	ldw	r2,-12(fp)
  a81204:	10802f17 	ldw	r2,188(r2)
  a81208:	10800098 	cmpnei	r2,r2,2
  a8120c:	1000051e 	bne	r2,zero,a81224 <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
  a81210:	e0fffd17 	ldw	r3,-12(fp)
  a81214:	00802a34 	movhi	r2,168
  a81218:	1083d504 	addi	r2,r2,3924
  a8121c:	18803315 	stw	r2,204(r3)
  a81220:	00002a06 	br	a812cc <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
  a81224:	e0bffd17 	ldw	r2,-12(fp)
  a81228:	10802f17 	ldw	r2,188(r2)
  a8122c:	10800118 	cmpnei	r2,r2,4
  a81230:	1000261e 	bne	r2,zero,a812cc <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
  a81234:	e0fffd17 	ldw	r3,-12(fp)
  a81238:	00802a34 	movhi	r2,168
  a8123c:	1083f404 	addi	r2,r2,4048
  a81240:	18803315 	stw	r2,204(r3)
      }
      break;
  a81244:	00002106 	br	a812cc <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
  a81248:	e0fffd17 	ldw	r3,-12(fp)
  a8124c:	00802a34 	movhi	r2,168
  a81250:	10844804 	addi	r2,r2,4384
  a81254:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
  a81258:	e0bffd17 	ldw	r2,-12(fp)
  a8125c:	10802f17 	ldw	r2,188(r2)
  a81260:	10800098 	cmpnei	r2,r2,2
  a81264:	1000051e 	bne	r2,zero,a8127c <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
  a81268:	e0fffd17 	ldw	r3,-12(fp)
  a8126c:	00802a34 	movhi	r2,168
  a81270:	10840604 	addi	r2,r2,4120
  a81274:	18803315 	stw	r2,204(r3)
  a81278:	00001406 	br	a812cc <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
  a8127c:	e0bffd17 	ldw	r2,-12(fp)
  a81280:	10802f17 	ldw	r2,188(r2)
  a81284:	10800118 	cmpnei	r2,r2,4
  a81288:	1000101e 	bne	r2,zero,a812cc <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
  a8128c:	e0fffd17 	ldw	r3,-12(fp)
  a81290:	00802a34 	movhi	r2,168
  a81294:	10841704 	addi	r2,r2,4188
  a81298:	18803315 	stw	r2,204(r3)
      }

      break;
  a8129c:	00000b06 	br	a812cc <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
  a812a0:	e0fffd17 	ldw	r3,-12(fp)
  a812a4:	00802a34 	movhi	r2,168
  a812a8:	10845504 	addi	r2,r2,4436
  a812ac:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
  a812b0:	e0fffd17 	ldw	r3,-12(fp)
  a812b4:	00802a34 	movhi	r2,168
  a812b8:	10842904 	addi	r2,r2,4260
  a812bc:	18803315 	stw	r2,204(r3)
      break;
  a812c0:	00000206 	br	a812cc <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
  a812c4:	00bffcc4 	movi	r2,-13
  a812c8:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
  a812cc:	e0bffc17 	ldw	r2,-16(fp)
  a812d0:	1004c03a 	cmpne	r2,r2,zero
  a812d4:	10001e1e 	bne	r2,zero,a81350 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
  a812d8:	e0bffd17 	ldw	r2,-12(fp)
  a812dc:	10802f17 	ldw	r2,188(r2)
  a812e0:	e0bffe15 	stw	r2,-8(fp)
  a812e4:	e0fffe17 	ldw	r3,-8(fp)
  a812e8:	188000a0 	cmpeqi	r2,r3,2
  a812ec:	10000c1e 	bne	r2,zero,a81320 <alt_set_flash_width_func+0x19c>
  a812f0:	e0fffe17 	ldw	r3,-8(fp)
  a812f4:	18800120 	cmpeqi	r2,r3,4
  a812f8:	10000e1e 	bne	r2,zero,a81334 <alt_set_flash_width_func+0x1b0>
  a812fc:	e0fffe17 	ldw	r3,-8(fp)
  a81300:	18800060 	cmpeqi	r2,r3,1
  a81304:	1000011e 	bne	r2,zero,a8130c <alt_set_flash_width_func+0x188>
  a81308:	00000f06 	br	a81348 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
  a8130c:	e0fffd17 	ldw	r3,-12(fp)
  a81310:	00802a34 	movhi	r2,168
  a81314:	10839304 	addi	r2,r2,3660
  a81318:	18803415 	stw	r2,208(r3)
        break;
  a8131c:	00000c06 	br	a81350 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
  a81320:	e0fffd17 	ldw	r3,-12(fp)
  a81324:	00802a34 	movhi	r2,168
  a81328:	1083a304 	addi	r2,r2,3724
  a8132c:	18803415 	stw	r2,208(r3)
        break;
  a81330:	00000706 	br	a81350 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
  a81334:	e0fffd17 	ldw	r3,-12(fp)
  a81338:	00802a34 	movhi	r2,168
  a8133c:	1083b404 	addi	r2,r2,3792
  a81340:	18803415 	stw	r2,208(r3)
        break;
  a81344:	00000206 	br	a81350 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
  a81348:	00bffcc4 	movi	r2,-13
  a8134c:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
  a81350:	e0bffc17 	ldw	r2,-16(fp)
}
  a81354:	e037883a 	mov	sp,fp
  a81358:	df000017 	ldw	fp,0(sp)
  a8135c:	dec00104 	addi	sp,sp,4
  a81360:	f800283a 	ret

00a81364 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
  a81364:	defffc04 	addi	sp,sp,-16
  a81368:	df000315 	stw	fp,12(sp)
  a8136c:	df000304 	addi	fp,sp,12
  a81370:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
  a81374:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
  a81378:	e0bffe17 	ldw	r2,-8(fp)
  a8137c:	10802d17 	ldw	r2,180(r2)
  a81380:	e0bfff15 	stw	r2,-4(fp)
  a81384:	e0ffff17 	ldw	r3,-4(fp)
  a81388:	188000a0 	cmpeqi	r2,r3,2
  a8138c:	1000071e 	bne	r2,zero,a813ac <alt_set_flash_algorithm_func+0x48>
  a81390:	e0ffff17 	ldw	r3,-4(fp)
  a81394:	188000e0 	cmpeqi	r2,r3,3
  a81398:	10000d1e 	bne	r2,zero,a813d0 <alt_set_flash_algorithm_func+0x6c>
  a8139c:	e0ffff17 	ldw	r3,-4(fp)
  a813a0:	18800060 	cmpeqi	r2,r3,1
  a813a4:	10000a1e 	bne	r2,zero,a813d0 <alt_set_flash_algorithm_func+0x6c>
  a813a8:	00001206 	br	a813f4 <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
  a813ac:	e0fffe17 	ldw	r3,-8(fp)
  a813b0:	00802a34 	movhi	r2,168
  a813b4:	1098fe04 	addi	r2,r2,25592
  a813b8:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
  a813bc:	e0fffe17 	ldw	r3,-8(fp)
  a813c0:	00802a34 	movhi	r2,168
  a813c4:	1098e404 	addi	r2,r2,25488
  a813c8:	18800915 	stw	r2,36(r3)
      break;
  a813cc:	00000b06 	br	a813fc <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
  a813d0:	e0fffe17 	ldw	r3,-8(fp)
  a813d4:	00802a34 	movhi	r2,168
  a813d8:	109a1d04 	addi	r2,r2,26740
  a813dc:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
  a813e0:	e0fffe17 	ldw	r3,-8(fp)
  a813e4:	00802a34 	movhi	r2,168
  a813e8:	1099fc04 	addi	r2,r2,26608
  a813ec:	18800915 	stw	r2,36(r3)
      break;
  a813f0:	00000206 	br	a813fc <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
  a813f4:	00bffec4 	movi	r2,-5
  a813f8:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
  a813fc:	e0bffd17 	ldw	r2,-12(fp)
}
  a81400:	e037883a 	mov	sp,fp
  a81404:	df000017 	ldw	fp,0(sp)
  a81408:	dec00104 	addi	sp,sp,4
  a8140c:	f800283a 	ret

00a81410 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
  a81410:	defffb04 	addi	sp,sp,-20
  a81414:	dfc00415 	stw	ra,16(sp)
  a81418:	df000315 	stw	fp,12(sp)
  a8141c:	df000304 	addi	fp,sp,12
  a81420:	e13ffe15 	stw	r4,-8(fp)
  a81424:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
  a81428:	e0bffe17 	ldw	r2,-8(fp)
  a8142c:	10803417 	ldw	r2,208(r2)
  a81430:	e13ffe17 	ldw	r4,-8(fp)
  a81434:	e17fff17 	ldw	r5,-4(fp)
  a81438:	103ee83a 	callr	r2
  a8143c:	10803fcc 	andi	r2,r2,255
  a81440:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
  a81444:	e0bffe17 	ldw	r2,-8(fp)
  a81448:	10c03417 	ldw	r3,208(r2)
  a8144c:	e0bfff17 	ldw	r2,-4(fp)
  a81450:	11400044 	addi	r5,r2,1
  a81454:	e13ffe17 	ldw	r4,-8(fp)
  a81458:	183ee83a 	callr	r3
  a8145c:	10803fcc 	andi	r2,r2,255
  a81460:	1004923a 	slli	r2,r2,8
  a81464:	1007883a 	mov	r3,r2
  a81468:	e0bffd0b 	ldhu	r2,-12(fp)
  a8146c:	1884b03a 	or	r2,r3,r2
  a81470:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
  a81474:	e0bffd0b 	ldhu	r2,-12(fp)
}
  a81478:	e037883a 	mov	sp,fp
  a8147c:	dfc00117 	ldw	ra,4(sp)
  a81480:	df000017 	ldw	fp,0(sp)
  a81484:	dec00204 	addi	sp,sp,8
  a81488:	f800283a 	ret

00a8148c <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
  a8148c:	defff204 	addi	sp,sp,-56
  a81490:	dfc00d15 	stw	ra,52(sp)
  a81494:	df000c15 	stw	fp,48(sp)
  a81498:	dc000b15 	stw	r16,44(sp)
  a8149c:	df000b04 	addi	fp,sp,44
  a814a0:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
  a814a4:	e03ffb15 	stw	zero,-20(fp)
  int   size = 0;
  a814a8:	e03ffa15 	stw	zero,-24(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
  a814ac:	e03ff615 	stw	zero,-40(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
  a814b0:	e13fff17 	ldw	r4,-4(fp)
  a814b4:	0a821b80 	call	a821b8 <alt_check_primary_table>
  a814b8:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
  a814bc:	e0bffb17 	ldw	r2,-20(fp)
  a814c0:	1004c03a 	cmpne	r2,r2,zero
  a814c4:	10014a1e 	bne	r2,zero,a819f0 <alt_read_cfi_table+0x564>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
  a814c8:	e0bfff17 	ldw	r2,-4(fp)
  a814cc:	10803417 	ldw	r2,208(r2)
  a814d0:	e13fff17 	ldw	r4,-4(fp)
  a814d4:	014004c4 	movi	r5,19
  a814d8:	103ee83a 	callr	r2
  a814dc:	10c03fcc 	andi	r3,r2,255
  a814e0:	e0bfff17 	ldw	r2,-4(fp)
  a814e4:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
  a814e8:	e0bfff17 	ldw	r2,-4(fp)
  a814ec:	10803417 	ldw	r2,208(r2)
  a814f0:	e13fff17 	ldw	r4,-4(fp)
  a814f4:	014007c4 	movi	r5,31
  a814f8:	103ee83a 	callr	r2
  a814fc:	10803fcc 	andi	r2,r2,255
  a81500:	e0bff815 	stw	r2,-32(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
  a81504:	e0bfff17 	ldw	r2,-4(fp)
  a81508:	10803417 	ldw	r2,208(r2)
  a8150c:	e13fff17 	ldw	r4,-4(fp)
  a81510:	014008c4 	movi	r5,35
  a81514:	103ee83a 	callr	r2
  a81518:	10803fcc 	andi	r2,r2,255
  a8151c:	e0bff715 	stw	r2,-36(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  a81520:	e0bff817 	ldw	r2,-32(fp)
  a81524:	1005003a 	cmpeq	r2,r2,zero
  a81528:	1000031e 	bne	r2,zero,a81538 <alt_read_cfi_table+0xac>
  a8152c:	e0bff717 	ldw	r2,-36(fp)
  a81530:	1004c03a 	cmpne	r2,r2,zero
  a81534:	1000041e 	bne	r2,zero,a81548 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
  a81538:	e0ffff17 	ldw	r3,-4(fp)
  a8153c:	0080fa04 	movi	r2,1000
  a81540:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  a81544:	00000706 	br	a81564 <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
  a81548:	00c00044 	movi	r3,1
  a8154c:	e0bff817 	ldw	r2,-32(fp)
  a81550:	1886983a 	sll	r3,r3,r2
  a81554:	e0bff717 	ldw	r2,-36(fp)
  a81558:	1886983a 	sll	r3,r3,r2
  a8155c:	e0bfff17 	ldw	r2,-4(fp)
  a81560:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
  a81564:	e0bfff17 	ldw	r2,-4(fp)
  a81568:	10803417 	ldw	r2,208(r2)
  a8156c:	e13fff17 	ldw	r4,-4(fp)
  a81570:	01400844 	movi	r5,33
  a81574:	103ee83a 	callr	r2
  a81578:	10803fcc 	andi	r2,r2,255
  a8157c:	e0bff815 	stw	r2,-32(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
  a81580:	e0bfff17 	ldw	r2,-4(fp)
  a81584:	10803417 	ldw	r2,208(r2)
  a81588:	e13fff17 	ldw	r4,-4(fp)
  a8158c:	01400944 	movi	r5,37
  a81590:	103ee83a 	callr	r2
  a81594:	10803fcc 	andi	r2,r2,255
  a81598:	e0bff715 	stw	r2,-36(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  a8159c:	e0bff817 	ldw	r2,-32(fp)
  a815a0:	1005003a 	cmpeq	r2,r2,zero
  a815a4:	1000031e 	bne	r2,zero,a815b4 <alt_read_cfi_table+0x128>
  a815a8:	e0bff717 	ldw	r2,-36(fp)
  a815ac:	1004c03a 	cmpne	r2,r2,zero
  a815b0:	1000051e 	bne	r2,zero,a815c8 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
  a815b4:	e0ffff17 	ldw	r3,-4(fp)
  a815b8:	00804c74 	movhi	r2,305
  a815bc:	108b4004 	addi	r2,r2,11520
  a815c0:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  a815c4:	00000806 	br	a815e8 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
  a815c8:	00c00044 	movi	r3,1
  a815cc:	e0bff817 	ldw	r2,-32(fp)
  a815d0:	1886983a 	sll	r3,r3,r2
  a815d4:	e0bff717 	ldw	r2,-36(fp)
  a815d8:	1884983a 	sll	r2,r3,r2
  a815dc:	10c0fa24 	muli	r3,r2,1000
  a815e0:	e0bfff17 	ldw	r2,-4(fp)
  a815e4:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
  a815e8:	e0bfff17 	ldw	r2,-4(fp)
  a815ec:	10803417 	ldw	r2,208(r2)
  a815f0:	e13fff17 	ldw	r4,-4(fp)
  a815f4:	014009c4 	movi	r5,39
  a815f8:	103ee83a 	callr	r2
  a815fc:	10c03fcc 	andi	r3,r2,255
  a81600:	00800044 	movi	r2,1
  a81604:	10c4983a 	sll	r2,r2,r3
  a81608:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
  a8160c:	e0bfff17 	ldw	r2,-4(fp)
  a81610:	10803417 	ldw	r2,208(r2)
  a81614:	e13fff17 	ldw	r4,-4(fp)
  a81618:	01400b04 	movi	r5,44
  a8161c:	103ee83a 	callr	r2
  a81620:	10c03fcc 	andi	r3,r2,255
  a81624:	e0bfff17 	ldw	r2,-4(fp)
  a81628:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  a8162c:	e0bfff17 	ldw	r2,-4(fp)
  a81630:	10800c17 	ldw	r2,48(r2)
  a81634:	10800250 	cmplti	r2,r2,9
  a81638:	1000031e 	bne	r2,zero,a81648 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
  a8163c:	00bffd04 	movi	r2,-12
  a81640:	e0bffb15 	stw	r2,-20(fp)
  a81644:	00005e06 	br	a817c0 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
  a81648:	e03ffe15 	stw	zero,-8(fp)
  a8164c:	00005306 	br	a8179c <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
  a81650:	e43ffe17 	ldw	r16,-8(fp)
  a81654:	e0bffe17 	ldw	r2,-8(fp)
  a81658:	1085883a 	add	r2,r2,r2
  a8165c:	1085883a 	add	r2,r2,r2
  a81660:	11400b44 	addi	r5,r2,45
  a81664:	e13fff17 	ldw	r4,-4(fp)
  a81668:	0a814100 	call	a81410 <alt_read_16bit_query_entry>
  a8166c:	113fffcc 	andi	r4,r2,65535
  a81670:	e0ffff17 	ldw	r3,-4(fp)
  a81674:	8004913a 	slli	r2,r16,4
  a81678:	10c5883a 	add	r2,r2,r3
  a8167c:	10800f04 	addi	r2,r2,60
  a81680:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
  a81684:	e17ffe17 	ldw	r5,-8(fp)
  a81688:	e0bffe17 	ldw	r2,-8(fp)
  a8168c:	e0ffff17 	ldw	r3,-4(fp)
  a81690:	1004913a 	slli	r2,r2,4
  a81694:	10c5883a 	add	r2,r2,r3
  a81698:	10800f04 	addi	r2,r2,60
  a8169c:	10800017 	ldw	r2,0(r2)
  a816a0:	11000044 	addi	r4,r2,1
  a816a4:	e0ffff17 	ldw	r3,-4(fp)
  a816a8:	2804913a 	slli	r2,r5,4
  a816ac:	10c5883a 	add	r2,r2,r3
  a816b0:	10800f04 	addi	r2,r2,60
  a816b4:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
  a816b8:	e43ffe17 	ldw	r16,-8(fp)
  a816bc:	e0bffe17 	ldw	r2,-8(fp)
  a816c0:	1085883a 	add	r2,r2,r2
  a816c4:	1085883a 	add	r2,r2,r2
  a816c8:	11400bc4 	addi	r5,r2,47
  a816cc:	e13fff17 	ldw	r4,-4(fp)
  a816d0:	0a814100 	call	a81410 <alt_read_16bit_query_entry>
  a816d4:	113fffcc 	andi	r4,r2,65535
  a816d8:	e0ffff17 	ldw	r3,-4(fp)
  a816dc:	8004913a 	slli	r2,r16,4
  a816e0:	10c5883a 	add	r2,r2,r3
  a816e4:	10801004 	addi	r2,r2,64
  a816e8:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
  a816ec:	e17ffe17 	ldw	r5,-8(fp)
  a816f0:	e0bffe17 	ldw	r2,-8(fp)
  a816f4:	e0ffff17 	ldw	r3,-4(fp)
  a816f8:	1004913a 	slli	r2,r2,4
  a816fc:	10c5883a 	add	r2,r2,r3
  a81700:	10801004 	addi	r2,r2,64
  a81704:	10800017 	ldw	r2,0(r2)
  a81708:	1008923a 	slli	r4,r2,8
  a8170c:	e0ffff17 	ldw	r3,-4(fp)
  a81710:	2804913a 	slli	r2,r5,4
  a81714:	10c5883a 	add	r2,r2,r3
  a81718:	10801004 	addi	r2,r2,64
  a8171c:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
  a81720:	e17ffe17 	ldw	r5,-8(fp)
  a81724:	e0bffe17 	ldw	r2,-8(fp)
  a81728:	e0ffff17 	ldw	r3,-4(fp)
  a8172c:	1004913a 	slli	r2,r2,4
  a81730:	10c5883a 	add	r2,r2,r3
  a81734:	10800f04 	addi	r2,r2,60
  a81738:	11000017 	ldw	r4,0(r2)
  a8173c:	e0bffe17 	ldw	r2,-8(fp)
  a81740:	e0ffff17 	ldw	r3,-4(fp)
  a81744:	1004913a 	slli	r2,r2,4
  a81748:	10c5883a 	add	r2,r2,r3
  a8174c:	10801004 	addi	r2,r2,64
  a81750:	10800017 	ldw	r2,0(r2)
  a81754:	2089383a 	mul	r4,r4,r2
  a81758:	e0ffff17 	ldw	r3,-4(fp)
  a8175c:	2804913a 	slli	r2,r5,4
  a81760:	10c5883a 	add	r2,r2,r3
  a81764:	10800e04 	addi	r2,r2,56
  a81768:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
  a8176c:	e0bffe17 	ldw	r2,-8(fp)
  a81770:	e0ffff17 	ldw	r3,-4(fp)
  a81774:	1004913a 	slli	r2,r2,4
  a81778:	10c5883a 	add	r2,r2,r3
  a8177c:	10800e04 	addi	r2,r2,56
  a81780:	10c00017 	ldw	r3,0(r2)
  a81784:	e0bffa17 	ldw	r2,-24(fp)
  a81788:	10c5883a 	add	r2,r2,r3
  a8178c:	e0bffa15 	stw	r2,-24(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
  a81790:	e0bffe17 	ldw	r2,-8(fp)
  a81794:	10800044 	addi	r2,r2,1
  a81798:	e0bffe15 	stw	r2,-8(fp)
  a8179c:	e0bfff17 	ldw	r2,-4(fp)
  a817a0:	10c00c17 	ldw	r3,48(r2)
  a817a4:	e0bffe17 	ldw	r2,-8(fp)
  a817a8:	10ffa916 	blt	r2,r3,a81650 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
  a817ac:	e0fffa17 	ldw	r3,-24(fp)
  a817b0:	e0bffc17 	ldw	r2,-16(fp)
  a817b4:	18800226 	beq	r3,r2,a817c0 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
  a817b8:	00bffb44 	movi	r2,-19
  a817bc:	e0bffb15 	stw	r2,-20(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
  a817c0:	e0bfff17 	ldw	r2,-4(fp)
  a817c4:	10c03417 	ldw	r3,208(r2)
  a817c8:	e0bfff17 	ldw	r2,-4(fp)
  a817cc:	10803217 	ldw	r2,200(r2)
  a817d0:	114003c4 	addi	r5,r2,15
  a817d4:	e13fff17 	ldw	r4,-4(fp)
  a817d8:	183ee83a 	callr	r3
  a817dc:	e0bff505 	stb	r2,-44(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
  a817e0:	e0bfff17 	ldw	r2,-4(fp)
  a817e4:	10802d17 	ldw	r2,180(r2)
  a817e8:	10800098 	cmpnei	r2,r2,2
  a817ec:	1000601e 	bne	r2,zero,a81970 <alt_read_cfi_table+0x4e4>
  a817f0:	e0bff503 	ldbu	r2,-44(fp)
  a817f4:	108000d8 	cmpnei	r2,r2,3
  a817f8:	10005d1e 	bne	r2,zero,a81970 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
  a817fc:	e0bfff17 	ldw	r2,-4(fp)
  a81800:	10800c17 	ldw	r2,48(r2)
  a81804:	10bfffc4 	addi	r2,r2,-1
  a81808:	e0bffe15 	stw	r2,-8(fp)
  a8180c:	e03ffd15 	stw	zero,-12(fp)
          j<=i;i--,j++)
  a81810:	00005406 	br	a81964 <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
  a81814:	e0bffe17 	ldw	r2,-8(fp)
  a81818:	e0ffff17 	ldw	r3,-4(fp)
  a8181c:	1004913a 	slli	r2,r2,4
  a81820:	10c5883a 	add	r2,r2,r3
  a81824:	10800e04 	addi	r2,r2,56
  a81828:	10800017 	ldw	r2,0(r2)
  a8182c:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].region_size =  
  a81830:	e17ffe17 	ldw	r5,-8(fp)
  a81834:	e0bffd17 	ldw	r2,-12(fp)
  a81838:	e0ffff17 	ldw	r3,-4(fp)
  a8183c:	1004913a 	slli	r2,r2,4
  a81840:	10c5883a 	add	r2,r2,r3
  a81844:	10800e04 	addi	r2,r2,56
  a81848:	11000017 	ldw	r4,0(r2)
  a8184c:	e0ffff17 	ldw	r3,-4(fp)
  a81850:	2804913a 	slli	r2,r5,4
  a81854:	10c5883a 	add	r2,r2,r3
  a81858:	10800e04 	addi	r2,r2,56
  a8185c:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
  a81860:	e0bffd17 	ldw	r2,-12(fp)
  a81864:	e0ffff17 	ldw	r3,-4(fp)
  a81868:	1004913a 	slli	r2,r2,4
  a8186c:	10c5883a 	add	r2,r2,r3
  a81870:	10c00e04 	addi	r3,r2,56
  a81874:	e0bff917 	ldw	r2,-28(fp)
  a81878:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
  a8187c:	e0bffe17 	ldw	r2,-8(fp)
  a81880:	e0ffff17 	ldw	r3,-4(fp)
  a81884:	1004913a 	slli	r2,r2,4
  a81888:	10c5883a 	add	r2,r2,r3
  a8188c:	10801004 	addi	r2,r2,64
  a81890:	10800017 	ldw	r2,0(r2)
  a81894:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].block_size =  
  a81898:	e17ffe17 	ldw	r5,-8(fp)
  a8189c:	e0bffd17 	ldw	r2,-12(fp)
  a818a0:	e0ffff17 	ldw	r3,-4(fp)
  a818a4:	1004913a 	slli	r2,r2,4
  a818a8:	10c5883a 	add	r2,r2,r3
  a818ac:	10801004 	addi	r2,r2,64
  a818b0:	11000017 	ldw	r4,0(r2)
  a818b4:	e0ffff17 	ldw	r3,-4(fp)
  a818b8:	2804913a 	slli	r2,r5,4
  a818bc:	10c5883a 	add	r2,r2,r3
  a818c0:	10801004 	addi	r2,r2,64
  a818c4:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
  a818c8:	e0bffd17 	ldw	r2,-12(fp)
  a818cc:	e0ffff17 	ldw	r3,-4(fp)
  a818d0:	1004913a 	slli	r2,r2,4
  a818d4:	10c5883a 	add	r2,r2,r3
  a818d8:	10c01004 	addi	r3,r2,64
  a818dc:	e0bff917 	ldw	r2,-28(fp)
  a818e0:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
  a818e4:	e0bffe17 	ldw	r2,-8(fp)
  a818e8:	e0ffff17 	ldw	r3,-4(fp)
  a818ec:	1004913a 	slli	r2,r2,4
  a818f0:	10c5883a 	add	r2,r2,r3
  a818f4:	10800f04 	addi	r2,r2,60
  a818f8:	10800017 	ldw	r2,0(r2)
  a818fc:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].number_of_blocks =  
  a81900:	e17ffe17 	ldw	r5,-8(fp)
  a81904:	e0bffd17 	ldw	r2,-12(fp)
  a81908:	e0ffff17 	ldw	r3,-4(fp)
  a8190c:	1004913a 	slli	r2,r2,4
  a81910:	10c5883a 	add	r2,r2,r3
  a81914:	10800f04 	addi	r2,r2,60
  a81918:	11000017 	ldw	r4,0(r2)
  a8191c:	e0ffff17 	ldw	r3,-4(fp)
  a81920:	2804913a 	slli	r2,r5,4
  a81924:	10c5883a 	add	r2,r2,r3
  a81928:	10800f04 	addi	r2,r2,60
  a8192c:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
  a81930:	e0bffd17 	ldw	r2,-12(fp)
  a81934:	e0ffff17 	ldw	r3,-4(fp)
  a81938:	1004913a 	slli	r2,r2,4
  a8193c:	10c5883a 	add	r2,r2,r3
  a81940:	10c00f04 	addi	r3,r2,60
  a81944:	e0bff917 	ldw	r2,-28(fp)
  a81948:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
  a8194c:	e0bffe17 	ldw	r2,-8(fp)
  a81950:	10bfffc4 	addi	r2,r2,-1
  a81954:	e0bffe15 	stw	r2,-8(fp)
  a81958:	e0bffd17 	ldw	r2,-12(fp)
  a8195c:	10800044 	addi	r2,r2,1
  a81960:	e0bffd15 	stw	r2,-12(fp)
  a81964:	e0fffd17 	ldw	r3,-12(fp)
  a81968:	e0bffe17 	ldw	r2,-8(fp)
  a8196c:	10ffa90e 	bge	r2,r3,a81814 <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
  a81970:	e03ffe15 	stw	zero,-8(fp)
  a81974:	00001306 	br	a819c4 <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
  a81978:	e0bffe17 	ldw	r2,-8(fp)
  a8197c:	e0ffff17 	ldw	r3,-4(fp)
  a81980:	1004913a 	slli	r2,r2,4
  a81984:	10c5883a 	add	r2,r2,r3
  a81988:	10c00d04 	addi	r3,r2,52
  a8198c:	e0bff617 	ldw	r2,-40(fp)
  a81990:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
  a81994:	e0bffe17 	ldw	r2,-8(fp)
  a81998:	e0ffff17 	ldw	r3,-4(fp)
  a8199c:	1004913a 	slli	r2,r2,4
  a819a0:	10c5883a 	add	r2,r2,r3
  a819a4:	10800e04 	addi	r2,r2,56
  a819a8:	10c00017 	ldw	r3,0(r2)
  a819ac:	e0bff617 	ldw	r2,-40(fp)
  a819b0:	10c5883a 	add	r2,r2,r3
  a819b4:	e0bff615 	stw	r2,-40(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
  a819b8:	e0bffe17 	ldw	r2,-8(fp)
  a819bc:	10800044 	addi	r2,r2,1
  a819c0:	e0bffe15 	stw	r2,-8(fp)
  a819c4:	e0bfff17 	ldw	r2,-4(fp)
  a819c8:	10c00c17 	ldw	r3,48(r2)
  a819cc:	e0bffe17 	ldw	r2,-8(fp)
  a819d0:	10ffe916 	blt	r2,r3,a81978 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }
    
    (*flash->write_command)(flash->dev.base_addr, 
  a819d4:	e0bfff17 	ldw	r2,-4(fp)
  a819d8:	10c03317 	ldw	r3,204(r2)
  a819dc:	e0bfff17 	ldw	r2,-4(fp)
  a819e0:	11000a17 	ldw	r4,40(r2)
  a819e4:	01401544 	movi	r5,85
  a819e8:	01803fc4 	movi	r6,255
  a819ec:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_MODE);
  }  

  return ret_code;
  a819f0:	e0bffb17 	ldw	r2,-20(fp)
}
  a819f4:	e037883a 	mov	sp,fp
  a819f8:	dfc00217 	ldw	ra,8(sp)
  a819fc:	df000117 	ldw	fp,4(sp)
  a81a00:	dc000017 	ldw	r16,0(sp)
  a81a04:	dec00304 	addi	sp,sp,12
  a81a08:	f800283a 	ret

00a81a0c <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
  a81a0c:	defff704 	addi	sp,sp,-36
  a81a10:	dfc00815 	stw	ra,32(sp)
  a81a14:	df000715 	stw	fp,28(sp)
  a81a18:	df000704 	addi	fp,sp,28
  a81a1c:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
  a81a20:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  a81a24:	e0bfff17 	ldw	r2,-4(fp)
  a81a28:	11000a17 	ldw	r4,40(r2)
  a81a2c:	01401544 	movi	r5,85
  a81a30:	01802604 	movi	r6,152
  a81a34:	0a80f180 	call	a80f18 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
  a81a38:	e03ffb15 	stw	zero,-20(fp)
  a81a3c:	00000f06 	br	a81a7c <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  a81a40:	e13ffb17 	ldw	r4,-20(fp)
  a81a44:	e0bfff17 	ldw	r2,-4(fp)
  a81a48:	10800a17 	ldw	r2,40(r2)
  a81a4c:	1007883a 	mov	r3,r2
  a81a50:	e0bffb17 	ldw	r2,-20(fp)
  a81a54:	1885883a 	add	r2,r3,r2
  a81a58:	10800404 	addi	r2,r2,16
  a81a5c:	10800023 	ldbuio	r2,0(r2)
  a81a60:	1007883a 	mov	r3,r2
  a81a64:	e0bffc04 	addi	r2,fp,-16
  a81a68:	1105883a 	add	r2,r2,r4
  a81a6c:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
  a81a70:	e0bffb17 	ldw	r2,-20(fp)
  a81a74:	10800044 	addi	r2,r2,1
  a81a78:	e0bffb15 	stw	r2,-20(fp)
  a81a7c:	e0bffb17 	ldw	r2,-20(fp)
  a81a80:	108000d0 	cmplti	r2,r2,3
  a81a84:	103fee1e 	bne	r2,zero,a81a40 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
  a81a88:	e0bffc03 	ldbu	r2,-16(fp)
  a81a8c:	10803fcc 	andi	r2,r2,255
  a81a90:	10801458 	cmpnei	r2,r2,81
  a81a94:	10001d1e 	bne	r2,zero,a81b0c <alt_read_cfi_width+0x100>
  a81a98:	e0bffc43 	ldbu	r2,-15(fp)
  a81a9c:	10803fcc 	andi	r2,r2,255
  a81aa0:	10801498 	cmpnei	r2,r2,82
  a81aa4:	1000191e 	bne	r2,zero,a81b0c <alt_read_cfi_width+0x100>
  a81aa8:	e0bffc83 	ldbu	r2,-14(fp)
  a81aac:	10803fcc 	andi	r2,r2,255
  a81ab0:	10801658 	cmpnei	r2,r2,89
  a81ab4:	1000151e 	bne	r2,zero,a81b0c <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
  a81ab8:	e0ffff17 	ldw	r3,-4(fp)
  a81abc:	00800044 	movi	r2,1
  a81ac0:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
  a81ac4:	e0ffff17 	ldw	r3,-4(fp)
  a81ac8:	00800044 	movi	r2,1
  a81acc:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
  a81ad0:	e0bfff17 	ldw	r2,-4(fp)
  a81ad4:	10800a17 	ldw	r2,40(r2)
  a81ad8:	10800a04 	addi	r2,r2,40
  a81adc:	1080002b 	ldhuio	r2,0(r2)
  a81ae0:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
  a81ae4:	e0bffa0b 	ldhu	r2,-24(fp)
  a81ae8:	10800044 	addi	r2,r2,1
  a81aec:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
  a81af0:	e0bffa0b 	ldhu	r2,-24(fp)
  a81af4:	1080004c 	andi	r2,r2,1
  a81af8:	1004c03a 	cmpne	r2,r2,zero
  a81afc:	1001a81e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
  a81b00:	00bffb44 	movi	r2,-19
  a81b04:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
  a81b08:	0001a506 	br	a821a0 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  a81b0c:	e0bfff17 	ldw	r2,-4(fp)
  a81b10:	11000a17 	ldw	r4,40(r2)
  a81b14:	01401544 	movi	r5,85
  a81b18:	01802604 	movi	r6,152
  a81b1c:	0a80f540 	call	a80f54 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
  a81b20:	e03ffb15 	stw	zero,-20(fp)
  a81b24:	00000f06 	br	a81b64 <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
  a81b28:	e13ffb17 	ldw	r4,-20(fp)
  a81b2c:	e0bfff17 	ldw	r2,-4(fp)
  a81b30:	10800a17 	ldw	r2,40(r2)
  a81b34:	1007883a 	mov	r3,r2
  a81b38:	e0bffb17 	ldw	r2,-20(fp)
  a81b3c:	1885883a 	add	r2,r3,r2
  a81b40:	10800804 	addi	r2,r2,32
  a81b44:	10800023 	ldbuio	r2,0(r2)
  a81b48:	1007883a 	mov	r3,r2
  a81b4c:	e0bffc04 	addi	r2,fp,-16
  a81b50:	1105883a 	add	r2,r2,r4
  a81b54:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
  a81b58:	e0bffb17 	ldw	r2,-20(fp)
  a81b5c:	10800044 	addi	r2,r2,1
  a81b60:	e0bffb15 	stw	r2,-20(fp)
  a81b64:	e0bffb17 	ldw	r2,-20(fp)
  a81b68:	10800190 	cmplti	r2,r2,6
  a81b6c:	103fee1e 	bne	r2,zero,a81b28 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
  a81b70:	e0bffc03 	ldbu	r2,-16(fp)
  a81b74:	10803fcc 	andi	r2,r2,255
  a81b78:	10801458 	cmpnei	r2,r2,81
  a81b7c:	1000291e 	bne	r2,zero,a81c24 <alt_read_cfi_width+0x218>
  a81b80:	e0bffc43 	ldbu	r2,-15(fp)
  a81b84:	10803fcc 	andi	r2,r2,255
  a81b88:	10801458 	cmpnei	r2,r2,81
  a81b8c:	1000251e 	bne	r2,zero,a81c24 <alt_read_cfi_width+0x218>
  a81b90:	e0bffc83 	ldbu	r2,-14(fp)
  a81b94:	10803fcc 	andi	r2,r2,255
  a81b98:	10801498 	cmpnei	r2,r2,82
  a81b9c:	1000211e 	bne	r2,zero,a81c24 <alt_read_cfi_width+0x218>
  a81ba0:	e0bffcc3 	ldbu	r2,-13(fp)
  a81ba4:	10803fcc 	andi	r2,r2,255
  a81ba8:	10801498 	cmpnei	r2,r2,82
  a81bac:	10001d1e 	bne	r2,zero,a81c24 <alt_read_cfi_width+0x218>
  a81bb0:	e0bffd03 	ldbu	r2,-12(fp)
  a81bb4:	10803fcc 	andi	r2,r2,255
  a81bb8:	10801658 	cmpnei	r2,r2,89
  a81bbc:	1000191e 	bne	r2,zero,a81c24 <alt_read_cfi_width+0x218>
  a81bc0:	e0bffd43 	ldbu	r2,-11(fp)
  a81bc4:	10803fcc 	andi	r2,r2,255
  a81bc8:	10801658 	cmpnei	r2,r2,89
  a81bcc:	1000151e 	bne	r2,zero,a81c24 <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
  a81bd0:	e0ffff17 	ldw	r3,-4(fp)
  a81bd4:	00800044 	movi	r2,1
  a81bd8:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
  a81bdc:	e0ffff17 	ldw	r3,-4(fp)
  a81be0:	00800084 	movi	r2,2
  a81be4:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
  a81be8:	e0bfff17 	ldw	r2,-4(fp)
  a81bec:	10800a17 	ldw	r2,40(r2)
  a81bf0:	10801404 	addi	r2,r2,80
  a81bf4:	1080002b 	ldhuio	r2,0(r2)
  a81bf8:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
  a81bfc:	e0bffa0b 	ldhu	r2,-24(fp)
  a81c00:	10800044 	addi	r2,r2,1
  a81c04:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
  a81c08:	e0bffa0b 	ldhu	r2,-24(fp)
  a81c0c:	1080004c 	andi	r2,r2,1
  a81c10:	1004c03a 	cmpne	r2,r2,zero
  a81c14:	1001621e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
  a81c18:	00bffb44 	movi	r2,-19
  a81c1c:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
  a81c20:	00015f06 	br	a821a0 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  a81c24:	e0bfff17 	ldw	r2,-4(fp)
  a81c28:	11000a17 	ldw	r4,40(r2)
  a81c2c:	01401544 	movi	r5,85
  a81c30:	01802604 	movi	r6,152
  a81c34:	0a810180 	call	a81018 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
  a81c38:	e03ffb15 	stw	zero,-20(fp)
  a81c3c:	00000f06 	br	a81c7c <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
  a81c40:	e13ffb17 	ldw	r4,-20(fp)
  a81c44:	e0bfff17 	ldw	r2,-4(fp)
  a81c48:	10800a17 	ldw	r2,40(r2)
  a81c4c:	1007883a 	mov	r3,r2
  a81c50:	e0bffb17 	ldw	r2,-20(fp)
  a81c54:	1885883a 	add	r2,r3,r2
  a81c58:	10800804 	addi	r2,r2,32
  a81c5c:	10800023 	ldbuio	r2,0(r2)
  a81c60:	1007883a 	mov	r3,r2
  a81c64:	e0bffc04 	addi	r2,fp,-16
  a81c68:	1105883a 	add	r2,r2,r4
  a81c6c:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
  a81c70:	e0bffb17 	ldw	r2,-20(fp)
  a81c74:	10800044 	addi	r2,r2,1
  a81c78:	e0bffb15 	stw	r2,-20(fp)
  a81c7c:	e0bffb17 	ldw	r2,-20(fp)
  a81c80:	10800190 	cmplti	r2,r2,6
  a81c84:	103fee1e 	bne	r2,zero,a81c40 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
  a81c88:	e0bffc03 	ldbu	r2,-16(fp)
  a81c8c:	10803fcc 	andi	r2,r2,255
  a81c90:	10801458 	cmpnei	r2,r2,81
  a81c94:	1000291e 	bne	r2,zero,a81d3c <alt_read_cfi_width+0x330>
  a81c98:	e0bffc43 	ldbu	r2,-15(fp)
  a81c9c:	10803fcc 	andi	r2,r2,255
  a81ca0:	1004c03a 	cmpne	r2,r2,zero
  a81ca4:	1000251e 	bne	r2,zero,a81d3c <alt_read_cfi_width+0x330>
  a81ca8:	e0bffc83 	ldbu	r2,-14(fp)
  a81cac:	10803fcc 	andi	r2,r2,255
  a81cb0:	10801498 	cmpnei	r2,r2,82
  a81cb4:	1000211e 	bne	r2,zero,a81d3c <alt_read_cfi_width+0x330>
  a81cb8:	e0bffcc3 	ldbu	r2,-13(fp)
  a81cbc:	10803fcc 	andi	r2,r2,255
  a81cc0:	1004c03a 	cmpne	r2,r2,zero
  a81cc4:	10001d1e 	bne	r2,zero,a81d3c <alt_read_cfi_width+0x330>
  a81cc8:	e0bffd03 	ldbu	r2,-12(fp)
  a81ccc:	10803fcc 	andi	r2,r2,255
  a81cd0:	10801658 	cmpnei	r2,r2,89
  a81cd4:	1000191e 	bne	r2,zero,a81d3c <alt_read_cfi_width+0x330>
  a81cd8:	e0bffd43 	ldbu	r2,-11(fp)
  a81cdc:	10803fcc 	andi	r2,r2,255
  a81ce0:	1004c03a 	cmpne	r2,r2,zero
  a81ce4:	1000151e 	bne	r2,zero,a81d3c <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
  a81ce8:	e0ffff17 	ldw	r3,-4(fp)
  a81cec:	00800084 	movi	r2,2
  a81cf0:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
  a81cf4:	e0ffff17 	ldw	r3,-4(fp)
  a81cf8:	00800084 	movi	r2,2
  a81cfc:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
  a81d00:	e0bfff17 	ldw	r2,-4(fp)
  a81d04:	10800a17 	ldw	r2,40(r2)
  a81d08:	10801404 	addi	r2,r2,80
  a81d0c:	1080002b 	ldhuio	r2,0(r2)
  a81d10:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
  a81d14:	e0bffa0b 	ldhu	r2,-24(fp)
  a81d18:	10800044 	addi	r2,r2,1
  a81d1c:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
  a81d20:	e0bffa0b 	ldhu	r2,-24(fp)
  a81d24:	1080008c 	andi	r2,r2,2
  a81d28:	1004c03a 	cmpne	r2,r2,zero
  a81d2c:	10011c1e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
  a81d30:	00bffb44 	movi	r2,-19
  a81d34:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
  a81d38:	00011906 	br	a821a0 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  a81d3c:	e0bfff17 	ldw	r2,-4(fp)
  a81d40:	11000a17 	ldw	r4,40(r2)
  a81d44:	01401544 	movi	r5,85
  a81d48:	01802604 	movi	r6,152
  a81d4c:	0a810a40 	call	a810a4 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
  a81d50:	e03ffb15 	stw	zero,-20(fp)
  a81d54:	00000f06 	br	a81d94 <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  a81d58:	e13ffb17 	ldw	r4,-20(fp)
  a81d5c:	e0bfff17 	ldw	r2,-4(fp)
  a81d60:	10800a17 	ldw	r2,40(r2)
  a81d64:	1007883a 	mov	r3,r2
  a81d68:	e0bffb17 	ldw	r2,-20(fp)
  a81d6c:	1885883a 	add	r2,r3,r2
  a81d70:	10801004 	addi	r2,r2,64
  a81d74:	10800023 	ldbuio	r2,0(r2)
  a81d78:	1007883a 	mov	r3,r2
  a81d7c:	e0bffc04 	addi	r2,fp,-16
  a81d80:	1105883a 	add	r2,r2,r4
  a81d84:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
  a81d88:	e0bffb17 	ldw	r2,-20(fp)
  a81d8c:	10800044 	addi	r2,r2,1
  a81d90:	e0bffb15 	stw	r2,-20(fp)
  a81d94:	e0bffb17 	ldw	r2,-20(fp)
  a81d98:	10800310 	cmplti	r2,r2,12
  a81d9c:	103fee1e 	bne	r2,zero,a81d58 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
  a81da0:	e0bffc03 	ldbu	r2,-16(fp)
  a81da4:	10803fcc 	andi	r2,r2,255
  a81da8:	10801458 	cmpnei	r2,r2,81
  a81dac:	1000411e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81db0:	e0bffc43 	ldbu	r2,-15(fp)
  a81db4:	10803fcc 	andi	r2,r2,255
  a81db8:	1004c03a 	cmpne	r2,r2,zero
  a81dbc:	10003d1e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81dc0:	e0bffc83 	ldbu	r2,-14(fp)
  a81dc4:	10803fcc 	andi	r2,r2,255
  a81dc8:	1004c03a 	cmpne	r2,r2,zero
  a81dcc:	1000391e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81dd0:	e0bffcc3 	ldbu	r2,-13(fp)
  a81dd4:	10803fcc 	andi	r2,r2,255
  a81dd8:	1004c03a 	cmpne	r2,r2,zero
  a81ddc:	1000351e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81de0:	e0bffd03 	ldbu	r2,-12(fp)
  a81de4:	10803fcc 	andi	r2,r2,255
  a81de8:	10801498 	cmpnei	r2,r2,82
  a81dec:	1000311e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81df0:	e0bffd43 	ldbu	r2,-11(fp)
  a81df4:	10803fcc 	andi	r2,r2,255
  a81df8:	1004c03a 	cmpne	r2,r2,zero
  a81dfc:	10002d1e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81e00:	e0bffd83 	ldbu	r2,-10(fp)
  a81e04:	10803fcc 	andi	r2,r2,255
  a81e08:	1004c03a 	cmpne	r2,r2,zero
  a81e0c:	1000291e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81e10:	e0bffdc3 	ldbu	r2,-9(fp)
  a81e14:	10803fcc 	andi	r2,r2,255
  a81e18:	1004c03a 	cmpne	r2,r2,zero
  a81e1c:	1000251e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81e20:	e0bffe03 	ldbu	r2,-8(fp)
  a81e24:	10803fcc 	andi	r2,r2,255
  a81e28:	10801658 	cmpnei	r2,r2,89
  a81e2c:	1000211e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81e30:	e0bffe43 	ldbu	r2,-7(fp)
  a81e34:	10803fcc 	andi	r2,r2,255
  a81e38:	1004c03a 	cmpne	r2,r2,zero
  a81e3c:	10001d1e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81e40:	e0bffe83 	ldbu	r2,-6(fp)
  a81e44:	10803fcc 	andi	r2,r2,255
  a81e48:	1004c03a 	cmpne	r2,r2,zero
  a81e4c:	1000191e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
  a81e50:	e0bffec3 	ldbu	r2,-5(fp)
  a81e54:	10803fcc 	andi	r2,r2,255
  a81e58:	1004c03a 	cmpne	r2,r2,zero
  a81e5c:	1000151e 	bne	r2,zero,a81eb4 <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
  a81e60:	e0ffff17 	ldw	r3,-4(fp)
  a81e64:	00800104 	movi	r2,4
  a81e68:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
  a81e6c:	e0ffff17 	ldw	r3,-4(fp)
  a81e70:	00800104 	movi	r2,4
  a81e74:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  a81e78:	e0bfff17 	ldw	r2,-4(fp)
  a81e7c:	10800a17 	ldw	r2,40(r2)
  a81e80:	10802804 	addi	r2,r2,160
  a81e84:	10800037 	ldwio	r2,0(r2)
  a81e88:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
  a81e8c:	e0bffa0b 	ldhu	r2,-24(fp)
  a81e90:	10800044 	addi	r2,r2,1
  a81e94:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
  a81e98:	e0bffa0b 	ldhu	r2,-24(fp)
  a81e9c:	1080010c 	andi	r2,r2,4
  a81ea0:	1004c03a 	cmpne	r2,r2,zero
  a81ea4:	1000be1e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
  a81ea8:	00bffb44 	movi	r2,-19
  a81eac:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
  a81eb0:	0000bb06 	br	a821a0 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  a81eb4:	e0bfff17 	ldw	r2,-4(fp)
  a81eb8:	11000a17 	ldw	r4,40(r2)
  a81ebc:	01401544 	movi	r5,85
  a81ec0:	01802604 	movi	r6,152
  a81ec4:	0a8105c0 	call	a8105c <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
  a81ec8:	e03ffb15 	stw	zero,-20(fp)
  a81ecc:	00000f06 	br	a81f0c <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  a81ed0:	e13ffb17 	ldw	r4,-20(fp)
  a81ed4:	e0bfff17 	ldw	r2,-4(fp)
  a81ed8:	10800a17 	ldw	r2,40(r2)
  a81edc:	1007883a 	mov	r3,r2
  a81ee0:	e0bffb17 	ldw	r2,-20(fp)
  a81ee4:	1885883a 	add	r2,r3,r2
  a81ee8:	10801004 	addi	r2,r2,64
  a81eec:	10800023 	ldbuio	r2,0(r2)
  a81ef0:	1007883a 	mov	r3,r2
  a81ef4:	e0bffc04 	addi	r2,fp,-16
  a81ef8:	1105883a 	add	r2,r2,r4
  a81efc:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
  a81f00:	e0bffb17 	ldw	r2,-20(fp)
  a81f04:	10800044 	addi	r2,r2,1
  a81f08:	e0bffb15 	stw	r2,-20(fp)
  a81f0c:	e0bffb17 	ldw	r2,-20(fp)
  a81f10:	10800310 	cmplti	r2,r2,12
  a81f14:	103fee1e 	bne	r2,zero,a81ed0 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
  a81f18:	e0bffc03 	ldbu	r2,-16(fp)
  a81f1c:	10803fcc 	andi	r2,r2,255
  a81f20:	10801458 	cmpnei	r2,r2,81
  a81f24:	1000411e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81f28:	e0bffc43 	ldbu	r2,-15(fp)
  a81f2c:	10803fcc 	andi	r2,r2,255
  a81f30:	1004c03a 	cmpne	r2,r2,zero
  a81f34:	10003d1e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81f38:	e0bffc83 	ldbu	r2,-14(fp)
  a81f3c:	10803fcc 	andi	r2,r2,255
  a81f40:	10801458 	cmpnei	r2,r2,81
  a81f44:	1000391e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81f48:	e0bffcc3 	ldbu	r2,-13(fp)
  a81f4c:	10803fcc 	andi	r2,r2,255
  a81f50:	1004c03a 	cmpne	r2,r2,zero
  a81f54:	1000351e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81f58:	e0bffd03 	ldbu	r2,-12(fp)
  a81f5c:	10803fcc 	andi	r2,r2,255
  a81f60:	10801498 	cmpnei	r2,r2,82
  a81f64:	1000311e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81f68:	e0bffd43 	ldbu	r2,-11(fp)
  a81f6c:	10803fcc 	andi	r2,r2,255
  a81f70:	1004c03a 	cmpne	r2,r2,zero
  a81f74:	10002d1e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81f78:	e0bffd83 	ldbu	r2,-10(fp)
  a81f7c:	10803fcc 	andi	r2,r2,255
  a81f80:	10801498 	cmpnei	r2,r2,82
  a81f84:	1000291e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81f88:	e0bffdc3 	ldbu	r2,-9(fp)
  a81f8c:	10803fcc 	andi	r2,r2,255
  a81f90:	1004c03a 	cmpne	r2,r2,zero
  a81f94:	1000251e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81f98:	e0bffe03 	ldbu	r2,-8(fp)
  a81f9c:	10803fcc 	andi	r2,r2,255
  a81fa0:	10801658 	cmpnei	r2,r2,89
  a81fa4:	1000211e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81fa8:	e0bffe43 	ldbu	r2,-7(fp)
  a81fac:	10803fcc 	andi	r2,r2,255
  a81fb0:	1004c03a 	cmpne	r2,r2,zero
  a81fb4:	10001d1e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81fb8:	e0bffe83 	ldbu	r2,-6(fp)
  a81fbc:	10803fcc 	andi	r2,r2,255
  a81fc0:	10801658 	cmpnei	r2,r2,89
  a81fc4:	1000191e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
  a81fc8:	e0bffec3 	ldbu	r2,-5(fp)
  a81fcc:	10803fcc 	andi	r2,r2,255
  a81fd0:	1004c03a 	cmpne	r2,r2,zero
  a81fd4:	1000151e 	bne	r2,zero,a8202c <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
  a81fd8:	e0ffff17 	ldw	r3,-4(fp)
  a81fdc:	00800084 	movi	r2,2
  a81fe0:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
  a81fe4:	e0ffff17 	ldw	r3,-4(fp)
  a81fe8:	00800104 	movi	r2,4
  a81fec:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  a81ff0:	e0bfff17 	ldw	r2,-4(fp)
  a81ff4:	10800a17 	ldw	r2,40(r2)
  a81ff8:	10802804 	addi	r2,r2,160
  a81ffc:	10800037 	ldwio	r2,0(r2)
  a82000:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
  a82004:	e0bffa0b 	ldhu	r2,-24(fp)
  a82008:	10800044 	addi	r2,r2,1
  a8200c:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
  a82010:	e0bffa0b 	ldhu	r2,-24(fp)
  a82014:	1080010c 	andi	r2,r2,4
  a82018:	1004c03a 	cmpne	r2,r2,zero
  a8201c:	1000601e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
  a82020:	00bffb44 	movi	r2,-19
  a82024:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
  a82028:	00005d06 	br	a821a0 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  a8202c:	e0bfff17 	ldw	r2,-4(fp)
  a82030:	11000a17 	ldw	r4,40(r2)
  a82034:	01401544 	movi	r5,85
  a82038:	01802604 	movi	r6,152
  a8203c:	0a80fd00 	call	a80fd0 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
  a82040:	e03ffb15 	stw	zero,-20(fp)
  a82044:	00000f06 	br	a82084 <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  a82048:	e13ffb17 	ldw	r4,-20(fp)
  a8204c:	e0bfff17 	ldw	r2,-4(fp)
  a82050:	10800a17 	ldw	r2,40(r2)
  a82054:	1007883a 	mov	r3,r2
  a82058:	e0bffb17 	ldw	r2,-20(fp)
  a8205c:	1885883a 	add	r2,r3,r2
  a82060:	10801004 	addi	r2,r2,64
  a82064:	10800023 	ldbuio	r2,0(r2)
  a82068:	1007883a 	mov	r3,r2
  a8206c:	e0bffc04 	addi	r2,fp,-16
  a82070:	1105883a 	add	r2,r2,r4
  a82074:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
  a82078:	e0bffb17 	ldw	r2,-20(fp)
  a8207c:	10800044 	addi	r2,r2,1
  a82080:	e0bffb15 	stw	r2,-20(fp)
  a82084:	e0bffb17 	ldw	r2,-20(fp)
  a82088:	10800310 	cmplti	r2,r2,12
  a8208c:	103fee1e 	bne	r2,zero,a82048 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
  a82090:	e0bffc03 	ldbu	r2,-16(fp)
  a82094:	10803fcc 	andi	r2,r2,255
  a82098:	10801458 	cmpnei	r2,r2,81
  a8209c:	1000401e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a820a0:	e0bffc43 	ldbu	r2,-15(fp)
  a820a4:	10803fcc 	andi	r2,r2,255
  a820a8:	10801458 	cmpnei	r2,r2,81
  a820ac:	10003c1e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a820b0:	e0bffc83 	ldbu	r2,-14(fp)
  a820b4:	10803fcc 	andi	r2,r2,255
  a820b8:	10801458 	cmpnei	r2,r2,81
  a820bc:	1000381e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a820c0:	e0bffcc3 	ldbu	r2,-13(fp)
  a820c4:	10803fcc 	andi	r2,r2,255
  a820c8:	10801458 	cmpnei	r2,r2,81
  a820cc:	1000341e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a820d0:	e0bffd03 	ldbu	r2,-12(fp)
  a820d4:	10803fcc 	andi	r2,r2,255
  a820d8:	10801498 	cmpnei	r2,r2,82
  a820dc:	1000301e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a820e0:	e0bffd43 	ldbu	r2,-11(fp)
  a820e4:	10803fcc 	andi	r2,r2,255
  a820e8:	10801498 	cmpnei	r2,r2,82
  a820ec:	10002c1e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a820f0:	e0bffd83 	ldbu	r2,-10(fp)
  a820f4:	10803fcc 	andi	r2,r2,255
  a820f8:	10801498 	cmpnei	r2,r2,82
  a820fc:	1000281e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a82100:	e0bffdc3 	ldbu	r2,-9(fp)
  a82104:	10803fcc 	andi	r2,r2,255
  a82108:	10801498 	cmpnei	r2,r2,82
  a8210c:	1000241e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a82110:	e0bffe03 	ldbu	r2,-8(fp)
  a82114:	10803fcc 	andi	r2,r2,255
  a82118:	10801658 	cmpnei	r2,r2,89
  a8211c:	1000201e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a82120:	e0bffe43 	ldbu	r2,-7(fp)
  a82124:	10803fcc 	andi	r2,r2,255
  a82128:	10801658 	cmpnei	r2,r2,89
  a8212c:	10001c1e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a82130:	e0bffe83 	ldbu	r2,-6(fp)
  a82134:	10803fcc 	andi	r2,r2,255
  a82138:	10801658 	cmpnei	r2,r2,89
  a8213c:	1000181e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
  a82140:	e0bffec3 	ldbu	r2,-5(fp)
  a82144:	10803fcc 	andi	r2,r2,255
  a82148:	10801658 	cmpnei	r2,r2,89
  a8214c:	1000141e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
  a82150:	e0ffff17 	ldw	r3,-4(fp)
  a82154:	00800044 	movi	r2,1
  a82158:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
  a8215c:	e0ffff17 	ldw	r3,-4(fp)
  a82160:	00800104 	movi	r2,4
  a82164:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  a82168:	e0bfff17 	ldw	r2,-4(fp)
  a8216c:	10800a17 	ldw	r2,40(r2)
  a82170:	10802804 	addi	r2,r2,160
  a82174:	10800037 	ldwio	r2,0(r2)
  a82178:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
  a8217c:	e0bffa0b 	ldhu	r2,-24(fp)
  a82180:	10800044 	addi	r2,r2,1
  a82184:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
  a82188:	e0bffa0b 	ldhu	r2,-24(fp)
  a8218c:	1080010c 	andi	r2,r2,4
  a82190:	1004c03a 	cmpne	r2,r2,zero
  a82194:	1000021e 	bne	r2,zero,a821a0 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
  a82198:	00bffb44 	movi	r2,-19
  a8219c:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
  a821a0:	e0bff917 	ldw	r2,-28(fp)
}
  a821a4:	e037883a 	mov	sp,fp
  a821a8:	dfc00117 	ldw	ra,4(sp)
  a821ac:	df000017 	ldw	fp,0(sp)
  a821b0:	dec00204 	addi	sp,sp,8
  a821b4:	f800283a 	ret

00a821b8 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
  a821b8:	defff904 	addi	sp,sp,-28
  a821bc:	dfc00615 	stw	ra,24(sp)
  a821c0:	df000515 	stw	fp,20(sp)
  a821c4:	dc000415 	stw	r16,16(sp)
  a821c8:	df000404 	addi	fp,sp,16
  a821cc:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
  a821d0:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
  a821d4:	e13fff17 	ldw	r4,-4(fp)
  a821d8:	01400544 	movi	r5,21
  a821dc:	0a814100 	call	a81410 <alt_read_16bit_query_entry>
  a821e0:	10ffffcc 	andi	r3,r2,65535
  a821e4:	e0bfff17 	ldw	r2,-4(fp)
  a821e8:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  a821ec:	e03ffd15 	stw	zero,-12(fp)
  a821f0:	00001006 	br	a82234 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
  a821f4:	e43ffd17 	ldw	r16,-12(fp)
  a821f8:	e0bfff17 	ldw	r2,-4(fp)
  a821fc:	11803417 	ldw	r6,208(r2)
  a82200:	e0bfff17 	ldw	r2,-4(fp)
  a82204:	10c03217 	ldw	r3,200(r2)
  a82208:	e0bffd17 	ldw	r2,-12(fp)
  a8220c:	188b883a 	add	r5,r3,r2
  a82210:	e13fff17 	ldw	r4,-4(fp)
  a82214:	303ee83a 	callr	r6
  a82218:	1007883a 	mov	r3,r2
  a8221c:	e0bffe04 	addi	r2,fp,-8
  a82220:	1405883a 	add	r2,r2,r16
  a82224:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  a82228:	e0bffd17 	ldw	r2,-12(fp)
  a8222c:	10800044 	addi	r2,r2,1
  a82230:	e0bffd15 	stw	r2,-12(fp)
  a82234:	e0bffd17 	ldw	r2,-12(fp)
  a82238:	108000d0 	cmplti	r2,r2,3
  a8223c:	103fed1e 	bne	r2,zero,a821f4 <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
  a82240:	e0bffe03 	ldbu	r2,-8(fp)
  a82244:	10803fcc 	andi	r2,r2,255
  a82248:	10801418 	cmpnei	r2,r2,80
  a8224c:	1000081e 	bne	r2,zero,a82270 <alt_check_primary_table+0xb8>
  a82250:	e0bffe43 	ldbu	r2,-7(fp)
  a82254:	10803fcc 	andi	r2,r2,255
  a82258:	10801498 	cmpnei	r2,r2,82
  a8225c:	1000041e 	bne	r2,zero,a82270 <alt_check_primary_table+0xb8>
  a82260:	e0bffe83 	ldbu	r2,-6(fp)
  a82264:	10803fcc 	andi	r2,r2,255
  a82268:	10801260 	cmpeqi	r2,r2,73
  a8226c:	1000021e 	bne	r2,zero,a82278 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
  a82270:	00bffb44 	movi	r2,-19
  a82274:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
  a82278:	e0bffc17 	ldw	r2,-16(fp)
}
  a8227c:	e037883a 	mov	sp,fp
  a82280:	dfc00217 	ldw	ra,8(sp)
  a82284:	df000117 	ldw	fp,4(sp)
  a82288:	dc000017 	ldw	r16,0(sp)
  a8228c:	dec00304 	addi	sp,sp,12
  a82290:	f800283a 	ret

00a82294 <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
  a82294:	defffc04 	addi	sp,sp,-16
  a82298:	dfc00315 	stw	ra,12(sp)
  a8229c:	df000215 	stw	fp,8(sp)
  a822a0:	df000204 	addi	fp,sp,8
  a822a4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  a822a8:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
  a822ac:	e13fff17 	ldw	r4,-4(fp)
  a822b0:	0a823200 	call	a82320 <alt_epcs_flash_query>
  a822b4:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
  a822b8:	e0bffe17 	ldw	r2,-8(fp)
  a822bc:	1004c03a 	cmpne	r2,r2,zero
  a822c0:	1000031e 	bne	r2,zero,a822d0 <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
  a822c4:	e13fff17 	ldw	r4,-4(fp)
  a822c8:	0a822e80 	call	a822e8 <alt_flash_device_register>
  a822cc:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
  a822d0:	e0bffe17 	ldw	r2,-8(fp)
}
  a822d4:	e037883a 	mov	sp,fp
  a822d8:	dfc00117 	ldw	ra,4(sp)
  a822dc:	df000017 	ldw	fp,0(sp)
  a822e0:	dec00204 	addi	sp,sp,8
  a822e4:	f800283a 	ret

00a822e8 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  a822e8:	defffd04 	addi	sp,sp,-12
  a822ec:	dfc00215 	stw	ra,8(sp)
  a822f0:	df000115 	stw	fp,4(sp)
  a822f4:	df000104 	addi	fp,sp,4
  a822f8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
  a822fc:	e13fff17 	ldw	r4,-4(fp)
  a82300:	01402a74 	movhi	r5,169
  a82304:	29652504 	addi	r5,r5,-27500
  a82308:	0a857c40 	call	a857c4 <alt_dev_llist_insert>
}
  a8230c:	e037883a 	mov	sp,fp
  a82310:	dfc00117 	ldw	ra,4(sp)
  a82314:	df000017 	ldw	fp,0(sp)
  a82318:	dec00204 	addi	sp,sp,8
  a8231c:	f800283a 	ret

00a82320 <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
  a82320:	defffc04 	addi	sp,sp,-16
  a82324:	dfc00315 	stw	ra,12(sp)
  a82328:	df000215 	stw	fp,8(sp)
  a8232c:	df000204 	addi	fp,sp,8
  a82330:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  a82334:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */

  /* Send the RES command sequence */
  flash->silicon_id =
  a82338:	e0bfff17 	ldw	r2,-4(fp)
  a8233c:	11002d17 	ldw	r4,180(r2)
  a82340:	0a853f00 	call	a853f0 <epcs_read_electronic_signature>
  a82344:	10c03fcc 	andi	r3,r2,255
  a82348:	e0bfff17 	ldw	r2,-4(fp)
  a8234c:	10c02f15 	stw	r3,188(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
  a82350:	e0bfff17 	ldw	r2,-4(fp)
  a82354:	10802f17 	ldw	r2,188(r2)
  a82358:	10800598 	cmpnei	r2,r2,22
  a8235c:	10000a1e 	bne	r2,zero,a82388 <alt_epcs_flash_query+0x68>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
  a82360:	e0ffff17 	ldw	r3,-4(fp)
  a82364:	00802034 	movhi	r2,128
  a82368:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 128;
  a8236c:	e0ffff17 	ldw	r3,-4(fp)
  a82370:	00802004 	movi	r2,128
  a82374:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  a82378:	e0ffff17 	ldw	r3,-4(fp)
  a8237c:	00800074 	movhi	r2,1
  a82380:	18801015 	stw	r2,64(r3)
  a82384:	00004e06 	br	a824c0 <alt_epcs_flash_query+0x1a0>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
  a82388:	e0bfff17 	ldw	r2,-4(fp)
  a8238c:	10802f17 	ldw	r2,188(r2)
  a82390:	10800518 	cmpnei	r2,r2,20
  a82394:	10000a1e 	bne	r2,zero,a823c0 <alt_epcs_flash_query+0xa0>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
  a82398:	e0ffff17 	ldw	r3,-4(fp)
  a8239c:	00800834 	movhi	r2,32
  a823a0:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 32;
  a823a4:	e0ffff17 	ldw	r3,-4(fp)
  a823a8:	00800804 	movi	r2,32
  a823ac:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  a823b0:	e0ffff17 	ldw	r3,-4(fp)
  a823b4:	00800074 	movhi	r2,1
  a823b8:	18801015 	stw	r2,64(r3)
  a823bc:	00004006 	br	a824c0 <alt_epcs_flash_query+0x1a0>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
  a823c0:	e0bfff17 	ldw	r2,-4(fp)
  a823c4:	10802f17 	ldw	r2,188(r2)
  a823c8:	108004d8 	cmpnei	r2,r2,19
  a823cc:	10000a1e 	bne	r2,zero,a823f8 <alt_epcs_flash_query+0xd8>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
  a823d0:	e0ffff17 	ldw	r3,-4(fp)
  a823d4:	00800434 	movhi	r2,16
  a823d8:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 16;
  a823dc:	e0ffff17 	ldw	r3,-4(fp)
  a823e0:	00800404 	movi	r2,16
  a823e4:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  a823e8:	e0ffff17 	ldw	r3,-4(fp)
  a823ec:	00800074 	movhi	r2,1
  a823f0:	18801015 	stw	r2,64(r3)
  a823f4:	00003206 	br	a824c0 <alt_epcs_flash_query+0x1a0>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
  a823f8:	e0bfff17 	ldw	r2,-4(fp)
  a823fc:	10802f17 	ldw	r2,188(r2)
  a82400:	10800498 	cmpnei	r2,r2,18
  a82404:	10000a1e 	bne	r2,zero,a82430 <alt_epcs_flash_query+0x110>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
  a82408:	e0ffff17 	ldw	r3,-4(fp)
  a8240c:	00800234 	movhi	r2,8
  a82410:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 8;
  a82414:	e0ffff17 	ldw	r3,-4(fp)
  a82418:	00800204 	movi	r2,8
  a8241c:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  a82420:	e0ffff17 	ldw	r3,-4(fp)
  a82424:	00800074 	movhi	r2,1
  a82428:	18801015 	stw	r2,64(r3)
  a8242c:	00002406 	br	a824c0 <alt_epcs_flash_query+0x1a0>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
  a82430:	e0bfff17 	ldw	r2,-4(fp)
  a82434:	10802f17 	ldw	r2,188(r2)
  a82438:	10800418 	cmpnei	r2,r2,16
  a8243c:	10000a1e 	bne	r2,zero,a82468 <alt_epcs_flash_query+0x148>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
  a82440:	e0ffff17 	ldw	r3,-4(fp)
  a82444:	008000b4 	movhi	r2,2
  a82448:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 4;
  a8244c:	e0ffff17 	ldw	r3,-4(fp)
  a82450:	00800104 	movi	r2,4
  a82454:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 32768;
  a82458:	e0ffff17 	ldw	r3,-4(fp)
  a8245c:	00a00014 	movui	r2,32768
  a82460:	18801015 	stw	r2,64(r3)
  a82464:	00001606 	br	a824c0 <alt_epcs_flash_query+0x1a0>
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
  a82468:	e0bfff17 	ldw	r2,-4(fp)
  a8246c:	11002d17 	ldw	r4,180(r2)
  a82470:	0a8545c0 	call	a8545c <epcs_read_device_id>
  a82474:	10c03fcc 	andi	r3,r2,255
  a82478:	e0bfff17 	ldw	r2,-4(fp)
  a8247c:	10c02f15 	stw	r3,188(r2)
    
    if(flash->silicon_id == 0x18) /* EPCS128 */
  a82480:	e0bfff17 	ldw	r2,-4(fp)
  a82484:	10802f17 	ldw	r2,188(r2)
  a82488:	10800618 	cmpnei	r2,r2,24
  a8248c:	10000a1e 	bne	r2,zero,a824b8 <alt_epcs_flash_query+0x198>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
  a82490:	e0ffff17 	ldw	r3,-4(fp)
  a82494:	00804034 	movhi	r2,256
  a82498:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 64;
  a8249c:	e0ffff17 	ldw	r3,-4(fp)
  a824a0:	00801004 	movi	r2,64
  a824a4:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 262144;     
  a824a8:	e0ffff17 	ldw	r3,-4(fp)
  a824ac:	00800134 	movhi	r2,4
  a824b0:	18801015 	stw	r2,64(r3)
  a824b4:	00000206 	br	a824c0 <alt_epcs_flash_query+0x1a0>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
  a824b8:	00bffb44 	movi	r2,-19
  a824bc:	e0bffe15 	stw	r2,-8(fp)
    }
  }

  flash->size_in_bytes = flash->dev.region_info[0].region_size;
  a824c0:	e0bfff17 	ldw	r2,-4(fp)
  a824c4:	10800e17 	ldw	r2,56(r2)
  a824c8:	1007883a 	mov	r3,r2
  a824cc:	e0bfff17 	ldw	r2,-4(fp)
  a824d0:	10c02e15 	stw	r3,184(r2)
  flash->dev.number_of_regions = 1;
  a824d4:	e0ffff17 	ldw	r3,-4(fp)
  a824d8:	00800044 	movi	r2,1
  a824dc:	18800c15 	stw	r2,48(r3)
  flash->dev.region_info[0].offset = 0;
  a824e0:	e0bfff17 	ldw	r2,-4(fp)
  a824e4:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
  a824e8:	e0ffff17 	ldw	r3,-4(fp)
  a824ec:	00804004 	movi	r2,256
  a824f0:	18803015 	stw	r2,192(r3)

  /* Consider clearing all BP bits here. */
  return ret_code;
  a824f4:	e0bffe17 	ldw	r2,-8(fp)
}
  a824f8:	e037883a 	mov	sp,fp
  a824fc:	dfc00117 	ldw	ra,4(sp)
  a82500:	df000017 	ldw	fp,0(sp)
  a82504:	dec00204 	addi	sp,sp,8
  a82508:	f800283a 	ret

00a8250c <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
  a8250c:	deffeb04 	addi	sp,sp,-84
  a82510:	dfc01415 	stw	ra,80(sp)
  a82514:	df001315 	stw	fp,76(sp)
  a82518:	df001304 	addi	fp,sp,76
  a8251c:	e13ff915 	stw	r4,-28(fp)
  a82520:	e17ffa15 	stw	r5,-24(fp)
  a82524:	e1bffb15 	stw	r6,-20(fp)
  a82528:	e1fffc15 	stw	r7,-16(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  a8252c:	00800804 	movi	r2,32
  a82530:	e0bff015 	stw	r2,-64(fp)
  int current_offset = 0;
  a82534:	e03fef15 	stw	zero,-68(fp)

  while (n > 0)
  a82538:	00002c06 	br	a825ec <alt_epcs_flash_memcmp+0xe0>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
  a8253c:	e0bff017 	ldw	r2,-64(fp)
  a82540:	e0bfff15 	stw	r2,-4(fp)
  a82544:	e0fffc17 	ldw	r3,-16(fp)
  a82548:	e0fffe15 	stw	r3,-8(fp)
  a8254c:	e0bfff17 	ldw	r2,-4(fp)
  a82550:	e0fffe17 	ldw	r3,-8(fp)
  a82554:	10c0022e 	bgeu	r2,r3,a82560 <alt_epcs_flash_memcmp+0x54>
  a82558:	e0bfff17 	ldw	r2,-4(fp)
  a8255c:	e0bffe15 	stw	r2,-8(fp)
  a82560:	e0fffe17 	ldw	r3,-8(fp)
  a82564:	e0ffee15 	stw	r3,-72(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
  a82568:	e0fffb17 	ldw	r3,-20(fp)
  a8256c:	e0bfef17 	ldw	r2,-68(fp)
  a82570:	188b883a 	add	r5,r3,r2
  a82574:	e1bff104 	addi	r6,fp,-60
  a82578:	e13ff917 	ldw	r4,-28(fp)
  a8257c:	e1ffee17 	ldw	r7,-72(fp)
  a82580:	0a82b3c0 	call	a82b3c <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
  a82584:	1004403a 	cmpge	r2,r2,zero
  a82588:	1000031e 	bne	r2,zero,a82598 <alt_epcs_flash_memcmp+0x8c>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
  a8258c:	00bfffc4 	movi	r2,-1
  a82590:	e0bffd15 	stw	r2,-12(fp)
  a82594:	00001906 	br	a825fc <alt_epcs_flash_memcmp+0xf0>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
  a82598:	e0fffa17 	ldw	r3,-24(fp)
  a8259c:	e0bfef17 	ldw	r2,-68(fp)
  a825a0:	1889883a 	add	r4,r3,r2
  a825a4:	e1bfee17 	ldw	r6,-72(fp)
  a825a8:	e17ff104 	addi	r5,fp,-60
  a825ac:	0a8728c0 	call	a8728c <memcmp>
  a825b0:	e0bfed15 	stw	r2,-76(fp)
    if (this_chunk_cmp)
  a825b4:	e0bfed17 	ldw	r2,-76(fp)
  a825b8:	1005003a 	cmpeq	r2,r2,zero
  a825bc:	1000031e 	bne	r2,zero,a825cc <alt_epcs_flash_memcmp+0xc0>
    {
      return this_chunk_cmp;
  a825c0:	e0ffed17 	ldw	r3,-76(fp)
  a825c4:	e0fffd15 	stw	r3,-12(fp)
  a825c8:	00000c06 	br	a825fc <alt_epcs_flash_memcmp+0xf0>
    }

    n -= this_chunk_size;
  a825cc:	e0ffee17 	ldw	r3,-72(fp)
  a825d0:	e0bffc17 	ldw	r2,-16(fp)
  a825d4:	10c5c83a 	sub	r2,r2,r3
  a825d8:	e0bffc15 	stw	r2,-16(fp)
    current_offset += this_chunk_size;
  a825dc:	e0ffef17 	ldw	r3,-68(fp)
  a825e0:	e0bfee17 	ldw	r2,-72(fp)
  a825e4:	1885883a 	add	r2,r3,r2
  a825e8:	e0bfef15 	stw	r2,-68(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
  a825ec:	e0bffc17 	ldw	r2,-16(fp)
  a825f0:	1004c03a 	cmpne	r2,r2,zero
  a825f4:	103fd11e 	bne	r2,zero,a8253c <alt_epcs_flash_memcmp+0x30>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
  a825f8:	e03ffd15 	stw	zero,-12(fp)
  a825fc:	e0bffd17 	ldw	r2,-12(fp)
}
  a82600:	e037883a 	mov	sp,fp
  a82604:	dfc00117 	ldw	ra,4(sp)
  a82608:	df000017 	ldw	fp,0(sp)
  a8260c:	dec00204 	addi	sp,sp,8
  a82610:	f800283a 	ret

00a82614 <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
  a82614:	defff204 	addi	sp,sp,-56
  a82618:	dfc00d15 	stw	ra,52(sp)
  a8261c:	df000c15 	stw	fp,48(sp)
  a82620:	df000c04 	addi	fp,sp,48
  a82624:	e13ffa15 	stw	r4,-24(fp)
  a82628:	e17ffb15 	stw	r5,-20(fp)
  a8262c:	e1bffc15 	stw	r6,-16(fp)
  a82630:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
  a82634:	e03ff915 	stw	zero,-28(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  a82638:	e03ff815 	stw	zero,-32(fp)
  a8263c:	00008b06 	br	a8286c <alt_epcs_flash_write+0x258>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
  a82640:	e0bff817 	ldw	r2,-32(fp)
  a82644:	e0fffa17 	ldw	r3,-24(fp)
  a82648:	1004913a 	slli	r2,r2,4
  a8264c:	10c5883a 	add	r2,r2,r3
  a82650:	10800d04 	addi	r2,r2,52
  a82654:	10c00017 	ldw	r3,0(r2)
  a82658:	e0bffb17 	ldw	r2,-20(fp)
  a8265c:	10c08016 	blt	r2,r3,a82860 <alt_epcs_flash_write+0x24c>
  a82660:	e0bff817 	ldw	r2,-32(fp)
  a82664:	e0fffa17 	ldw	r3,-24(fp)
  a82668:	1004913a 	slli	r2,r2,4
  a8266c:	10c5883a 	add	r2,r2,r3
  a82670:	10800d04 	addi	r2,r2,52
  a82674:	11000017 	ldw	r4,0(r2)
  a82678:	e0bff817 	ldw	r2,-32(fp)
  a8267c:	e0fffa17 	ldw	r3,-24(fp)
  a82680:	1004913a 	slli	r2,r2,4
  a82684:	10c5883a 	add	r2,r2,r3
  a82688:	10800e04 	addi	r2,r2,56
  a8268c:	10800017 	ldw	r2,0(r2)
  a82690:	2087883a 	add	r3,r4,r2
  a82694:	e0bffb17 	ldw	r2,-20(fp)
  a82698:	10c0710e 	bge	r2,r3,a82860 <alt_epcs_flash_write+0x24c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
  a8269c:	e0bff817 	ldw	r2,-32(fp)
  a826a0:	e0fffa17 	ldw	r3,-24(fp)
  a826a4:	1004913a 	slli	r2,r2,4
  a826a8:	10c5883a 	add	r2,r2,r3
  a826ac:	10800d04 	addi	r2,r2,52
  a826b0:	10800017 	ldw	r2,0(r2)
  a826b4:	e0bff515 	stw	r2,-44(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
  a826b8:	e03ff715 	stw	zero,-36(fp)
  a826bc:	00006006 	br	a82840 <alt_epcs_flash_write+0x22c>
      {
        if ((offset >= current_offset ) &&
  a826c0:	e0fffb17 	ldw	r3,-20(fp)
  a826c4:	e0bff517 	ldw	r2,-44(fp)
  a826c8:	18805116 	blt	r3,r2,a82810 <alt_epcs_flash_write+0x1fc>
  a826cc:	e0bff817 	ldw	r2,-32(fp)
  a826d0:	e0fffa17 	ldw	r3,-24(fp)
  a826d4:	1004913a 	slli	r2,r2,4
  a826d8:	10c5883a 	add	r2,r2,r3
  a826dc:	10801004 	addi	r2,r2,64
  a826e0:	10c00017 	ldw	r3,0(r2)
  a826e4:	e0bff517 	ldw	r2,-44(fp)
  a826e8:	1887883a 	add	r3,r3,r2
  a826ec:	e0bffb17 	ldw	r2,-20(fp)
  a826f0:	10c0470e 	bge	r2,r3,a82810 <alt_epcs_flash_write+0x1fc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
  a826f4:	e0bff817 	ldw	r2,-32(fp)
  a826f8:	e0fffa17 	ldw	r3,-24(fp)
  a826fc:	1004913a 	slli	r2,r2,4
  a82700:	10c5883a 	add	r2,r2,r3
  a82704:	10801004 	addi	r2,r2,64
  a82708:	10c00017 	ldw	r3,0(r2)
  a8270c:	e0bff517 	ldw	r2,-44(fp)
  a82710:	1887883a 	add	r3,r3,r2
  a82714:	e0bffb17 	ldw	r2,-20(fp)
  a82718:	1885c83a 	sub	r2,r3,r2
  a8271c:	e0bff615 	stw	r2,-40(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
  a82720:	e0bff617 	ldw	r2,-40(fp)
  a82724:	e0bfff15 	stw	r2,-4(fp)
  a82728:	e0fffd17 	ldw	r3,-12(fp)
  a8272c:	e0fffe15 	stw	r3,-8(fp)
  a82730:	e0bfff17 	ldw	r2,-4(fp)
  a82734:	e0fffe17 	ldw	r3,-8(fp)
  a82738:	10c0020e 	bge	r2,r3,a82744 <alt_epcs_flash_write+0x130>
  a8273c:	e0bfff17 	ldw	r2,-4(fp)
  a82740:	e0bffe15 	stw	r2,-8(fp)
  a82744:	e0fffe17 	ldw	r3,-8(fp)
  a82748:	e0fff615 	stw	r3,-40(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
  a8274c:	e1fff617 	ldw	r7,-40(fp)
  a82750:	e13ffa17 	ldw	r4,-24(fp)
  a82754:	e17ffc17 	ldw	r5,-16(fp)
  a82758:	e1bffb17 	ldw	r6,-20(fp)
  a8275c:	0a8250c0 	call	a8250c <alt_epcs_flash_memcmp>
  a82760:	1005003a 	cmpeq	r2,r2,zero
  a82764:	1000131e 	bne	r2,zero,a827b4 <alt_epcs_flash_write+0x1a0>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
  a82768:	e0bffa17 	ldw	r2,-24(fp)
  a8276c:	10800817 	ldw	r2,32(r2)
  a82770:	e13ffa17 	ldw	r4,-24(fp)
  a82774:	e17ff517 	ldw	r5,-44(fp)
  a82778:	103ee83a 	callr	r2
  a8277c:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
  a82780:	e0bff917 	ldw	r2,-28(fp)
  a82784:	1004c03a 	cmpne	r2,r2,zero
  a82788:	10000a1e 	bne	r2,zero,a827b4 <alt_epcs_flash_write+0x1a0>
            {
              ret_code = (*flash_info->write_block)(
  a8278c:	e0bffa17 	ldw	r2,-24(fp)
  a82790:	10c00917 	ldw	r3,36(r2)
  a82794:	e0bff617 	ldw	r2,-40(fp)
  a82798:	d8800015 	stw	r2,0(sp)
  a8279c:	e13ffa17 	ldw	r4,-24(fp)
  a827a0:	e17ff517 	ldw	r5,-44(fp)
  a827a4:	e1bffb17 	ldw	r6,-20(fp)
  a827a8:	e1fffc17 	ldw	r7,-16(fp)
  a827ac:	183ee83a 	callr	r3
  a827b0:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
  a827b4:	e0fffd17 	ldw	r3,-12(fp)
  a827b8:	e0bff617 	ldw	r2,-40(fp)
  a827bc:	18802f26 	beq	r3,r2,a8287c <alt_epcs_flash_write+0x268>
  a827c0:	e0bff917 	ldw	r2,-28(fp)
  a827c4:	1004c03a 	cmpne	r2,r2,zero
  a827c8:	10002c1e 	bne	r2,zero,a8287c <alt_epcs_flash_write+0x268>
          {
            goto finished;
          }

          length -= data_to_write;
  a827cc:	e0fffd17 	ldw	r3,-12(fp)
  a827d0:	e0bff617 	ldw	r2,-40(fp)
  a827d4:	1885c83a 	sub	r2,r3,r2
  a827d8:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
  a827dc:	e0bff817 	ldw	r2,-32(fp)
  a827e0:	e0fffa17 	ldw	r3,-24(fp)
  a827e4:	1004913a 	slli	r2,r2,4
  a827e8:	10c5883a 	add	r2,r2,r3
  a827ec:	10801004 	addi	r2,r2,64
  a827f0:	10c00017 	ldw	r3,0(r2)
  a827f4:	e0bff517 	ldw	r2,-44(fp)
  a827f8:	1885883a 	add	r2,r3,r2
  a827fc:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
  a82800:	e0fffc17 	ldw	r3,-16(fp)
  a82804:	e0bff617 	ldw	r2,-40(fp)
  a82808:	1885883a 	add	r2,r3,r2
  a8280c:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
  a82810:	e0bff817 	ldw	r2,-32(fp)
  a82814:	e0fffa17 	ldw	r3,-24(fp)
  a82818:	1004913a 	slli	r2,r2,4
  a8281c:	10c5883a 	add	r2,r2,r3
  a82820:	10801004 	addi	r2,r2,64
  a82824:	10c00017 	ldw	r3,0(r2)
  a82828:	e0bff517 	ldw	r2,-44(fp)
  a8282c:	10c5883a 	add	r2,r2,r3
  a82830:	e0bff515 	stw	r2,-44(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
  a82834:	e0bff717 	ldw	r2,-36(fp)
  a82838:	10800044 	addi	r2,r2,1
  a8283c:	e0bff715 	stw	r2,-36(fp)
  a82840:	e0bff817 	ldw	r2,-32(fp)
  a82844:	e0fffa17 	ldw	r3,-24(fp)
  a82848:	1004913a 	slli	r2,r2,4
  a8284c:	10c5883a 	add	r2,r2,r3
  a82850:	10800f04 	addi	r2,r2,60
  a82854:	10c00017 	ldw	r3,0(r2)
  a82858:	e0bff717 	ldw	r2,-36(fp)
  a8285c:	10ff9816 	blt	r2,r3,a826c0 <alt_epcs_flash_write+0xac>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  a82860:	e0bff817 	ldw	r2,-32(fp)
  a82864:	10800044 	addi	r2,r2,1
  a82868:	e0bff815 	stw	r2,-32(fp)
  a8286c:	e0bffa17 	ldw	r2,-24(fp)
  a82870:	10c00c17 	ldw	r3,48(r2)
  a82874:	e0bff817 	ldw	r2,-32(fp)
  a82878:	10ff7116 	blt	r2,r3,a82640 <alt_epcs_flash_write+0x2c>
      }
    }
  }

finished:
  return ret_code;
  a8287c:	e0bff917 	ldw	r2,-28(fp)
}
  a82880:	e037883a 	mov	sp,fp
  a82884:	dfc00117 	ldw	ra,4(sp)
  a82888:	df000017 	ldw	fp,0(sp)
  a8288c:	dec00204 	addi	sp,sp,8
  a82890:	f800283a 	ret

00a82894 <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
  a82894:	defffa04 	addi	sp,sp,-24
  a82898:	df000515 	stw	fp,20(sp)
  a8289c:	df000504 	addi	fp,sp,20
  a828a0:	e13ffd15 	stw	r4,-12(fp)
  a828a4:	e17ffe15 	stw	r5,-8(fp)
  a828a8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  a828ac:	e03ffc15 	stw	zero,-16(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
  a828b0:	e0bffd17 	ldw	r2,-12(fp)
  a828b4:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
  a828b8:	e0bffb17 	ldw	r2,-20(fp)
  a828bc:	10c00c17 	ldw	r3,48(r2)
  a828c0:	e0bfff17 	ldw	r2,-4(fp)
  a828c4:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
  a828c8:	e0bffb17 	ldw	r2,-20(fp)
  a828cc:	10800c17 	ldw	r2,48(r2)
  a828d0:	1004c03a 	cmpne	r2,r2,zero
  a828d4:	1000031e 	bne	r2,zero,a828e4 <alt_epcs_flash_get_info+0x50>
  {
    ret_code = -EIO;
  a828d8:	00bffec4 	movi	r2,-5
  a828dc:	e0bffc15 	stw	r2,-16(fp)
  a828e0:	00000b06 	br	a82910 <alt_epcs_flash_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  a828e4:	e0bffb17 	ldw	r2,-20(fp)
  a828e8:	10800c17 	ldw	r2,48(r2)
  a828ec:	10800250 	cmplti	r2,r2,9
  a828f0:	1000031e 	bne	r2,zero,a82900 <alt_epcs_flash_get_info+0x6c>
  {
    ret_code = -ENOMEM;
  a828f4:	00bffd04 	movi	r2,-12
  a828f8:	e0bffc15 	stw	r2,-16(fp)
  a828fc:	00000406 	br	a82910 <alt_epcs_flash_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
  a82900:	e0bffb17 	ldw	r2,-20(fp)
  a82904:	10c00d04 	addi	r3,r2,52
  a82908:	e0bffe17 	ldw	r2,-8(fp)
  a8290c:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
  a82910:	e0bffc17 	ldw	r2,-16(fp)
}
  a82914:	e037883a 	mov	sp,fp
  a82918:	df000017 	ldw	fp,0(sp)
  a8291c:	dec00104 	addi	sp,sp,4
  a82920:	f800283a 	ret

00a82924 <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
  a82924:	defffa04 	addi	sp,sp,-24
  a82928:	dfc00515 	stw	ra,20(sp)
  a8292c:	df000415 	stw	fp,16(sp)
  a82930:	df000404 	addi	fp,sp,16
  a82934:	e13ffe15 	stw	r4,-8(fp)
  a82938:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
  a8293c:	e03ffd15 	stw	zero,-12(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  a82940:	e0bffe17 	ldw	r2,-8(fp)
  a82944:	e0bffc15 	stw	r2,-16(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
  a82948:	e13ffe17 	ldw	r4,-8(fp)
  a8294c:	e17fff17 	ldw	r5,-4(fp)
  a82950:	0a829980 	call	a82998 <alt_epcs_test_address>
  a82954:	e0bffd15 	stw	r2,-12(fp)

  if (ret_code >= 0)
  a82958:	e0bffd17 	ldw	r2,-12(fp)
  a8295c:	1004803a 	cmplt	r2,r2,zero
  a82960:	1000071e 	bne	r2,zero,a82980 <alt_epcs_flash_erase_block+0x5c>
  {
    /* Execute a WREN instruction */
    epcs_write_enable(f->register_base);
  a82964:	e0bffc17 	ldw	r2,-16(fp)
  a82968:	11002d17 	ldw	r4,180(r2)
  a8296c:	0a852640 	call	a85264 <epcs_write_enable>

    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset);
  a82970:	e0bffc17 	ldw	r2,-16(fp)
  a82974:	11002d17 	ldw	r4,180(r2)
  a82978:	e17fff17 	ldw	r5,-4(fp)
  a8297c:	0a850c40 	call	a850c4 <epcs_sector_erase>
  }
  return ret_code;
  a82980:	e0bffd17 	ldw	r2,-12(fp)
}
  a82984:	e037883a 	mov	sp,fp
  a82988:	dfc00117 	ldw	ra,4(sp)
  a8298c:	df000017 	ldw	fp,0(sp)
  a82990:	dec00204 	addi	sp,sp,8
  a82994:	f800283a 	ret

00a82998 <alt_epcs_test_address>:
}


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
  a82998:	defff904 	addi	sp,sp,-28
  a8299c:	df000615 	stw	fp,24(sp)
  a829a0:	df000604 	addi	fp,sp,24
  a829a4:	e13ffe15 	stw	r4,-8(fp)
  a829a8:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
  a829ac:	e03ffd15 	stw	zero,-12(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  a829b0:	e0bffe17 	ldw	r2,-8(fp)
  a829b4:	e0bffc15 	stw	r2,-16(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  a829b8:	e0bffc17 	ldw	r2,-16(fp)
  a829bc:	10800c17 	ldw	r2,48(r2)
  a829c0:	10bfffc4 	addi	r2,r2,-1
  a829c4:	e0bffb15 	stw	r2,-20(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
  a829c8:	e0bffb17 	ldw	r2,-20(fp)
  a829cc:	e0fffc17 	ldw	r3,-16(fp)
  a829d0:	1004913a 	slli	r2,r2,4
  a829d4:	10c5883a 	add	r2,r2,r3
  a829d8:	10800d04 	addi	r2,r2,52
  a829dc:	11000017 	ldw	r4,0(r2)
  a829e0:	e0bffb17 	ldw	r2,-20(fp)
  a829e4:	e0fffc17 	ldw	r3,-16(fp)
  a829e8:	1004913a 	slli	r2,r2,4
  a829ec:	10c5883a 	add	r2,r2,r3
  a829f0:	10800e04 	addi	r2,r2,56
  a829f4:	10800017 	ldw	r2,0(r2)
  a829f8:	2085883a 	add	r2,r4,r2
  a829fc:	10bfffc4 	addi	r2,r2,-1
  a82a00:	e0bffa15 	stw	r2,-24(fp)

  if (offset > last_device_address)
  a82a04:	e0ffff17 	ldw	r3,-4(fp)
  a82a08:	e0bffa17 	ldw	r2,-24(fp)
  a82a0c:	10c0022e 	bgeu	r2,r3,a82a18 <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
  a82a10:	00bffec4 	movi	r2,-5
  a82a14:	e0bffd15 	stw	r2,-12(fp)
  }
  return ret_code;
  a82a18:	e0bffd17 	ldw	r2,-12(fp)
}
  a82a1c:	e037883a 	mov	sp,fp
  a82a20:	df000017 	ldw	fp,0(sp)
  a82a24:	dec00104 	addi	sp,sp,4
  a82a28:	f800283a 	ret

00a82a2c <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
  a82a2c:	defff304 	addi	sp,sp,-52
  a82a30:	dfc00c15 	stw	ra,48(sp)
  a82a34:	df000b15 	stw	fp,44(sp)
  a82a38:	df000b04 	addi	fp,sp,44
  a82a3c:	e13ffa15 	stw	r4,-24(fp)
  a82a40:	e17ffb15 	stw	r5,-20(fp)
  a82a44:	e1bffc15 	stw	r6,-16(fp)
  a82a48:	e1fffd15 	stw	r7,-12(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  a82a4c:	e0bffa17 	ldw	r2,-24(fp)
  a82a50:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
  a82a54:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
  a82a58:	e13ffa17 	ldw	r4,-24(fp)
  a82a5c:	e17ffc17 	ldw	r5,-16(fp)
  a82a60:	0a829980 	call	a82998 <alt_epcs_test_address>
  a82a64:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
  a82a68:	e0bff917 	ldw	r2,-28(fp)
  a82a6c:	1004803a 	cmplt	r2,r2,zero
  a82a70:	10002c1e 	bne	r2,zero,a82b24 <alt_epcs_flash_write_block+0xf8>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
  a82a74:	00002806 	br	a82b18 <alt_epcs_flash_write_block+0xec>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
  a82a78:	e0bff817 	ldw	r2,-32(fp)
  a82a7c:	10c03017 	ldw	r3,192(r2)
  a82a80:	e0bffc17 	ldw	r2,-16(fp)
  a82a84:	1887883a 	add	r3,r3,r2
  a82a88:	e0bff817 	ldw	r2,-32(fp)
  a82a8c:	10803017 	ldw	r2,192(r2)
  a82a90:	0085c83a 	sub	r2,zero,r2
  a82a94:	1884703a 	and	r2,r3,r2
  a82a98:	e0bff515 	stw	r2,-44(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
  a82a9c:	e0fff517 	ldw	r3,-44(fp)
  a82aa0:	e0bffc17 	ldw	r2,-16(fp)
  a82aa4:	1885c83a 	sub	r2,r3,r2
  a82aa8:	e0c00217 	ldw	r3,8(fp)
  a82aac:	e0ffff15 	stw	r3,-4(fp)
  a82ab0:	e0bffe15 	stw	r2,-8(fp)
  a82ab4:	e0bfff17 	ldw	r2,-4(fp)
  a82ab8:	e0fffe17 	ldw	r3,-8(fp)
  a82abc:	10c0020e 	bge	r2,r3,a82ac8 <alt_epcs_flash_write_block+0x9c>
  a82ac0:	e0bfff17 	ldw	r2,-4(fp)
  a82ac4:	e0bffe15 	stw	r2,-8(fp)
  a82ac8:	e0fffe17 	ldw	r3,-8(fp)
  a82acc:	e0fff615 	stw	r3,-40(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write);
  a82ad0:	e0bff817 	ldw	r2,-32(fp)
  a82ad4:	11002d17 	ldw	r4,180(r2)
  a82ad8:	e0fffd17 	ldw	r3,-12(fp)
  a82adc:	e0bff717 	ldw	r2,-36(fp)
  a82ae0:	188d883a 	add	r6,r3,r2
  a82ae4:	e17ffc17 	ldw	r5,-16(fp)
  a82ae8:	e1fff617 	ldw	r7,-40(fp)
  a82aec:	0a853180 	call	a85318 <epcs_write_buffer>

      length -= length_of_current_write;
  a82af0:	e0c00217 	ldw	r3,8(fp)
  a82af4:	e0bff617 	ldw	r2,-40(fp)
  a82af8:	1885c83a 	sub	r2,r3,r2
  a82afc:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
  a82b00:	e0fff717 	ldw	r3,-36(fp)
  a82b04:	e0bff617 	ldw	r2,-40(fp)
  a82b08:	1885883a 	add	r2,r3,r2
  a82b0c:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
  a82b10:	e0bff517 	ldw	r2,-44(fp)
  a82b14:	e0bffc15 	stw	r2,-16(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
  a82b18:	e0800217 	ldw	r2,8(fp)
  a82b1c:	1004c03a 	cmpne	r2,r2,zero
  a82b20:	103fd51e 	bne	r2,zero,a82a78 <alt_epcs_flash_write_block+0x4c>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
  a82b24:	e0bff917 	ldw	r2,-28(fp)
}
  a82b28:	e037883a 	mov	sp,fp
  a82b2c:	dfc00117 	ldw	ra,4(sp)
  a82b30:	df000017 	ldw	fp,0(sp)
  a82b34:	dec00204 	addi	sp,sp,8
  a82b38:	f800283a 	ret

00a82b3c <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
  a82b3c:	defff804 	addi	sp,sp,-32
  a82b40:	dfc00715 	stw	ra,28(sp)
  a82b44:	df000615 	stw	fp,24(sp)
  a82b48:	df000604 	addi	fp,sp,24
  a82b4c:	e13ffc15 	stw	r4,-16(fp)
  a82b50:	e17ffd15 	stw	r5,-12(fp)
  a82b54:	e1bffe15 	stw	r6,-8(fp)
  a82b58:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  a82b5c:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  a82b60:	e0bffc17 	ldw	r2,-16(fp)
  a82b64:	e0bffa15 	stw	r2,-24(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
  a82b68:	e13ffc17 	ldw	r4,-16(fp)
  a82b6c:	e17ffd17 	ldw	r5,-12(fp)
  a82b70:	0a829980 	call	a82998 <alt_epcs_test_address>
  a82b74:	e0bffb15 	stw	r2,-20(fp)

  if (ret_code >= 0)
  a82b78:	e0bffb17 	ldw	r2,-20(fp)
  a82b7c:	1004803a 	cmplt	r2,r2,zero
  a82b80:	10000b1e 	bne	r2,zero,a82bb0 <alt_epcs_flash_read+0x74>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length);
  a82b84:	e0bffa17 	ldw	r2,-24(fp)
  a82b88:	11002d17 	ldw	r4,180(r2)
  a82b8c:	e1bffe17 	ldw	r6,-8(fp)
  a82b90:	e17ffd17 	ldw	r5,-12(fp)
  a82b94:	e1ffff17 	ldw	r7,-4(fp)
  a82b98:	0a851b00 	call	a851b0 <epcs_read_buffer>
  a82b9c:	e0bffb15 	stw	r2,-20(fp)

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
  a82ba0:	e0fffb17 	ldw	r3,-20(fp)
  a82ba4:	e0bfff17 	ldw	r2,-4(fp)
  a82ba8:	1880011e 	bne	r3,r2,a82bb0 <alt_epcs_flash_read+0x74>
    {
      ret_code = 0;
  a82bac:	e03ffb15 	stw	zero,-20(fp)
    }
  }
  return ret_code;
  a82bb0:	e0bffb17 	ldw	r2,-20(fp)
}
  a82bb4:	e037883a 	mov	sp,fp
  a82bb8:	dfc00117 	ldw	ra,4(sp)
  a82bbc:	df000017 	ldw	fp,0(sp)
  a82bc0:	dec00204 	addi	sp,sp,8
  a82bc4:	f800283a 	ret

00a82bc8 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  a82bc8:	defffa04 	addi	sp,sp,-24
  a82bcc:	dfc00515 	stw	ra,20(sp)
  a82bd0:	df000415 	stw	fp,16(sp)
  a82bd4:	df000404 	addi	fp,sp,16
  a82bd8:	e13ffd15 	stw	r4,-12(fp)
  a82bdc:	e17ffe15 	stw	r5,-8(fp)
  a82be0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  a82be4:	e0bffd17 	ldw	r2,-12(fp)
  a82be8:	10800017 	ldw	r2,0(r2)
  a82bec:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  a82bf0:	e0bffc17 	ldw	r2,-16(fp)
  a82bf4:	11000a04 	addi	r4,r2,40
  a82bf8:	e0bffd17 	ldw	r2,-12(fp)
  a82bfc:	11c00217 	ldw	r7,8(r2)
  a82c00:	e17ffe17 	ldw	r5,-8(fp)
  a82c04:	e1bfff17 	ldw	r6,-4(fp)
  a82c08:	0a832100 	call	a83210 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  a82c0c:	e037883a 	mov	sp,fp
  a82c10:	dfc00117 	ldw	ra,4(sp)
  a82c14:	df000017 	ldw	fp,0(sp)
  a82c18:	dec00204 	addi	sp,sp,8
  a82c1c:	f800283a 	ret

00a82c20 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  a82c20:	defffa04 	addi	sp,sp,-24
  a82c24:	dfc00515 	stw	ra,20(sp)
  a82c28:	df000415 	stw	fp,16(sp)
  a82c2c:	df000404 	addi	fp,sp,16
  a82c30:	e13ffd15 	stw	r4,-12(fp)
  a82c34:	e17ffe15 	stw	r5,-8(fp)
  a82c38:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  a82c3c:	e0bffd17 	ldw	r2,-12(fp)
  a82c40:	10800017 	ldw	r2,0(r2)
  a82c44:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  a82c48:	e0bffc17 	ldw	r2,-16(fp)
  a82c4c:	11000a04 	addi	r4,r2,40
  a82c50:	e0bffd17 	ldw	r2,-12(fp)
  a82c54:	11c00217 	ldw	r7,8(r2)
  a82c58:	e17ffe17 	ldw	r5,-8(fp)
  a82c5c:	e1bfff17 	ldw	r6,-4(fp)
  a82c60:	0a834340 	call	a83434 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  a82c64:	e037883a 	mov	sp,fp
  a82c68:	dfc00117 	ldw	ra,4(sp)
  a82c6c:	df000017 	ldw	fp,0(sp)
  a82c70:	dec00204 	addi	sp,sp,8
  a82c74:	f800283a 	ret

00a82c78 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  a82c78:	defffc04 	addi	sp,sp,-16
  a82c7c:	dfc00315 	stw	ra,12(sp)
  a82c80:	df000215 	stw	fp,8(sp)
  a82c84:	df000204 	addi	fp,sp,8
  a82c88:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  a82c8c:	e0bfff17 	ldw	r2,-4(fp)
  a82c90:	10800017 	ldw	r2,0(r2)
  a82c94:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  a82c98:	e0bffe17 	ldw	r2,-8(fp)
  a82c9c:	11000a04 	addi	r4,r2,40
  a82ca0:	e0bfff17 	ldw	r2,-4(fp)
  a82ca4:	11400217 	ldw	r5,8(r2)
  a82ca8:	0a830a80 	call	a830a8 <altera_avalon_jtag_uart_close>
}
  a82cac:	e037883a 	mov	sp,fp
  a82cb0:	dfc00117 	ldw	ra,4(sp)
  a82cb4:	df000017 	ldw	fp,0(sp)
  a82cb8:	dec00204 	addi	sp,sp,8
  a82cbc:	f800283a 	ret

00a82cc0 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  a82cc0:	defffa04 	addi	sp,sp,-24
  a82cc4:	dfc00515 	stw	ra,20(sp)
  a82cc8:	df000415 	stw	fp,16(sp)
  a82ccc:	df000404 	addi	fp,sp,16
  a82cd0:	e13ffd15 	stw	r4,-12(fp)
  a82cd4:	e17ffe15 	stw	r5,-8(fp)
  a82cd8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  a82cdc:	e0bffd17 	ldw	r2,-12(fp)
  a82ce0:	10800017 	ldw	r2,0(r2)
  a82ce4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  a82ce8:	e0bffc17 	ldw	r2,-16(fp)
  a82cec:	11000a04 	addi	r4,r2,40
  a82cf0:	e17ffe17 	ldw	r5,-8(fp)
  a82cf4:	e1bfff17 	ldw	r6,-4(fp)
  a82cf8:	0a8311c0 	call	a8311c <altera_avalon_jtag_uart_ioctl>
}
  a82cfc:	e037883a 	mov	sp,fp
  a82d00:	dfc00117 	ldw	ra,4(sp)
  a82d04:	df000017 	ldw	fp,0(sp)
  a82d08:	dec00204 	addi	sp,sp,8
  a82d0c:	f800283a 	ret

00a82d10 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  a82d10:	defffa04 	addi	sp,sp,-24
  a82d14:	dfc00515 	stw	ra,20(sp)
  a82d18:	df000415 	stw	fp,16(sp)
  a82d1c:	df000404 	addi	fp,sp,16
  a82d20:	e13ffd15 	stw	r4,-12(fp)
  a82d24:	e17ffe15 	stw	r5,-8(fp)
  a82d28:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  a82d2c:	e0fffd17 	ldw	r3,-12(fp)
  a82d30:	00800044 	movi	r2,1
  a82d34:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  a82d38:	e0bffd17 	ldw	r2,-12(fp)
  a82d3c:	10800017 	ldw	r2,0(r2)
  a82d40:	11000104 	addi	r4,r2,4
  a82d44:	e0bffd17 	ldw	r2,-12(fp)
  a82d48:	10800817 	ldw	r2,32(r2)
  a82d4c:	1007883a 	mov	r3,r2
  a82d50:	2005883a 	mov	r2,r4
  a82d54:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
  a82d58:	e13ffe17 	ldw	r4,-8(fp)
  a82d5c:	e17fff17 	ldw	r5,-4(fp)
  a82d60:	d8000015 	stw	zero,0(sp)
  a82d64:	01802a34 	movhi	r6,168
  a82d68:	318b7404 	addi	r6,r6,11728
  a82d6c:	e1fffd17 	ldw	r7,-12(fp)
  a82d70:	0a85a700 	call	a85a70 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  a82d74:	e0bffd17 	ldw	r2,-12(fp)
  a82d78:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  a82d7c:	e0bffd17 	ldw	r2,-12(fp)
  a82d80:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  a82d84:	00802a74 	movhi	r2,169
  a82d88:	10a53004 	addi	r2,r2,-27456
  a82d8c:	10800017 	ldw	r2,0(r2)
  a82d90:	100b883a 	mov	r5,r2
  a82d94:	01802a34 	movhi	r6,168
  a82d98:	318bfe04 	addi	r6,r6,12280
  a82d9c:	e1fffd17 	ldw	r7,-12(fp)
  a82da0:	0a854c40 	call	a854c4 <alt_alarm_start>
  a82da4:	1004403a 	cmpge	r2,r2,zero
  a82da8:	1000041e 	bne	r2,zero,a82dbc <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  a82dac:	e0fffd17 	ldw	r3,-12(fp)
  a82db0:	00a00034 	movhi	r2,32768
  a82db4:	10bfffc4 	addi	r2,r2,-1
  a82db8:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  a82dbc:	e037883a 	mov	sp,fp
  a82dc0:	dfc00117 	ldw	ra,4(sp)
  a82dc4:	df000017 	ldw	fp,0(sp)
  a82dc8:	dec00204 	addi	sp,sp,8
  a82dcc:	f800283a 	ret

00a82dd0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  a82dd0:	defff804 	addi	sp,sp,-32
  a82dd4:	df000715 	stw	fp,28(sp)
  a82dd8:	df000704 	addi	fp,sp,28
  a82ddc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  a82de0:	e0bfff17 	ldw	r2,-4(fp)
  a82de4:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
  a82de8:	e0bffe17 	ldw	r2,-8(fp)
  a82dec:	10800017 	ldw	r2,0(r2)
  a82df0:	e0bffd15 	stw	r2,-12(fp)
  a82df4:	00000006 	br	a82df8 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  a82df8:	e0bffd17 	ldw	r2,-12(fp)
  a82dfc:	10800104 	addi	r2,r2,4
  a82e00:	10800037 	ldwio	r2,0(r2)
  a82e04:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  a82e08:	e0bffc17 	ldw	r2,-16(fp)
  a82e0c:	1080c00c 	andi	r2,r2,768
  a82e10:	1005003a 	cmpeq	r2,r2,zero
  a82e14:	1000741e 	bne	r2,zero,a82fe8 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  a82e18:	e0bffc17 	ldw	r2,-16(fp)
  a82e1c:	1080400c 	andi	r2,r2,256
  a82e20:	1005003a 	cmpeq	r2,r2,zero
  a82e24:	1000351e 	bne	r2,zero,a82efc <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  a82e28:	00800074 	movhi	r2,1
  a82e2c:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  a82e30:	e0bffe17 	ldw	r2,-8(fp)
  a82e34:	10800a17 	ldw	r2,40(r2)
  a82e38:	10800044 	addi	r2,r2,1
  a82e3c:	1081ffcc 	andi	r2,r2,2047
  a82e40:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
  a82e44:	e0bffe17 	ldw	r2,-8(fp)
  a82e48:	10c00b17 	ldw	r3,44(r2)
  a82e4c:	e0bffa17 	ldw	r2,-24(fp)
  a82e50:	18801626 	beq	r3,r2,a82eac <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  a82e54:	e0bffd17 	ldw	r2,-12(fp)
  a82e58:	10800037 	ldwio	r2,0(r2)
  a82e5c:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  a82e60:	e0bffb17 	ldw	r2,-20(fp)
  a82e64:	10a0000c 	andi	r2,r2,32768
  a82e68:	1005003a 	cmpeq	r2,r2,zero
  a82e6c:	10000f1e 	bne	r2,zero,a82eac <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  a82e70:	e0bffe17 	ldw	r2,-8(fp)
  a82e74:	10c00a17 	ldw	r3,40(r2)
  a82e78:	e0bffb17 	ldw	r2,-20(fp)
  a82e7c:	1009883a 	mov	r4,r2
  a82e80:	e0bffe17 	ldw	r2,-8(fp)
  a82e84:	1885883a 	add	r2,r3,r2
  a82e88:	10800e04 	addi	r2,r2,56
  a82e8c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  a82e90:	e0bffe17 	ldw	r2,-8(fp)
  a82e94:	10800a17 	ldw	r2,40(r2)
  a82e98:	10800044 	addi	r2,r2,1
  a82e9c:	10c1ffcc 	andi	r3,r2,2047
  a82ea0:	e0bffe17 	ldw	r2,-8(fp)
  a82ea4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  a82ea8:	003fe106 	br	a82e30 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  a82eac:	e0bffb17 	ldw	r2,-20(fp)
  a82eb0:	10bfffec 	andhi	r2,r2,65535
  a82eb4:	1005003a 	cmpeq	r2,r2,zero
  a82eb8:	1000101e 	bne	r2,zero,a82efc <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  a82ebc:	e0bffe17 	ldw	r2,-8(fp)
  a82ec0:	10c00817 	ldw	r3,32(r2)
  a82ec4:	00bfff84 	movi	r2,-2
  a82ec8:	1886703a 	and	r3,r3,r2
  a82ecc:	e0bffe17 	ldw	r2,-8(fp)
  a82ed0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  a82ed4:	e0bffd17 	ldw	r2,-12(fp)
  a82ed8:	11000104 	addi	r4,r2,4
  a82edc:	e0bffe17 	ldw	r2,-8(fp)
  a82ee0:	10800817 	ldw	r2,32(r2)
  a82ee4:	1007883a 	mov	r3,r2
  a82ee8:	2005883a 	mov	r2,r4
  a82eec:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  a82ef0:	e0bffd17 	ldw	r2,-12(fp)
  a82ef4:	10800104 	addi	r2,r2,4
  a82ef8:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  a82efc:	e0bffc17 	ldw	r2,-16(fp)
  a82f00:	1080800c 	andi	r2,r2,512
  a82f04:	1005003a 	cmpeq	r2,r2,zero
  a82f08:	103fbb1e 	bne	r2,zero,a82df8 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  a82f0c:	e0bffc17 	ldw	r2,-16(fp)
  a82f10:	10bfffec 	andhi	r2,r2,65535
  a82f14:	1004d43a 	srli	r2,r2,16
  a82f18:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  a82f1c:	00001506 	br	a82f74 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  a82f20:	e13ffd17 	ldw	r4,-12(fp)
  a82f24:	e0bffe17 	ldw	r2,-8(fp)
  a82f28:	10c00d17 	ldw	r3,52(r2)
  a82f2c:	e0bffe17 	ldw	r2,-8(fp)
  a82f30:	1885883a 	add	r2,r3,r2
  a82f34:	10820e04 	addi	r2,r2,2104
  a82f38:	10800003 	ldbu	r2,0(r2)
  a82f3c:	10c03fcc 	andi	r3,r2,255
  a82f40:	18c0201c 	xori	r3,r3,128
  a82f44:	18ffe004 	addi	r3,r3,-128
  a82f48:	2005883a 	mov	r2,r4
  a82f4c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  a82f50:	e0bffe17 	ldw	r2,-8(fp)
  a82f54:	10800d17 	ldw	r2,52(r2)
  a82f58:	10800044 	addi	r2,r2,1
  a82f5c:	10c1ffcc 	andi	r3,r2,2047
  a82f60:	e0bffe17 	ldw	r2,-8(fp)
  a82f64:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  a82f68:	e0bff917 	ldw	r2,-28(fp)
  a82f6c:	10bfffc4 	addi	r2,r2,-1
  a82f70:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  a82f74:	e0bff917 	ldw	r2,-28(fp)
  a82f78:	1005003a 	cmpeq	r2,r2,zero
  a82f7c:	1000051e 	bne	r2,zero,a82f94 <altera_avalon_jtag_uart_irq+0x1c4>
  a82f80:	e0bffe17 	ldw	r2,-8(fp)
  a82f84:	10c00d17 	ldw	r3,52(r2)
  a82f88:	e0bffe17 	ldw	r2,-8(fp)
  a82f8c:	10800c17 	ldw	r2,48(r2)
  a82f90:	18bfe31e 	bne	r3,r2,a82f20 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  a82f94:	e0bff917 	ldw	r2,-28(fp)
  a82f98:	1005003a 	cmpeq	r2,r2,zero
  a82f9c:	103f961e 	bne	r2,zero,a82df8 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  a82fa0:	e0bffe17 	ldw	r2,-8(fp)
  a82fa4:	10c00817 	ldw	r3,32(r2)
  a82fa8:	00bfff44 	movi	r2,-3
  a82fac:	1886703a 	and	r3,r3,r2
  a82fb0:	e0bffe17 	ldw	r2,-8(fp)
  a82fb4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  a82fb8:	e0bffe17 	ldw	r2,-8(fp)
  a82fbc:	10800017 	ldw	r2,0(r2)
  a82fc0:	11000104 	addi	r4,r2,4
  a82fc4:	e0bffe17 	ldw	r2,-8(fp)
  a82fc8:	10800817 	ldw	r2,32(r2)
  a82fcc:	1007883a 	mov	r3,r2
  a82fd0:	2005883a 	mov	r2,r4
  a82fd4:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  a82fd8:	e0bffd17 	ldw	r2,-12(fp)
  a82fdc:	10800104 	addi	r2,r2,4
  a82fe0:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  a82fe4:	003f8406 	br	a82df8 <altera_avalon_jtag_uart_irq+0x28>
}
  a82fe8:	e037883a 	mov	sp,fp
  a82fec:	df000017 	ldw	fp,0(sp)
  a82ff0:	dec00104 	addi	sp,sp,4
  a82ff4:	f800283a 	ret

00a82ff8 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  a82ff8:	defffc04 	addi	sp,sp,-16
  a82ffc:	df000315 	stw	fp,12(sp)
  a83000:	df000304 	addi	fp,sp,12
  a83004:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  a83008:	e0bfff17 	ldw	r2,-4(fp)
  a8300c:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  a83010:	e0bffe17 	ldw	r2,-8(fp)
  a83014:	10800017 	ldw	r2,0(r2)
  a83018:	10800104 	addi	r2,r2,4
  a8301c:	10800037 	ldwio	r2,0(r2)
  a83020:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  a83024:	e0bffd17 	ldw	r2,-12(fp)
  a83028:	1081000c 	andi	r2,r2,1024
  a8302c:	1005003a 	cmpeq	r2,r2,zero
  a83030:	10000c1e 	bne	r2,zero,a83064 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  a83034:	e0bffe17 	ldw	r2,-8(fp)
  a83038:	10800017 	ldw	r2,0(r2)
  a8303c:	11000104 	addi	r4,r2,4
  a83040:	e0bffe17 	ldw	r2,-8(fp)
  a83044:	10800817 	ldw	r2,32(r2)
  a83048:	10810014 	ori	r2,r2,1024
  a8304c:	1007883a 	mov	r3,r2
  a83050:	2005883a 	mov	r2,r4
  a83054:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
  a83058:	e0bffe17 	ldw	r2,-8(fp)
  a8305c:	10000915 	stw	zero,36(r2)
  a83060:	00000a06 	br	a8308c <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  a83064:	e0bffe17 	ldw	r2,-8(fp)
  a83068:	10c00917 	ldw	r3,36(r2)
  a8306c:	00a00034 	movhi	r2,32768
  a83070:	10bfff04 	addi	r2,r2,-4
  a83074:	10c00536 	bltu	r2,r3,a8308c <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
  a83078:	e0bffe17 	ldw	r2,-8(fp)
  a8307c:	10800917 	ldw	r2,36(r2)
  a83080:	10c00044 	addi	r3,r2,1
  a83084:	e0bffe17 	ldw	r2,-8(fp)
  a83088:	10c00915 	stw	r3,36(r2)
  a8308c:	00802a74 	movhi	r2,169
  a83090:	10a53004 	addi	r2,r2,-27456
  a83094:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  a83098:	e037883a 	mov	sp,fp
  a8309c:	df000017 	ldw	fp,0(sp)
  a830a0:	dec00104 	addi	sp,sp,4
  a830a4:	f800283a 	ret

00a830a8 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  a830a8:	defffc04 	addi	sp,sp,-16
  a830ac:	df000315 	stw	fp,12(sp)
  a830b0:	df000304 	addi	fp,sp,12
  a830b4:	e13ffd15 	stw	r4,-12(fp)
  a830b8:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  a830bc:	00000706 	br	a830dc <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
  a830c0:	e0bffe17 	ldw	r2,-8(fp)
  a830c4:	1090000c 	andi	r2,r2,16384
  a830c8:	1005003a 	cmpeq	r2,r2,zero
  a830cc:	1000031e 	bne	r2,zero,a830dc <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
  a830d0:	00bffd44 	movi	r2,-11
  a830d4:	e0bfff15 	stw	r2,-4(fp)
  a830d8:	00000b06 	br	a83108 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  a830dc:	e0bffd17 	ldw	r2,-12(fp)
  a830e0:	10c00d17 	ldw	r3,52(r2)
  a830e4:	e0bffd17 	ldw	r2,-12(fp)
  a830e8:	10800c17 	ldw	r2,48(r2)
  a830ec:	18800526 	beq	r3,r2,a83104 <altera_avalon_jtag_uart_close+0x5c>
  a830f0:	e0bffd17 	ldw	r2,-12(fp)
  a830f4:	10c00917 	ldw	r3,36(r2)
  a830f8:	e0bffd17 	ldw	r2,-12(fp)
  a830fc:	10800117 	ldw	r2,4(r2)
  a83100:	18bfef36 	bltu	r3,r2,a830c0 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  a83104:	e03fff15 	stw	zero,-4(fp)
  a83108:	e0bfff17 	ldw	r2,-4(fp)
}
  a8310c:	e037883a 	mov	sp,fp
  a83110:	df000017 	ldw	fp,0(sp)
  a83114:	dec00104 	addi	sp,sp,4
  a83118:	f800283a 	ret

00a8311c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  a8311c:	defff804 	addi	sp,sp,-32
  a83120:	df000715 	stw	fp,28(sp)
  a83124:	df000704 	addi	fp,sp,28
  a83128:	e13ffb15 	stw	r4,-20(fp)
  a8312c:	e17ffc15 	stw	r5,-16(fp)
  a83130:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
  a83134:	00bff9c4 	movi	r2,-25
  a83138:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
  a8313c:	e0bffc17 	ldw	r2,-16(fp)
  a83140:	e0bfff15 	stw	r2,-4(fp)
  a83144:	e0ffff17 	ldw	r3,-4(fp)
  a83148:	189a8060 	cmpeqi	r2,r3,27137
  a8314c:	1000041e 	bne	r2,zero,a83160 <altera_avalon_jtag_uart_ioctl+0x44>
  a83150:	e0ffff17 	ldw	r3,-4(fp)
  a83154:	189a80a0 	cmpeqi	r2,r3,27138
  a83158:	10001b1e 	bne	r2,zero,a831c8 <altera_avalon_jtag_uart_ioctl+0xac>
  a8315c:	00002706 	br	a831fc <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  a83160:	e0bffb17 	ldw	r2,-20(fp)
  a83164:	10c00117 	ldw	r3,4(r2)
  a83168:	00a00034 	movhi	r2,32768
  a8316c:	10bfffc4 	addi	r2,r2,-1
  a83170:	18802226 	beq	r3,r2,a831fc <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
  a83174:	e0bffd17 	ldw	r2,-12(fp)
  a83178:	10800017 	ldw	r2,0(r2)
  a8317c:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  a83180:	e0bff917 	ldw	r2,-28(fp)
  a83184:	10800090 	cmplti	r2,r2,2
  a83188:	1000071e 	bne	r2,zero,a831a8 <altera_avalon_jtag_uart_ioctl+0x8c>
  a8318c:	e0fff917 	ldw	r3,-28(fp)
  a83190:	00a00034 	movhi	r2,32768
  a83194:	10bfffc4 	addi	r2,r2,-1
  a83198:	18800326 	beq	r3,r2,a831a8 <altera_avalon_jtag_uart_ioctl+0x8c>
  a8319c:	e0bff917 	ldw	r2,-28(fp)
  a831a0:	e0bffe15 	stw	r2,-8(fp)
  a831a4:	00000306 	br	a831b4 <altera_avalon_jtag_uart_ioctl+0x98>
  a831a8:	00e00034 	movhi	r3,32768
  a831ac:	18ffff84 	addi	r3,r3,-2
  a831b0:	e0fffe15 	stw	r3,-8(fp)
  a831b4:	e0bffb17 	ldw	r2,-20(fp)
  a831b8:	e0fffe17 	ldw	r3,-8(fp)
  a831bc:	10c00115 	stw	r3,4(r2)
      rc = 0;
  a831c0:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
  a831c4:	00000d06 	br	a831fc <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  a831c8:	e0bffb17 	ldw	r2,-20(fp)
  a831cc:	10c00117 	ldw	r3,4(r2)
  a831d0:	00a00034 	movhi	r2,32768
  a831d4:	10bfffc4 	addi	r2,r2,-1
  a831d8:	18800826 	beq	r3,r2,a831fc <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  a831dc:	e13ffd17 	ldw	r4,-12(fp)
  a831e0:	e0bffb17 	ldw	r2,-20(fp)
  a831e4:	10c00917 	ldw	r3,36(r2)
  a831e8:	e0bffb17 	ldw	r2,-20(fp)
  a831ec:	10800117 	ldw	r2,4(r2)
  a831f0:	1885803a 	cmpltu	r2,r3,r2
  a831f4:	20800015 	stw	r2,0(r4)
      rc = 0;
  a831f8:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
  a831fc:	e0bffa17 	ldw	r2,-24(fp)
}
  a83200:	e037883a 	mov	sp,fp
  a83204:	df000017 	ldw	fp,0(sp)
  a83208:	dec00104 	addi	sp,sp,4
  a8320c:	f800283a 	ret

00a83210 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  a83210:	defff204 	addi	sp,sp,-56
  a83214:	dfc00d15 	stw	ra,52(sp)
  a83218:	df000c15 	stw	fp,48(sp)
  a8321c:	df000c04 	addi	fp,sp,48
  a83220:	e13ffb15 	stw	r4,-20(fp)
  a83224:	e17ffc15 	stw	r5,-16(fp)
  a83228:	e1bffd15 	stw	r6,-12(fp)
  a8322c:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
  a83230:	e0bffc17 	ldw	r2,-16(fp)
  a83234:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  a83238:	00004806 	br	a8335c <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  a8323c:	e0bffb17 	ldw	r2,-20(fp)
  a83240:	10800a17 	ldw	r2,40(r2)
  a83244:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  a83248:	e0bffb17 	ldw	r2,-20(fp)
  a8324c:	10800b17 	ldw	r2,44(r2)
  a83250:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
  a83254:	e0fff717 	ldw	r3,-36(fp)
  a83258:	e0bff617 	ldw	r2,-40(fp)
  a8325c:	18800536 	bltu	r3,r2,a83274 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  a83260:	e0bff717 	ldw	r2,-36(fp)
  a83264:	e0fff617 	ldw	r3,-40(fp)
  a83268:	10c5c83a 	sub	r2,r2,r3
  a8326c:	e0bff815 	stw	r2,-32(fp)
  a83270:	00000406 	br	a83284 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  a83274:	00820004 	movi	r2,2048
  a83278:	e0fff617 	ldw	r3,-40(fp)
  a8327c:	10c5c83a 	sub	r2,r2,r3
  a83280:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
  a83284:	e0bff817 	ldw	r2,-32(fp)
  a83288:	1005003a 	cmpeq	r2,r2,zero
  a8328c:	10001f1e 	bne	r2,zero,a8330c <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
  a83290:	e0fffd17 	ldw	r3,-12(fp)
  a83294:	e0bff817 	ldw	r2,-32(fp)
  a83298:	1880022e 	bgeu	r3,r2,a832a4 <altera_avalon_jtag_uart_read+0x94>
        n = space;
  a8329c:	e0bffd17 	ldw	r2,-12(fp)
  a832a0:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  a832a4:	e0bffb17 	ldw	r2,-20(fp)
  a832a8:	10c00e04 	addi	r3,r2,56
  a832ac:	e0bff617 	ldw	r2,-40(fp)
  a832b0:	1887883a 	add	r3,r3,r2
  a832b4:	e0bffa17 	ldw	r2,-24(fp)
  a832b8:	1009883a 	mov	r4,r2
  a832bc:	180b883a 	mov	r5,r3
  a832c0:	e1bff817 	ldw	r6,-32(fp)
  a832c4:	0a873000 	call	a87300 <memcpy>
      ptr   += n;
  a832c8:	e0fff817 	ldw	r3,-32(fp)
  a832cc:	e0bffa17 	ldw	r2,-24(fp)
  a832d0:	10c5883a 	add	r2,r2,r3
  a832d4:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
  a832d8:	e0fffd17 	ldw	r3,-12(fp)
  a832dc:	e0bff817 	ldw	r2,-32(fp)
  a832e0:	1885c83a 	sub	r2,r3,r2
  a832e4:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  a832e8:	e0fff617 	ldw	r3,-40(fp)
  a832ec:	e0bff817 	ldw	r2,-32(fp)
  a832f0:	1885883a 	add	r2,r3,r2
  a832f4:	10c1ffcc 	andi	r3,r2,2047
  a832f8:	e0bffb17 	ldw	r2,-20(fp)
  a832fc:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  a83300:	e0bffd17 	ldw	r2,-12(fp)
  a83304:	10800048 	cmpgei	r2,r2,1
  a83308:	103fcc1e 	bne	r2,zero,a8323c <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
  a8330c:	e0fffa17 	ldw	r3,-24(fp)
  a83310:	e0bffc17 	ldw	r2,-16(fp)
  a83314:	1880141e 	bne	r3,r2,a83368 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  a83318:	e0bffe17 	ldw	r2,-8(fp)
  a8331c:	1090000c 	andi	r2,r2,16384
  a83320:	1004c03a 	cmpne	r2,r2,zero
  a83324:	1000101e 	bne	r2,zero,a83368 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  a83328:	e0bffb17 	ldw	r2,-20(fp)
  a8332c:	10c00a17 	ldw	r3,40(r2)
  a83330:	e0bff717 	ldw	r2,-36(fp)
  a83334:	1880051e 	bne	r3,r2,a8334c <altera_avalon_jtag_uart_read+0x13c>
  a83338:	e0bffb17 	ldw	r2,-20(fp)
  a8333c:	10c00917 	ldw	r3,36(r2)
  a83340:	e0bffb17 	ldw	r2,-20(fp)
  a83344:	10800117 	ldw	r2,4(r2)
  a83348:	18bff736 	bltu	r3,r2,a83328 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  a8334c:	e0bffb17 	ldw	r2,-20(fp)
  a83350:	10c00a17 	ldw	r3,40(r2)
  a83354:	e0bff717 	ldw	r2,-36(fp)
  a83358:	18800326 	beq	r3,r2,a83368 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  a8335c:	e0bffd17 	ldw	r2,-12(fp)
  a83360:	10800048 	cmpgei	r2,r2,1
  a83364:	103fb51e 	bne	r2,zero,a8323c <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  a83368:	e0fffa17 	ldw	r3,-24(fp)
  a8336c:	e0bffc17 	ldw	r2,-16(fp)
  a83370:	18801926 	beq	r3,r2,a833d8 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a83374:	0005303a 	rdctl	r2,status
  a83378:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a8337c:	e0fff517 	ldw	r3,-44(fp)
  a83380:	00bfff84 	movi	r2,-2
  a83384:	1884703a 	and	r2,r3,r2
  a83388:	1001703a 	wrctl	status,r2
  
  return context;
  a8338c:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  a83390:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  a83394:	e0bffb17 	ldw	r2,-20(fp)
  a83398:	10800817 	ldw	r2,32(r2)
  a8339c:	10c00054 	ori	r3,r2,1
  a833a0:	e0bffb17 	ldw	r2,-20(fp)
  a833a4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  a833a8:	e0bffb17 	ldw	r2,-20(fp)
  a833ac:	10800017 	ldw	r2,0(r2)
  a833b0:	11000104 	addi	r4,r2,4
  a833b4:	e0bffb17 	ldw	r2,-20(fp)
  a833b8:	10800817 	ldw	r2,32(r2)
  a833bc:	1007883a 	mov	r3,r2
  a833c0:	2005883a 	mov	r2,r4
  a833c4:	10c00035 	stwio	r3,0(r2)
  a833c8:	e0bff917 	ldw	r2,-28(fp)
  a833cc:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a833d0:	e0bff417 	ldw	r2,-48(fp)
  a833d4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  a833d8:	e0fffa17 	ldw	r3,-24(fp)
  a833dc:	e0bffc17 	ldw	r2,-16(fp)
  a833e0:	18800526 	beq	r3,r2,a833f8 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
  a833e4:	e0fffa17 	ldw	r3,-24(fp)
  a833e8:	e0bffc17 	ldw	r2,-16(fp)
  a833ec:	1887c83a 	sub	r3,r3,r2
  a833f0:	e0ffff15 	stw	r3,-4(fp)
  a833f4:	00000906 	br	a8341c <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
  a833f8:	e0bffe17 	ldw	r2,-8(fp)
  a833fc:	1090000c 	andi	r2,r2,16384
  a83400:	1005003a 	cmpeq	r2,r2,zero
  a83404:	1000031e 	bne	r2,zero,a83414 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
  a83408:	00bffd44 	movi	r2,-11
  a8340c:	e0bfff15 	stw	r2,-4(fp)
  a83410:	00000206 	br	a8341c <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
  a83414:	00bffec4 	movi	r2,-5
  a83418:	e0bfff15 	stw	r2,-4(fp)
  a8341c:	e0bfff17 	ldw	r2,-4(fp)
}
  a83420:	e037883a 	mov	sp,fp
  a83424:	dfc00117 	ldw	ra,4(sp)
  a83428:	df000017 	ldw	fp,0(sp)
  a8342c:	dec00204 	addi	sp,sp,8
  a83430:	f800283a 	ret

00a83434 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  a83434:	defff204 	addi	sp,sp,-56
  a83438:	dfc00d15 	stw	ra,52(sp)
  a8343c:	df000c15 	stw	fp,48(sp)
  a83440:	df000c04 	addi	fp,sp,48
  a83444:	e13ffb15 	stw	r4,-20(fp)
  a83448:	e17ffc15 	stw	r5,-16(fp)
  a8344c:	e1bffd15 	stw	r6,-12(fp)
  a83450:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  a83454:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  a83458:	e0bffc17 	ldw	r2,-16(fp)
  a8345c:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  a83460:	00003a06 	br	a8354c <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  a83464:	e0bffb17 	ldw	r2,-20(fp)
  a83468:	10800c17 	ldw	r2,48(r2)
  a8346c:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
  a83470:	e0bffb17 	ldw	r2,-20(fp)
  a83474:	10800d17 	ldw	r2,52(r2)
  a83478:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
  a8347c:	e0fffa17 	ldw	r3,-24(fp)
  a83480:	e0bff917 	ldw	r2,-28(fp)
  a83484:	1880062e 	bgeu	r3,r2,a834a0 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  a83488:	e0fff917 	ldw	r3,-28(fp)
  a8348c:	e0bffa17 	ldw	r2,-24(fp)
  a83490:	1885c83a 	sub	r2,r3,r2
  a83494:	10bfffc4 	addi	r2,r2,-1
  a83498:	e0bff815 	stw	r2,-32(fp)
  a8349c:	00000c06 	br	a834d0 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
  a834a0:	e0bff917 	ldw	r2,-28(fp)
  a834a4:	1005003a 	cmpeq	r2,r2,zero
  a834a8:	1000051e 	bne	r2,zero,a834c0 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  a834ac:	00820004 	movi	r2,2048
  a834b0:	e0fffa17 	ldw	r3,-24(fp)
  a834b4:	10c5c83a 	sub	r2,r2,r3
  a834b8:	e0bff815 	stw	r2,-32(fp)
  a834bc:	00000406 	br	a834d0 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  a834c0:	0081ffc4 	movi	r2,2047
  a834c4:	e0fffa17 	ldw	r3,-24(fp)
  a834c8:	10c5c83a 	sub	r2,r2,r3
  a834cc:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
  a834d0:	e0bff817 	ldw	r2,-32(fp)
  a834d4:	1005003a 	cmpeq	r2,r2,zero
  a834d8:	10001f1e 	bne	r2,zero,a83558 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
  a834dc:	e0fffd17 	ldw	r3,-12(fp)
  a834e0:	e0bff817 	ldw	r2,-32(fp)
  a834e4:	1880022e 	bgeu	r3,r2,a834f0 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
  a834e8:	e0bffd17 	ldw	r2,-12(fp)
  a834ec:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  a834f0:	e0bffb17 	ldw	r2,-20(fp)
  a834f4:	10c20e04 	addi	r3,r2,2104
  a834f8:	e0bffa17 	ldw	r2,-24(fp)
  a834fc:	1885883a 	add	r2,r3,r2
  a83500:	e0fffc17 	ldw	r3,-16(fp)
  a83504:	1009883a 	mov	r4,r2
  a83508:	180b883a 	mov	r5,r3
  a8350c:	e1bff817 	ldw	r6,-32(fp)
  a83510:	0a873000 	call	a87300 <memcpy>
      ptr   += n;
  a83514:	e0fff817 	ldw	r3,-32(fp)
  a83518:	e0bffc17 	ldw	r2,-16(fp)
  a8351c:	10c5883a 	add	r2,r2,r3
  a83520:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
  a83524:	e0fffd17 	ldw	r3,-12(fp)
  a83528:	e0bff817 	ldw	r2,-32(fp)
  a8352c:	1885c83a 	sub	r2,r3,r2
  a83530:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  a83534:	e0fffa17 	ldw	r3,-24(fp)
  a83538:	e0bff817 	ldw	r2,-32(fp)
  a8353c:	1885883a 	add	r2,r3,r2
  a83540:	10c1ffcc 	andi	r3,r2,2047
  a83544:	e0bffb17 	ldw	r2,-20(fp)
  a83548:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  a8354c:	e0bffd17 	ldw	r2,-12(fp)
  a83550:	10800048 	cmpgei	r2,r2,1
  a83554:	103fc31e 	bne	r2,zero,a83464 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a83558:	0005303a 	rdctl	r2,status
  a8355c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a83560:	e0fff517 	ldw	r3,-44(fp)
  a83564:	00bfff84 	movi	r2,-2
  a83568:	1884703a 	and	r2,r3,r2
  a8356c:	1001703a 	wrctl	status,r2
  
  return context;
  a83570:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  a83574:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  a83578:	e0bffb17 	ldw	r2,-20(fp)
  a8357c:	10800817 	ldw	r2,32(r2)
  a83580:	10c00094 	ori	r3,r2,2
  a83584:	e0bffb17 	ldw	r2,-20(fp)
  a83588:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  a8358c:	e0bffb17 	ldw	r2,-20(fp)
  a83590:	10800017 	ldw	r2,0(r2)
  a83594:	11000104 	addi	r4,r2,4
  a83598:	e0bffb17 	ldw	r2,-20(fp)
  a8359c:	10800817 	ldw	r2,32(r2)
  a835a0:	1007883a 	mov	r3,r2
  a835a4:	2005883a 	mov	r2,r4
  a835a8:	10c00035 	stwio	r3,0(r2)
  a835ac:	e0bff717 	ldw	r2,-36(fp)
  a835b0:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a835b4:	e0bff417 	ldw	r2,-48(fp)
  a835b8:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  a835bc:	e0bffd17 	ldw	r2,-12(fp)
  a835c0:	10800050 	cmplti	r2,r2,1
  a835c4:	1000111e 	bne	r2,zero,a8360c <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
  a835c8:	e0bffe17 	ldw	r2,-8(fp)
  a835cc:	1090000c 	andi	r2,r2,16384
  a835d0:	1004c03a 	cmpne	r2,r2,zero
  a835d4:	1000101e 	bne	r2,zero,a83618 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  a835d8:	e0bffb17 	ldw	r2,-20(fp)
  a835dc:	10c00d17 	ldw	r3,52(r2)
  a835e0:	e0bff917 	ldw	r2,-28(fp)
  a835e4:	1880051e 	bne	r3,r2,a835fc <altera_avalon_jtag_uart_write+0x1c8>
  a835e8:	e0bffb17 	ldw	r2,-20(fp)
  a835ec:	10c00917 	ldw	r3,36(r2)
  a835f0:	e0bffb17 	ldw	r2,-20(fp)
  a835f4:	10800117 	ldw	r2,4(r2)
  a835f8:	18bff736 	bltu	r3,r2,a835d8 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
  a835fc:	e0bffb17 	ldw	r2,-20(fp)
  a83600:	10c00d17 	ldw	r3,52(r2)
  a83604:	e0bff917 	ldw	r2,-28(fp)
  a83608:	18800326 	beq	r3,r2,a83618 <altera_avalon_jtag_uart_write+0x1e4>
        break;
    }
  }
  while (count > 0);
  a8360c:	e0bffd17 	ldw	r2,-12(fp)
  a83610:	10800048 	cmpgei	r2,r2,1
  a83614:	103fcd1e 	bne	r2,zero,a8354c <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  a83618:	e0fffc17 	ldw	r3,-16(fp)
  a8361c:	e0bff617 	ldw	r2,-40(fp)
  a83620:	18800526 	beq	r3,r2,a83638 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
  a83624:	e0fffc17 	ldw	r3,-16(fp)
  a83628:	e0bff617 	ldw	r2,-40(fp)
  a8362c:	1887c83a 	sub	r3,r3,r2
  a83630:	e0ffff15 	stw	r3,-4(fp)
  a83634:	00000906 	br	a8365c <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
  a83638:	e0bffe17 	ldw	r2,-8(fp)
  a8363c:	1090000c 	andi	r2,r2,16384
  a83640:	1005003a 	cmpeq	r2,r2,zero
  a83644:	1000031e 	bne	r2,zero,a83654 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
  a83648:	00bffd44 	movi	r2,-11
  a8364c:	e0bfff15 	stw	r2,-4(fp)
  a83650:	00000206 	br	a8365c <altera_avalon_jtag_uart_write+0x228>
  else
    return -EIO; /* Host not connected */
  a83654:	00bffec4 	movi	r2,-5
  a83658:	e0bfff15 	stw	r2,-4(fp)
  a8365c:	e0bfff17 	ldw	r2,-4(fp)
}
  a83660:	e037883a 	mov	sp,fp
  a83664:	dfc00117 	ldw	ra,4(sp)
  a83668:	df000017 	ldw	fp,0(sp)
  a8366c:	dec00204 	addi	sp,sp,8
  a83670:	f800283a 	ret

00a83674 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  a83674:	defffa04 	addi	sp,sp,-24
  a83678:	dfc00515 	stw	ra,20(sp)
  a8367c:	df000415 	stw	fp,16(sp)
  a83680:	df000404 	addi	fp,sp,16
  a83684:	e13ffe15 	stw	r4,-8(fp)
  a83688:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
  a8368c:	e0bffe17 	ldw	r2,-8(fp)
  a83690:	10800017 	ldw	r2,0(r2)
  a83694:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  a83698:	008003f4 	movhi	r2,15
  a8369c:	10909004 	addi	r2,r2,16960
  a836a0:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  a836a4:	e0bffe17 	ldw	r2,-8(fp)
  a836a8:	10800803 	ldbu	r2,32(r2)
  a836ac:	10803fcc 	andi	r2,r2,255
  a836b0:	1080201c 	xori	r2,r2,128
  a836b4:	10bfe004 	addi	r2,r2,-128
  a836b8:	1004c03a 	cmpne	r2,r2,zero
  a836bc:	1000161e 	bne	r2,zero,a83718 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  a836c0:	00000a06 	br	a836ec <lcd_write_command+0x78>
    if (--i == 0)
  a836c4:	e0bffc17 	ldw	r2,-16(fp)
  a836c8:	10bfffc4 	addi	r2,r2,-1
  a836cc:	e0bffc15 	stw	r2,-16(fp)
  a836d0:	e0bffc17 	ldw	r2,-16(fp)
  a836d4:	1004c03a 	cmpne	r2,r2,zero
  a836d8:	1000041e 	bne	r2,zero,a836ec <lcd_write_command+0x78>
    {
      sp->broken = 1;
  a836dc:	e0fffe17 	ldw	r3,-8(fp)
  a836e0:	00800044 	movi	r2,1
  a836e4:	18800805 	stb	r2,32(r3)
      return;
  a836e8:	00000b06 	br	a83718 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  a836ec:	e0bffd17 	ldw	r2,-12(fp)
  a836f0:	10800104 	addi	r2,r2,4
  a836f4:	10800037 	ldwio	r2,0(r2)
  a836f8:	1080200c 	andi	r2,r2,128
  a836fc:	1004c03a 	cmpne	r2,r2,zero
  a83700:	103ff01e 	bne	r2,zero,a836c4 <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  a83704:	01001904 	movi	r4,100
  a83708:	0a863400 	call	a86340 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  a8370c:	e0bffd17 	ldw	r2,-12(fp)
  a83710:	e0ffff03 	ldbu	r3,-4(fp)
  a83714:	10c00035 	stwio	r3,0(r2)
}
  a83718:	e037883a 	mov	sp,fp
  a8371c:	dfc00117 	ldw	ra,4(sp)
  a83720:	df000017 	ldw	fp,0(sp)
  a83724:	dec00204 	addi	sp,sp,8
  a83728:	f800283a 	ret

00a8372c <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  a8372c:	defffa04 	addi	sp,sp,-24
  a83730:	dfc00515 	stw	ra,20(sp)
  a83734:	df000415 	stw	fp,16(sp)
  a83738:	df000404 	addi	fp,sp,16
  a8373c:	e13ffe15 	stw	r4,-8(fp)
  a83740:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
  a83744:	e0bffe17 	ldw	r2,-8(fp)
  a83748:	10800017 	ldw	r2,0(r2)
  a8374c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  a83750:	008003f4 	movhi	r2,15
  a83754:	10909004 	addi	r2,r2,16960
  a83758:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  a8375c:	e0bffe17 	ldw	r2,-8(fp)
  a83760:	10800803 	ldbu	r2,32(r2)
  a83764:	10803fcc 	andi	r2,r2,255
  a83768:	1080201c 	xori	r2,r2,128
  a8376c:	10bfe004 	addi	r2,r2,-128
  a83770:	1004c03a 	cmpne	r2,r2,zero
  a83774:	10001d1e 	bne	r2,zero,a837ec <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  a83778:	00000a06 	br	a837a4 <lcd_write_data+0x78>
    if (--i == 0)
  a8377c:	e0bffc17 	ldw	r2,-16(fp)
  a83780:	10bfffc4 	addi	r2,r2,-1
  a83784:	e0bffc15 	stw	r2,-16(fp)
  a83788:	e0bffc17 	ldw	r2,-16(fp)
  a8378c:	1004c03a 	cmpne	r2,r2,zero
  a83790:	1000041e 	bne	r2,zero,a837a4 <lcd_write_data+0x78>
    {
      sp->broken = 1;
  a83794:	e0fffe17 	ldw	r3,-8(fp)
  a83798:	00800044 	movi	r2,1
  a8379c:	18800805 	stb	r2,32(r3)
      return;
  a837a0:	00001206 	br	a837ec <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  a837a4:	e0bffd17 	ldw	r2,-12(fp)
  a837a8:	10800104 	addi	r2,r2,4
  a837ac:	10800037 	ldwio	r2,0(r2)
  a837b0:	1080200c 	andi	r2,r2,128
  a837b4:	1004c03a 	cmpne	r2,r2,zero
  a837b8:	103ff01e 	bne	r2,zero,a8377c <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  a837bc:	01001904 	movi	r4,100
  a837c0:	0a863400 	call	a86340 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  a837c4:	e0bffd17 	ldw	r2,-12(fp)
  a837c8:	10800204 	addi	r2,r2,8
  a837cc:	e0ffff03 	ldbu	r3,-4(fp)
  a837d0:	10c00035 	stwio	r3,0(r2)

  sp->address++;
  a837d4:	e0bffe17 	ldw	r2,-8(fp)
  a837d8:	108008c3 	ldbu	r2,35(r2)
  a837dc:	10800044 	addi	r2,r2,1
  a837e0:	1007883a 	mov	r3,r2
  a837e4:	e0bffe17 	ldw	r2,-8(fp)
  a837e8:	10c008c5 	stb	r3,35(r2)
}
  a837ec:	e037883a 	mov	sp,fp
  a837f0:	dfc00117 	ldw	ra,4(sp)
  a837f4:	df000017 	ldw	fp,0(sp)
  a837f8:	dec00204 	addi	sp,sp,8
  a837fc:	f800283a 	ret

00a83800 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  a83800:	defffc04 	addi	sp,sp,-16
  a83804:	dfc00315 	stw	ra,12(sp)
  a83808:	df000215 	stw	fp,8(sp)
  a8380c:	df000204 	addi	fp,sp,8
  a83810:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  a83814:	e13fff17 	ldw	r4,-4(fp)
  a83818:	01400044 	movi	r5,1
  a8381c:	0a836740 	call	a83674 <lcd_write_command>

  sp->x = 0;
  a83820:	e0bfff17 	ldw	r2,-4(fp)
  a83824:	10000845 	stb	zero,33(r2)
  sp->y = 0;
  a83828:	e0bfff17 	ldw	r2,-4(fp)
  a8382c:	10000885 	stb	zero,34(r2)
  sp->address = 0;
  a83830:	e0bfff17 	ldw	r2,-4(fp)
  a83834:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  a83838:	e03ffe15 	stw	zero,-8(fp)
  a8383c:	00001906 	br	a838a4 <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  a83840:	e0bffe17 	ldw	r2,-8(fp)
  a83844:	108018e4 	muli	r2,r2,99
  a83848:	10c01004 	addi	r3,r2,64
  a8384c:	e0bfff17 	ldw	r2,-4(fp)
  a83850:	1889883a 	add	r4,r3,r2
  a83854:	01400804 	movi	r5,32
  a83858:	01801444 	movi	r6,81
  a8385c:	0a873a00 	call	a873a0 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  a83860:	e0bffe17 	ldw	r2,-8(fp)
  a83864:	108018e4 	muli	r2,r2,99
  a83868:	10c00c04 	addi	r3,r2,48
  a8386c:	e0bfff17 	ldw	r2,-4(fp)
  a83870:	1889883a 	add	r4,r3,r2
  a83874:	01400804 	movi	r5,32
  a83878:	01800404 	movi	r6,16
  a8387c:	0a873a00 	call	a873a0 <memset>
    sp->line[y].width = 0;
  a83880:	e0bffe17 	ldw	r2,-8(fp)
  a83884:	e0ffff17 	ldw	r3,-4(fp)
  a83888:	108018e4 	muli	r2,r2,99
  a8388c:	10c5883a 	add	r2,r2,r3
  a83890:	10802404 	addi	r2,r2,144
  a83894:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  a83898:	e0bffe17 	ldw	r2,-8(fp)
  a8389c:	10800044 	addi	r2,r2,1
  a838a0:	e0bffe15 	stw	r2,-8(fp)
  a838a4:	e0bffe17 	ldw	r2,-8(fp)
  a838a8:	10800090 	cmplti	r2,r2,2
  a838ac:	103fe41e 	bne	r2,zero,a83840 <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
  a838b0:	e037883a 	mov	sp,fp
  a838b4:	dfc00117 	ldw	ra,4(sp)
  a838b8:	df000017 	ldw	fp,0(sp)
  a838bc:	dec00204 	addi	sp,sp,8
  a838c0:	f800283a 	ret

00a838c4 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  a838c4:	defff604 	addi	sp,sp,-40
  a838c8:	dfc00915 	stw	ra,36(sp)
  a838cc:	df000815 	stw	fp,32(sp)
  a838d0:	dc000715 	stw	r16,28(sp)
  a838d4:	df000704 	addi	fp,sp,28
  a838d8:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  a838dc:	e0bfff17 	ldw	r2,-4(fp)
  a838e0:	10800943 	ldbu	r2,37(r2)
  a838e4:	10803fcc 	andi	r2,r2,255
  a838e8:	1080201c 	xori	r2,r2,128
  a838ec:	10bfe004 	addi	r2,r2,-128
  a838f0:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  a838f4:	e03ffe15 	stw	zero,-8(fp)
  a838f8:	00006406 	br	a83a8c <lcd_repaint_screen+0x1c8>
  {
    int width  = sp->line[y].width;
  a838fc:	e0bffe17 	ldw	r2,-8(fp)
  a83900:	e0ffff17 	ldw	r3,-4(fp)
  a83904:	108018e4 	muli	r2,r2,99
  a83908:	10c5883a 	add	r2,r2,r3
  a8390c:	10802404 	addi	r2,r2,144
  a83910:	10800043 	ldbu	r2,1(r2)
  a83914:	10803fcc 	andi	r2,r2,255
  a83918:	1080201c 	xori	r2,r2,128
  a8391c:	10bfe004 	addi	r2,r2,-128
  a83920:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  a83924:	e0bffe17 	ldw	r2,-8(fp)
  a83928:	e0ffff17 	ldw	r3,-4(fp)
  a8392c:	108018e4 	muli	r2,r2,99
  a83930:	10c5883a 	add	r2,r2,r3
  a83934:	10802404 	addi	r2,r2,144
  a83938:	10800083 	ldbu	r2,2(r2)
  a8393c:	10c03fcc 	andi	r3,r2,255
  a83940:	e0bffc17 	ldw	r2,-16(fp)
  a83944:	1885383a 	mul	r2,r3,r2
  a83948:	1005d23a 	srai	r2,r2,8
  a8394c:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
  a83950:	e0fffa17 	ldw	r3,-24(fp)
  a83954:	e0bffb17 	ldw	r2,-20(fp)
  a83958:	18800116 	blt	r3,r2,a83960 <lcd_repaint_screen+0x9c>
      offset = 0;
  a8395c:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  a83960:	e03ffd15 	stw	zero,-12(fp)
  a83964:	00004306 	br	a83a74 <lcd_repaint_screen+0x1b0>
    {
      char c = sp->line[y].data[(x + offset) % width];
  a83968:	e43ffe17 	ldw	r16,-8(fp)
  a8396c:	e0fffd17 	ldw	r3,-12(fp)
  a83970:	e0bffa17 	ldw	r2,-24(fp)
  a83974:	1889883a 	add	r4,r3,r2
  a83978:	e17ffb17 	ldw	r5,-20(fp)
  a8397c:	0a803900 	call	a80390 <__modsi3>
  a83980:	1009883a 	mov	r4,r2
  a83984:	e0ffff17 	ldw	r3,-4(fp)
  a83988:	808018e4 	muli	r2,r16,99
  a8398c:	10c5883a 	add	r2,r2,r3
  a83990:	1105883a 	add	r2,r2,r4
  a83994:	10801004 	addi	r2,r2,64
  a83998:	10800003 	ldbu	r2,0(r2)
  a8399c:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  a839a0:	e0bffe17 	ldw	r2,-8(fp)
  a839a4:	e13ffd17 	ldw	r4,-12(fp)
  a839a8:	e0ffff17 	ldw	r3,-4(fp)
  a839ac:	108018e4 	muli	r2,r2,99
  a839b0:	10c5883a 	add	r2,r2,r3
  a839b4:	1105883a 	add	r2,r2,r4
  a839b8:	10800c04 	addi	r2,r2,48
  a839bc:	10800003 	ldbu	r2,0(r2)
  a839c0:	10c03fcc 	andi	r3,r2,255
  a839c4:	18c0201c 	xori	r3,r3,128
  a839c8:	18ffe004 	addi	r3,r3,-128
  a839cc:	e0bff947 	ldb	r2,-27(fp)
  a839d0:	18802526 	beq	r3,r2,a83a68 <lcd_repaint_screen+0x1a4>
      {
        unsigned char address = x + colstart[y];
  a839d4:	e0fffe17 	ldw	r3,-8(fp)
  a839d8:	d0a00004 	addi	r2,gp,-32768
  a839dc:	1885883a 	add	r2,r3,r2
  a839e0:	10800003 	ldbu	r2,0(r2)
  a839e4:	1007883a 	mov	r3,r2
  a839e8:	e0bffd17 	ldw	r2,-12(fp)
  a839ec:	1885883a 	add	r2,r3,r2
  a839f0:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
  a839f4:	e0fff903 	ldbu	r3,-28(fp)
  a839f8:	e0bfff17 	ldw	r2,-4(fp)
  a839fc:	108008c3 	ldbu	r2,35(r2)
  a83a00:	10803fcc 	andi	r2,r2,255
  a83a04:	1080201c 	xori	r2,r2,128
  a83a08:	10bfe004 	addi	r2,r2,-128
  a83a0c:	18800926 	beq	r3,r2,a83a34 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  a83a10:	e0fff903 	ldbu	r3,-28(fp)
  a83a14:	00bfe004 	movi	r2,-128
  a83a18:	1884b03a 	or	r2,r3,r2
  a83a1c:	11403fcc 	andi	r5,r2,255
  a83a20:	e13fff17 	ldw	r4,-4(fp)
  a83a24:	0a836740 	call	a83674 <lcd_write_command>
          sp->address = address;
  a83a28:	e0fff903 	ldbu	r3,-28(fp)
  a83a2c:	e0bfff17 	ldw	r2,-4(fp)
  a83a30:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
  a83a34:	e0bff943 	ldbu	r2,-27(fp)
  a83a38:	11403fcc 	andi	r5,r2,255
  a83a3c:	e13fff17 	ldw	r4,-4(fp)
  a83a40:	0a8372c0 	call	a8372c <lcd_write_data>
        sp->line[y].visible[x] = c;
  a83a44:	e0bffe17 	ldw	r2,-8(fp)
  a83a48:	e13ffd17 	ldw	r4,-12(fp)
  a83a4c:	e0ffff17 	ldw	r3,-4(fp)
  a83a50:	108018e4 	muli	r2,r2,99
  a83a54:	10c5883a 	add	r2,r2,r3
  a83a58:	1105883a 	add	r2,r2,r4
  a83a5c:	10c00c04 	addi	r3,r2,48
  a83a60:	e0bff943 	ldbu	r2,-27(fp)
  a83a64:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  a83a68:	e0bffd17 	ldw	r2,-12(fp)
  a83a6c:	10800044 	addi	r2,r2,1
  a83a70:	e0bffd15 	stw	r2,-12(fp)
  a83a74:	e0bffd17 	ldw	r2,-12(fp)
  a83a78:	10800410 	cmplti	r2,r2,16
  a83a7c:	103fba1e 	bne	r2,zero,a83968 <lcd_repaint_screen+0xa4>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  a83a80:	e0bffe17 	ldw	r2,-8(fp)
  a83a84:	10800044 	addi	r2,r2,1
  a83a88:	e0bffe15 	stw	r2,-8(fp)
  a83a8c:	e0bffe17 	ldw	r2,-8(fp)
  a83a90:	10800090 	cmplti	r2,r2,2
  a83a94:	103f991e 	bne	r2,zero,a838fc <lcd_repaint_screen+0x38>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
  a83a98:	e037883a 	mov	sp,fp
  a83a9c:	dfc00217 	ldw	ra,8(sp)
  a83aa0:	df000117 	ldw	fp,4(sp)
  a83aa4:	dc000017 	ldw	r16,0(sp)
  a83aa8:	dec00304 	addi	sp,sp,12
  a83aac:	f800283a 	ret

00a83ab0 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  a83ab0:	defffc04 	addi	sp,sp,-16
  a83ab4:	dfc00315 	stw	ra,12(sp)
  a83ab8:	df000215 	stw	fp,8(sp)
  a83abc:	df000204 	addi	fp,sp,8
  a83ac0:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  a83ac4:	e03ffe15 	stw	zero,-8(fp)
  a83ac8:	00001d06 	br	a83b40 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
  a83acc:	e0bffe17 	ldw	r2,-8(fp)
  a83ad0:	10800048 	cmpgei	r2,r2,1
  a83ad4:	10000f1e 	bne	r2,zero,a83b14 <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  a83ad8:	e0bffe17 	ldw	r2,-8(fp)
  a83adc:	108018e4 	muli	r2,r2,99
  a83ae0:	10c01004 	addi	r3,r2,64
  a83ae4:	e0bfff17 	ldw	r2,-4(fp)
  a83ae8:	1889883a 	add	r4,r3,r2
  a83aec:	e0bffe17 	ldw	r2,-8(fp)
  a83af0:	10800044 	addi	r2,r2,1
  a83af4:	108018e4 	muli	r2,r2,99
  a83af8:	10c01004 	addi	r3,r2,64
  a83afc:	e0bfff17 	ldw	r2,-4(fp)
  a83b00:	1885883a 	add	r2,r3,r2
  a83b04:	100b883a 	mov	r5,r2
  a83b08:	01801404 	movi	r6,80
  a83b0c:	0a873000 	call	a87300 <memcpy>
  a83b10:	00000806 	br	a83b34 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  a83b14:	e0bffe17 	ldw	r2,-8(fp)
  a83b18:	108018e4 	muli	r2,r2,99
  a83b1c:	10c01004 	addi	r3,r2,64
  a83b20:	e0bfff17 	ldw	r2,-4(fp)
  a83b24:	1889883a 	add	r4,r3,r2
  a83b28:	01400804 	movi	r5,32
  a83b2c:	01801404 	movi	r6,80
  a83b30:	0a873a00 	call	a873a0 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  a83b34:	e0bffe17 	ldw	r2,-8(fp)
  a83b38:	10800044 	addi	r2,r2,1
  a83b3c:	e0bffe15 	stw	r2,-8(fp)
  a83b40:	e0bffe17 	ldw	r2,-8(fp)
  a83b44:	10800090 	cmplti	r2,r2,2
  a83b48:	103fe01e 	bne	r2,zero,a83acc <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
  a83b4c:	e0bfff17 	ldw	r2,-4(fp)
  a83b50:	10800883 	ldbu	r2,34(r2)
  a83b54:	10bfffc4 	addi	r2,r2,-1
  a83b58:	1007883a 	mov	r3,r2
  a83b5c:	e0bfff17 	ldw	r2,-4(fp)
  a83b60:	10c00885 	stb	r3,34(r2)
}
  a83b64:	e037883a 	mov	sp,fp
  a83b68:	dfc00117 	ldw	ra,4(sp)
  a83b6c:	df000017 	ldw	fp,0(sp)
  a83b70:	dec00204 	addi	sp,sp,8
  a83b74:	f800283a 	ret

00a83b78 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  a83b78:	defff804 	addi	sp,sp,-32
  a83b7c:	dfc00715 	stw	ra,28(sp)
  a83b80:	df000615 	stw	fp,24(sp)
  a83b84:	df000604 	addi	fp,sp,24
  a83b88:	e13ffd15 	stw	r4,-12(fp)
  a83b8c:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
  a83b90:	e03ffc15 	stw	zero,-16(fp)
  a83b94:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
  a83b98:	e0bffd17 	ldw	r2,-12(fp)
  a83b9c:	10800a03 	ldbu	r2,40(r2)
  a83ba0:	10803fcc 	andi	r2,r2,255
  a83ba4:	1080201c 	xori	r2,r2,128
  a83ba8:	10bfe004 	addi	r2,r2,-128
  a83bac:	108016d8 	cmpnei	r2,r2,91
  a83bb0:	1000491e 	bne	r2,zero,a83cd8 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
  a83bb4:	e0bffd17 	ldw	r2,-12(fp)
  a83bb8:	10800a04 	addi	r2,r2,40
  a83bbc:	10800044 	addi	r2,r2,1
  a83bc0:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
  a83bc4:	00000d06 	br	a83bfc <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  a83bc8:	e0bffc17 	ldw	r2,-16(fp)
  a83bcc:	10c002a4 	muli	r3,r2,10
  a83bd0:	e0bffa17 	ldw	r2,-24(fp)
  a83bd4:	10800003 	ldbu	r2,0(r2)
  a83bd8:	10803fcc 	andi	r2,r2,255
  a83bdc:	1080201c 	xori	r2,r2,128
  a83be0:	10bfe004 	addi	r2,r2,-128
  a83be4:	1885883a 	add	r2,r3,r2
  a83be8:	10bff404 	addi	r2,r2,-48
  a83bec:	e0bffc15 	stw	r2,-16(fp)
  a83bf0:	e0bffa17 	ldw	r2,-24(fp)
  a83bf4:	10800044 	addi	r2,r2,1
  a83bf8:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
  a83bfc:	e0bffa17 	ldw	r2,-24(fp)
  a83c00:	10800003 	ldbu	r2,0(r2)
  a83c04:	10803fcc 	andi	r2,r2,255
  a83c08:	1080201c 	xori	r2,r2,128
  a83c0c:	10bfe004 	addi	r2,r2,-128
  a83c10:	1007883a 	mov	r3,r2
  a83c14:	00802a74 	movhi	r2,169
  a83c18:	10a52904 	addi	r2,r2,-27484
  a83c1c:	10800017 	ldw	r2,0(r2)
  a83c20:	1885883a 	add	r2,r3,r2
  a83c24:	10800003 	ldbu	r2,0(r2)
  a83c28:	10803fcc 	andi	r2,r2,255
  a83c2c:	1080010c 	andi	r2,r2,4
  a83c30:	1004c03a 	cmpne	r2,r2,zero
  a83c34:	103fe41e 	bne	r2,zero,a83bc8 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
  a83c38:	e0bffa17 	ldw	r2,-24(fp)
  a83c3c:	10800003 	ldbu	r2,0(r2)
  a83c40:	10803fcc 	andi	r2,r2,255
  a83c44:	1080201c 	xori	r2,r2,128
  a83c48:	10bfe004 	addi	r2,r2,-128
  a83c4c:	10800ed8 	cmpnei	r2,r2,59
  a83c50:	1000231e 	bne	r2,zero,a83ce0 <lcd_handle_escape+0x168>
    {
      ptr++;
  a83c54:	e0bffa17 	ldw	r2,-24(fp)
  a83c58:	10800044 	addi	r2,r2,1
  a83c5c:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
  a83c60:	00000d06 	br	a83c98 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  a83c64:	e0bffb17 	ldw	r2,-20(fp)
  a83c68:	10c002a4 	muli	r3,r2,10
  a83c6c:	e0bffa17 	ldw	r2,-24(fp)
  a83c70:	10800003 	ldbu	r2,0(r2)
  a83c74:	10803fcc 	andi	r2,r2,255
  a83c78:	1080201c 	xori	r2,r2,128
  a83c7c:	10bfe004 	addi	r2,r2,-128
  a83c80:	1885883a 	add	r2,r3,r2
  a83c84:	10bff404 	addi	r2,r2,-48
  a83c88:	e0bffb15 	stw	r2,-20(fp)
  a83c8c:	e0bffa17 	ldw	r2,-24(fp)
  a83c90:	10800044 	addi	r2,r2,1
  a83c94:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
  a83c98:	e0bffa17 	ldw	r2,-24(fp)
  a83c9c:	10800003 	ldbu	r2,0(r2)
  a83ca0:	10803fcc 	andi	r2,r2,255
  a83ca4:	1080201c 	xori	r2,r2,128
  a83ca8:	10bfe004 	addi	r2,r2,-128
  a83cac:	1007883a 	mov	r3,r2
  a83cb0:	00802a74 	movhi	r2,169
  a83cb4:	10a52904 	addi	r2,r2,-27484
  a83cb8:	10800017 	ldw	r2,0(r2)
  a83cbc:	1885883a 	add	r2,r3,r2
  a83cc0:	10800003 	ldbu	r2,0(r2)
  a83cc4:	10803fcc 	andi	r2,r2,255
  a83cc8:	1080010c 	andi	r2,r2,4
  a83ccc:	1004c03a 	cmpne	r2,r2,zero
  a83cd0:	103fe41e 	bne	r2,zero,a83c64 <lcd_handle_escape+0xec>
  a83cd4:	00000206 	br	a83ce0 <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
  a83cd8:	00bfffc4 	movi	r2,-1
  a83cdc:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
  a83ce0:	e0bffe07 	ldb	r2,-8(fp)
  a83ce4:	e0bfff15 	stw	r2,-4(fp)
  a83ce8:	e0ffff17 	ldw	r3,-4(fp)
  a83cec:	188012a0 	cmpeqi	r2,r3,74
  a83cf0:	10002f1e 	bne	r2,zero,a83db0 <lcd_handle_escape+0x238>
  a83cf4:	e0ffff17 	ldw	r3,-4(fp)
  a83cf8:	188012c8 	cmpgei	r2,r3,75
  a83cfc:	1000041e 	bne	r2,zero,a83d10 <lcd_handle_escape+0x198>
  a83d00:	e0ffff17 	ldw	r3,-4(fp)
  a83d04:	18801220 	cmpeqi	r2,r3,72
  a83d08:	1000081e 	bne	r2,zero,a83d2c <lcd_handle_escape+0x1b4>
  a83d0c:	00004906 	br	a83e34 <lcd_handle_escape+0x2bc>
  a83d10:	e0ffff17 	ldw	r3,-4(fp)
  a83d14:	188012e0 	cmpeqi	r2,r3,75
  a83d18:	10002b1e 	bne	r2,zero,a83dc8 <lcd_handle_escape+0x250>
  a83d1c:	e0ffff17 	ldw	r3,-4(fp)
  a83d20:	188019a0 	cmpeqi	r2,r3,102
  a83d24:	1000011e 	bne	r2,zero,a83d2c <lcd_handle_escape+0x1b4>
  a83d28:	00004206 	br	a83e34 <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  a83d2c:	e0bffb17 	ldw	r2,-20(fp)
  a83d30:	10800050 	cmplti	r2,r2,1
  a83d34:	1000051e 	bne	r2,zero,a83d4c <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
  a83d38:	e0bffb17 	ldw	r2,-20(fp)
  a83d3c:	10bfffc4 	addi	r2,r2,-1
  a83d40:	1007883a 	mov	r3,r2
  a83d44:	e0bffd17 	ldw	r2,-12(fp)
  a83d48:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
  a83d4c:	e0bffc17 	ldw	r2,-16(fp)
  a83d50:	10800050 	cmplti	r2,r2,1
  a83d54:	1000371e 	bne	r2,zero,a83e34 <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
  a83d58:	e0bffc17 	ldw	r2,-16(fp)
  a83d5c:	10bfffc4 	addi	r2,r2,-1
  a83d60:	1007883a 	mov	r3,r2
  a83d64:	e0bffd17 	ldw	r2,-12(fp)
  a83d68:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  a83d6c:	e0bffd17 	ldw	r2,-12(fp)
  a83d70:	10800883 	ldbu	r2,34(r2)
  a83d74:	10803fcc 	andi	r2,r2,255
  a83d78:	10800170 	cmpltui	r2,r2,5
  a83d7c:	1000061e 	bne	r2,zero,a83d98 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
  a83d80:	e0fffd17 	ldw	r3,-12(fp)
  a83d84:	00800104 	movi	r2,4
  a83d88:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
  a83d8c:	00000206 	br	a83d98 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
  a83d90:	e13ffd17 	ldw	r4,-12(fp)
  a83d94:	0a83ab00 	call	a83ab0 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
  a83d98:	e0bffd17 	ldw	r2,-12(fp)
  a83d9c:	10800883 	ldbu	r2,34(r2)
  a83da0:	10803fcc 	andi	r2,r2,255
  a83da4:	108000e8 	cmpgeui	r2,r2,3
  a83da8:	103ff91e 	bne	r2,zero,a83d90 <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
  a83dac:	00002106 	br	a83e34 <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  a83db0:	e0bffc17 	ldw	r2,-16(fp)
  a83db4:	10800098 	cmpnei	r2,r2,2
  a83db8:	10001e1e 	bne	r2,zero,a83e34 <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
  a83dbc:	e13ffd17 	ldw	r4,-12(fp)
  a83dc0:	0a838000 	call	a83800 <lcd_clear_screen>
    break;
  a83dc4:	00001b06 	br	a83e34 <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  a83dc8:	e0bffc17 	ldw	r2,-16(fp)
  a83dcc:	10800048 	cmpgei	r2,r2,1
  a83dd0:	1000181e 	bne	r2,zero,a83e34 <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  a83dd4:	e0bffd17 	ldw	r2,-12(fp)
  a83dd8:	10800843 	ldbu	r2,33(r2)
  a83ddc:	10803fcc 	andi	r2,r2,255
  a83de0:	10801428 	cmpgeui	r2,r2,80
  a83de4:	1000131e 	bne	r2,zero,a83e34 <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  a83de8:	e0bffd17 	ldw	r2,-12(fp)
  a83dec:	10800883 	ldbu	r2,34(r2)
  a83df0:	10803fcc 	andi	r2,r2,255
  a83df4:	108018e4 	muli	r2,r2,99
  a83df8:	10c01004 	addi	r3,r2,64
  a83dfc:	e0bffd17 	ldw	r2,-12(fp)
  a83e00:	1887883a 	add	r3,r3,r2
  a83e04:	e0bffd17 	ldw	r2,-12(fp)
  a83e08:	10800843 	ldbu	r2,33(r2)
  a83e0c:	10803fcc 	andi	r2,r2,255
  a83e10:	1889883a 	add	r4,r3,r2
  a83e14:	e0bffd17 	ldw	r2,-12(fp)
  a83e18:	10800843 	ldbu	r2,33(r2)
  a83e1c:	10c03fcc 	andi	r3,r2,255
  a83e20:	00801404 	movi	r2,80
  a83e24:	10c5c83a 	sub	r2,r2,r3
  a83e28:	100d883a 	mov	r6,r2
  a83e2c:	01400804 	movi	r5,32
  a83e30:	0a873a00 	call	a873a0 <memset>
    }
    break;
  }
}
  a83e34:	e037883a 	mov	sp,fp
  a83e38:	dfc00117 	ldw	ra,4(sp)
  a83e3c:	df000017 	ldw	fp,0(sp)
  a83e40:	dec00204 	addi	sp,sp,8
  a83e44:	f800283a 	ret

00a83e48 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  a83e48:	defff204 	addi	sp,sp,-56
  a83e4c:	dfc00d15 	stw	ra,52(sp)
  a83e50:	df000c15 	stw	fp,48(sp)
  a83e54:	dc000b15 	stw	r16,44(sp)
  a83e58:	df000b04 	addi	fp,sp,44
  a83e5c:	e13ffc15 	stw	r4,-16(fp)
  a83e60:	e17ffd15 	stw	r5,-12(fp)
  a83e64:	e1bffe15 	stw	r6,-8(fp)
  a83e68:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
  a83e6c:	e0bffe17 	ldw	r2,-8(fp)
  a83e70:	1007883a 	mov	r3,r2
  a83e74:	e0bffd17 	ldw	r2,-12(fp)
  a83e78:	10c5883a 	add	r2,r2,r3
  a83e7c:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  a83e80:	e0fffc17 	ldw	r3,-16(fp)
  a83e84:	00800044 	movi	r2,1
  a83e88:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
  a83e8c:	0000a206 	br	a84118 <altera_avalon_lcd_16207_write+0x2d0>
  {
    char c = *ptr;
  a83e90:	e0bffd17 	ldw	r2,-12(fp)
  a83e94:	10800003 	ldbu	r2,0(r2)
  a83e98:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
  a83e9c:	e0bffc17 	ldw	r2,-16(fp)
  a83ea0:	10800903 	ldbu	r2,36(r2)
  a83ea4:	10803fcc 	andi	r2,r2,255
  a83ea8:	1080201c 	xori	r2,r2,128
  a83eac:	10bfe004 	addi	r2,r2,-128
  a83eb0:	1004803a 	cmplt	r2,r2,zero
  a83eb4:	10003b1e 	bne	r2,zero,a83fa4 <altera_avalon_lcd_16207_write+0x15c>
    {
      unsigned int esccount = sp->esccount;
  a83eb8:	e0bffc17 	ldw	r2,-16(fp)
  a83ebc:	10800903 	ldbu	r2,36(r2)
  a83ec0:	10803fcc 	andi	r2,r2,255
  a83ec4:	1080201c 	xori	r2,r2,128
  a83ec8:	10bfe004 	addi	r2,r2,-128
  a83ecc:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  a83ed0:	e0bff717 	ldw	r2,-36(fp)
  a83ed4:	1004c03a 	cmpne	r2,r2,zero
  a83ed8:	1000031e 	bne	r2,zero,a83ee8 <altera_avalon_lcd_16207_write+0xa0>
  a83edc:	e0bff807 	ldb	r2,-32(fp)
  a83ee0:	108016d8 	cmpnei	r2,r2,91
  a83ee4:	1000111e 	bne	r2,zero,a83f2c <altera_avalon_lcd_16207_write+0xe4>
  a83ee8:	e0bff717 	ldw	r2,-36(fp)
  a83eec:	1005003a 	cmpeq	r2,r2,zero
  a83ef0:	10001a1e 	bne	r2,zero,a83f5c <altera_avalon_lcd_16207_write+0x114>
  a83ef4:	e0bff807 	ldb	r2,-32(fp)
  a83ef8:	1007883a 	mov	r3,r2
  a83efc:	00802a74 	movhi	r2,169
  a83f00:	10a52904 	addi	r2,r2,-27484
  a83f04:	10800017 	ldw	r2,0(r2)
  a83f08:	1885883a 	add	r2,r3,r2
  a83f0c:	10800003 	ldbu	r2,0(r2)
  a83f10:	10803fcc 	andi	r2,r2,255
  a83f14:	1080010c 	andi	r2,r2,4
  a83f18:	1004c03a 	cmpne	r2,r2,zero
  a83f1c:	10000f1e 	bne	r2,zero,a83f5c <altera_avalon_lcd_16207_write+0x114>
  a83f20:	e0bff807 	ldb	r2,-32(fp)
  a83f24:	10800ee0 	cmpeqi	r2,r2,59
  a83f28:	10000c1e 	bne	r2,zero,a83f5c <altera_avalon_lcd_16207_write+0x114>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
  a83f2c:	e0fff717 	ldw	r3,-36(fp)
  a83f30:	e0bffc17 	ldw	r2,-16(fp)
  a83f34:	1885883a 	add	r2,r3,r2
  a83f38:	10800a04 	addi	r2,r2,40
  a83f3c:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
  a83f40:	e17ff807 	ldb	r5,-32(fp)
  a83f44:	e13ffc17 	ldw	r4,-16(fp)
  a83f48:	0a83b780 	call	a83b78 <lcd_handle_escape>

        sp->esccount = -1;
  a83f4c:	e0fffc17 	ldw	r3,-16(fp)
  a83f50:	00bfffc4 	movi	r2,-1
  a83f54:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  a83f58:	00006c06 	br	a8410c <altera_avalon_lcd_16207_write+0x2c4>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  a83f5c:	e0bffc17 	ldw	r2,-16(fp)
  a83f60:	10800903 	ldbu	r2,36(r2)
  a83f64:	10803fcc 	andi	r2,r2,255
  a83f68:	108001e8 	cmpgeui	r2,r2,7
  a83f6c:	1000671e 	bne	r2,zero,a8410c <altera_avalon_lcd_16207_write+0x2c4>
      {
        sp->escape[esccount] = c;
  a83f70:	e0fff717 	ldw	r3,-36(fp)
  a83f74:	e0bffc17 	ldw	r2,-16(fp)
  a83f78:	1885883a 	add	r2,r3,r2
  a83f7c:	10c00a04 	addi	r3,r2,40
  a83f80:	e0bff803 	ldbu	r2,-32(fp)
  a83f84:	18800005 	stb	r2,0(r3)
        sp->esccount++;
  a83f88:	e0bffc17 	ldw	r2,-16(fp)
  a83f8c:	10800903 	ldbu	r2,36(r2)
  a83f90:	10800044 	addi	r2,r2,1
  a83f94:	1007883a 	mov	r3,r2
  a83f98:	e0bffc17 	ldw	r2,-16(fp)
  a83f9c:	10c00905 	stb	r3,36(r2)
  a83fa0:	00005a06 	br	a8410c <altera_avalon_lcd_16207_write+0x2c4>
      }
    }
    else if (c == 27) /* ESC */
  a83fa4:	e0bff807 	ldb	r2,-32(fp)
  a83fa8:	108006d8 	cmpnei	r2,r2,27
  a83fac:	1000031e 	bne	r2,zero,a83fbc <altera_avalon_lcd_16207_write+0x174>
    {
      sp->esccount = 0;
  a83fb0:	e0bffc17 	ldw	r2,-16(fp)
  a83fb4:	10000905 	stb	zero,36(r2)
  a83fb8:	00005406 	br	a8410c <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (c == '\r')
  a83fbc:	e0bff807 	ldb	r2,-32(fp)
  a83fc0:	10800358 	cmpnei	r2,r2,13
  a83fc4:	1000031e 	bne	r2,zero,a83fd4 <altera_avalon_lcd_16207_write+0x18c>
    {
      sp->x = 0;
  a83fc8:	e0bffc17 	ldw	r2,-16(fp)
  a83fcc:	10000845 	stb	zero,33(r2)
  a83fd0:	00004e06 	br	a8410c <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (c == '\n')
  a83fd4:	e0bff807 	ldb	r2,-32(fp)
  a83fd8:	10800298 	cmpnei	r2,r2,10
  a83fdc:	1000101e 	bne	r2,zero,a84020 <altera_avalon_lcd_16207_write+0x1d8>
    {
      sp->x = 0;
  a83fe0:	e0bffc17 	ldw	r2,-16(fp)
  a83fe4:	10000845 	stb	zero,33(r2)
      sp->y++;
  a83fe8:	e0bffc17 	ldw	r2,-16(fp)
  a83fec:	10800883 	ldbu	r2,34(r2)
  a83ff0:	10800044 	addi	r2,r2,1
  a83ff4:	1007883a 	mov	r3,r2
  a83ff8:	e0bffc17 	ldw	r2,-16(fp)
  a83ffc:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  a84000:	e0bffc17 	ldw	r2,-16(fp)
  a84004:	10800883 	ldbu	r2,34(r2)
  a84008:	10803fcc 	andi	r2,r2,255
  a8400c:	108000f0 	cmpltui	r2,r2,3
  a84010:	10003e1e 	bne	r2,zero,a8410c <altera_avalon_lcd_16207_write+0x2c4>
        lcd_scroll_up(sp);
  a84014:	e13ffc17 	ldw	r4,-16(fp)
  a84018:	0a83ab00 	call	a83ab0 <lcd_scroll_up>
  a8401c:	00003b06 	br	a8410c <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (c == '\b')
  a84020:	e0bff807 	ldb	r2,-32(fp)
  a84024:	10800218 	cmpnei	r2,r2,8
  a84028:	10000c1e 	bne	r2,zero,a8405c <altera_avalon_lcd_16207_write+0x214>
    {
      if (sp->x > 0)
  a8402c:	e0bffc17 	ldw	r2,-16(fp)
  a84030:	10800843 	ldbu	r2,33(r2)
  a84034:	10803fcc 	andi	r2,r2,255
  a84038:	1005003a 	cmpeq	r2,r2,zero
  a8403c:	1000331e 	bne	r2,zero,a8410c <altera_avalon_lcd_16207_write+0x2c4>
        sp->x--;
  a84040:	e0bffc17 	ldw	r2,-16(fp)
  a84044:	10800843 	ldbu	r2,33(r2)
  a84048:	10bfffc4 	addi	r2,r2,-1
  a8404c:	1007883a 	mov	r3,r2
  a84050:	e0bffc17 	ldw	r2,-16(fp)
  a84054:	10c00845 	stb	r3,33(r2)
  a84058:	00002c06 	br	a8410c <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (isprint(c))
  a8405c:	e0bff807 	ldb	r2,-32(fp)
  a84060:	1007883a 	mov	r3,r2
  a84064:	00802a74 	movhi	r2,169
  a84068:	10a52904 	addi	r2,r2,-27484
  a8406c:	10800017 	ldw	r2,0(r2)
  a84070:	1885883a 	add	r2,r3,r2
  a84074:	10800003 	ldbu	r2,0(r2)
  a84078:	10803fcc 	andi	r2,r2,255
  a8407c:	1080201c 	xori	r2,r2,128
  a84080:	10bfe004 	addi	r2,r2,-128
  a84084:	108025cc 	andi	r2,r2,151
  a84088:	1005003a 	cmpeq	r2,r2,zero
  a8408c:	10001f1e 	bne	r2,zero,a8410c <altera_avalon_lcd_16207_write+0x2c4>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  a84090:	e0bffc17 	ldw	r2,-16(fp)
  a84094:	10800883 	ldbu	r2,34(r2)
  a84098:	10803fcc 	andi	r2,r2,255
  a8409c:	108000b0 	cmpltui	r2,r2,2
  a840a0:	1000021e 	bne	r2,zero,a840ac <altera_avalon_lcd_16207_write+0x264>
        lcd_scroll_up(sp);
  a840a4:	e13ffc17 	ldw	r4,-16(fp)
  a840a8:	0a83ab00 	call	a83ab0 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  a840ac:	e0bffc17 	ldw	r2,-16(fp)
  a840b0:	10800843 	ldbu	r2,33(r2)
  a840b4:	10803fcc 	andi	r2,r2,255
  a840b8:	10801428 	cmpgeui	r2,r2,80
  a840bc:	10000d1e 	bne	r2,zero,a840f4 <altera_avalon_lcd_16207_write+0x2ac>
        sp->line[sp->y].data[sp->x] = c;
  a840c0:	e0bffc17 	ldw	r2,-16(fp)
  a840c4:	10800883 	ldbu	r2,34(r2)
  a840c8:	11003fcc 	andi	r4,r2,255
  a840cc:	e0bffc17 	ldw	r2,-16(fp)
  a840d0:	10800843 	ldbu	r2,33(r2)
  a840d4:	11403fcc 	andi	r5,r2,255
  a840d8:	e0fffc17 	ldw	r3,-16(fp)
  a840dc:	208018e4 	muli	r2,r4,99
  a840e0:	10c5883a 	add	r2,r2,r3
  a840e4:	1145883a 	add	r2,r2,r5
  a840e8:	10c01004 	addi	r3,r2,64
  a840ec:	e0bff803 	ldbu	r2,-32(fp)
  a840f0:	18800005 	stb	r2,0(r3)

      sp->x++;
  a840f4:	e0bffc17 	ldw	r2,-16(fp)
  a840f8:	10800843 	ldbu	r2,33(r2)
  a840fc:	10800044 	addi	r2,r2,1
  a84100:	1007883a 	mov	r3,r2
  a84104:	e0bffc17 	ldw	r2,-16(fp)
  a84108:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  a8410c:	e0bffd17 	ldw	r2,-12(fp)
  a84110:	10800044 	addi	r2,r2,1
  a84114:	e0bffd15 	stw	r2,-12(fp)
  a84118:	e0fffd17 	ldw	r3,-12(fp)
  a8411c:	e0bffb17 	ldw	r2,-20(fp)
  a84120:	18bf5b36 	bltu	r3,r2,a83e90 <altera_avalon_lcd_16207_write+0x48>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  a84124:	00800404 	movi	r2,16
  a84128:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  a8412c:	e03ffa15 	stw	zero,-24(fp)
  a84130:	00003606 	br	a8420c <altera_avalon_lcd_16207_write+0x3c4>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  a84134:	00801404 	movi	r2,80
  a84138:	e0bff615 	stw	r2,-40(fp)
  a8413c:	00001106 	br	a84184 <altera_avalon_lcd_16207_write+0x33c>
      if (sp->line[y].data[width-1] != ' ')
  a84140:	e13ffa17 	ldw	r4,-24(fp)
  a84144:	e0bff617 	ldw	r2,-40(fp)
  a84148:	117fffc4 	addi	r5,r2,-1
  a8414c:	e0fffc17 	ldw	r3,-16(fp)
  a84150:	208018e4 	muli	r2,r4,99
  a84154:	10c5883a 	add	r2,r2,r3
  a84158:	1145883a 	add	r2,r2,r5
  a8415c:	10801004 	addi	r2,r2,64
  a84160:	10800003 	ldbu	r2,0(r2)
  a84164:	10803fcc 	andi	r2,r2,255
  a84168:	1080201c 	xori	r2,r2,128
  a8416c:	10bfe004 	addi	r2,r2,-128
  a84170:	10800818 	cmpnei	r2,r2,32
  a84174:	1000061e 	bne	r2,zero,a84190 <altera_avalon_lcd_16207_write+0x348>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  a84178:	e0bff617 	ldw	r2,-40(fp)
  a8417c:	10bfffc4 	addi	r2,r2,-1
  a84180:	e0bff615 	stw	r2,-40(fp)
  a84184:	e0bff617 	ldw	r2,-40(fp)
  a84188:	10800048 	cmpgei	r2,r2,1
  a8418c:	103fec1e 	bne	r2,zero,a84140 <altera_avalon_lcd_16207_write+0x2f8>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  a84190:	e0bff617 	ldw	r2,-40(fp)
  a84194:	10800448 	cmpgei	r2,r2,17
  a84198:	1000031e 	bne	r2,zero,a841a8 <altera_avalon_lcd_16207_write+0x360>
      width = ALT_LCD_WIDTH;
  a8419c:	00800404 	movi	r2,16
  a841a0:	e0bff615 	stw	r2,-40(fp)
  a841a4:	00000306 	br	a841b4 <altera_avalon_lcd_16207_write+0x36c>
    else
      width++;
  a841a8:	e0bff617 	ldw	r2,-40(fp)
  a841ac:	10800044 	addi	r2,r2,1
  a841b0:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
  a841b4:	e13ffa17 	ldw	r4,-24(fp)
  a841b8:	e0bff617 	ldw	r2,-40(fp)
  a841bc:	100b883a 	mov	r5,r2
  a841c0:	e0fffc17 	ldw	r3,-16(fp)
  a841c4:	208018e4 	muli	r2,r4,99
  a841c8:	10c5883a 	add	r2,r2,r3
  a841cc:	10802404 	addi	r2,r2,144
  a841d0:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
  a841d4:	e0fff917 	ldw	r3,-28(fp)
  a841d8:	e0bff617 	ldw	r2,-40(fp)
  a841dc:	1880020e 	bge	r3,r2,a841e8 <altera_avalon_lcd_16207_write+0x3a0>
      widthmax = width;
  a841e0:	e0bff617 	ldw	r2,-40(fp)
  a841e4:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
  a841e8:	e0bffa17 	ldw	r2,-24(fp)
  a841ec:	e0fffc17 	ldw	r3,-16(fp)
  a841f0:	108018e4 	muli	r2,r2,99
  a841f4:	10c5883a 	add	r2,r2,r3
  a841f8:	10802404 	addi	r2,r2,144
  a841fc:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  a84200:	e0bffa17 	ldw	r2,-24(fp)
  a84204:	10800044 	addi	r2,r2,1
  a84208:	e0bffa15 	stw	r2,-24(fp)
  a8420c:	e0bffa17 	ldw	r2,-24(fp)
  a84210:	10800090 	cmplti	r2,r2,2
  a84214:	103fc71e 	bne	r2,zero,a84134 <altera_avalon_lcd_16207_write+0x2ec>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
  a84218:	e0bff917 	ldw	r2,-28(fp)
  a8421c:	10800448 	cmpgei	r2,r2,17
  a84220:	1000031e 	bne	r2,zero,a84230 <altera_avalon_lcd_16207_write+0x3e8>
    sp->scrollmax = 0;
  a84224:	e0bffc17 	ldw	r2,-16(fp)
  a84228:	10000985 	stb	zero,38(r2)
  a8422c:	00002d06 	br	a842e4 <altera_avalon_lcd_16207_write+0x49c>
  else
  {
    widthmax *= 2;
  a84230:	e0bff917 	ldw	r2,-28(fp)
  a84234:	1085883a 	add	r2,r2,r2
  a84238:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
  a8423c:	e0bff917 	ldw	r2,-28(fp)
  a84240:	1007883a 	mov	r3,r2
  a84244:	e0bffc17 	ldw	r2,-16(fp)
  a84248:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  a8424c:	e03ffa15 	stw	zero,-24(fp)
  a84250:	00002106 	br	a842d8 <altera_avalon_lcd_16207_write+0x490>
      if (sp->line[y].width > ALT_LCD_WIDTH)
  a84254:	e0bffa17 	ldw	r2,-24(fp)
  a84258:	e0fffc17 	ldw	r3,-16(fp)
  a8425c:	108018e4 	muli	r2,r2,99
  a84260:	10c5883a 	add	r2,r2,r3
  a84264:	10802404 	addi	r2,r2,144
  a84268:	10800043 	ldbu	r2,1(r2)
  a8426c:	10803fcc 	andi	r2,r2,255
  a84270:	1080201c 	xori	r2,r2,128
  a84274:	10bfe004 	addi	r2,r2,-128
  a84278:	10800450 	cmplti	r2,r2,17
  a8427c:	1000131e 	bne	r2,zero,a842cc <altera_avalon_lcd_16207_write+0x484>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  a84280:	e43ffa17 	ldw	r16,-24(fp)
  a84284:	e0bffa17 	ldw	r2,-24(fp)
  a84288:	e0fffc17 	ldw	r3,-16(fp)
  a8428c:	108018e4 	muli	r2,r2,99
  a84290:	10c5883a 	add	r2,r2,r3
  a84294:	10802404 	addi	r2,r2,144
  a84298:	10800043 	ldbu	r2,1(r2)
  a8429c:	10803fcc 	andi	r2,r2,255
  a842a0:	1080201c 	xori	r2,r2,128
  a842a4:	10bfe004 	addi	r2,r2,-128
  a842a8:	1008923a 	slli	r4,r2,8
  a842ac:	e17ff917 	ldw	r5,-28(fp)
  a842b0:	0a803300 	call	a80330 <__divsi3>
  a842b4:	1009883a 	mov	r4,r2
  a842b8:	e0fffc17 	ldw	r3,-16(fp)
  a842bc:	808018e4 	muli	r2,r16,99
  a842c0:	10c5883a 	add	r2,r2,r3
  a842c4:	10802404 	addi	r2,r2,144
  a842c8:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  a842cc:	e0bffa17 	ldw	r2,-24(fp)
  a842d0:	10800044 	addi	r2,r2,1
  a842d4:	e0bffa15 	stw	r2,-24(fp)
  a842d8:	e0bffa17 	ldw	r2,-24(fp)
  a842dc:	10800090 	cmplti	r2,r2,2
  a842e0:	103fdc1e 	bne	r2,zero,a84254 <altera_avalon_lcd_16207_write+0x40c>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  a842e4:	e0bffc17 	ldw	r2,-16(fp)
  a842e8:	10800943 	ldbu	r2,37(r2)
  a842ec:	10803fcc 	andi	r2,r2,255
  a842f0:	1080201c 	xori	r2,r2,128
  a842f4:	10bfe004 	addi	r2,r2,-128
  a842f8:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
  a842fc:	e13ffc17 	ldw	r4,-16(fp)
  a84300:	0a838c40 	call	a838c4 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  a84304:	e0bffc17 	ldw	r2,-16(fp)
  a84308:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  a8430c:	e0bffc17 	ldw	r2,-16(fp)
  a84310:	10800943 	ldbu	r2,37(r2)
  a84314:	10c03fcc 	andi	r3,r2,255
  a84318:	18c0201c 	xori	r3,r3,128
  a8431c:	18ffe004 	addi	r3,r3,-128
  a84320:	e0bff517 	ldw	r2,-44(fp)
  a84324:	18800426 	beq	r3,r2,a84338 <altera_avalon_lcd_16207_write+0x4f0>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  a84328:	e0fffc17 	ldw	r3,-16(fp)
  a8432c:	00800044 	movi	r2,1
  a84330:	188009c5 	stb	r2,39(r3)
  }
  a84334:	003feb06 	br	a842e4 <altera_avalon_lcd_16207_write+0x49c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
  a84338:	e0bffe17 	ldw	r2,-8(fp)
}
  a8433c:	e037883a 	mov	sp,fp
  a84340:	dfc00217 	ldw	ra,8(sp)
  a84344:	df000117 	ldw	fp,4(sp)
  a84348:	dc000017 	ldw	r16,0(sp)
  a8434c:	dec00304 	addi	sp,sp,12
  a84350:	f800283a 	ret

00a84354 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  a84354:	defffc04 	addi	sp,sp,-16
  a84358:	dfc00315 	stw	ra,12(sp)
  a8435c:	df000215 	stw	fp,8(sp)
  a84360:	df000204 	addi	fp,sp,8
  a84364:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
  a84368:	e0bfff17 	ldw	r2,-4(fp)
  a8436c:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  a84370:	e0bffe17 	ldw	r2,-8(fp)
  a84374:	10800943 	ldbu	r2,37(r2)
  a84378:	10803fcc 	andi	r2,r2,255
  a8437c:	1080201c 	xori	r2,r2,128
  a84380:	10bfe004 	addi	r2,r2,-128
  a84384:	10c00044 	addi	r3,r2,1
  a84388:	e0bffe17 	ldw	r2,-8(fp)
  a8438c:	10800983 	ldbu	r2,38(r2)
  a84390:	10803fcc 	andi	r2,r2,255
  a84394:	1080201c 	xori	r2,r2,128
  a84398:	10bfe004 	addi	r2,r2,-128
  a8439c:	18800316 	blt	r3,r2,a843ac <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
  a843a0:	e0bffe17 	ldw	r2,-8(fp)
  a843a4:	10000945 	stb	zero,37(r2)
  a843a8:	00000606 	br	a843c4 <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
  a843ac:	e0bffe17 	ldw	r2,-8(fp)
  a843b0:	10800943 	ldbu	r2,37(r2)
  a843b4:	10800044 	addi	r2,r2,1
  a843b8:	1007883a 	mov	r3,r2
  a843bc:	e0bffe17 	ldw	r2,-8(fp)
  a843c0:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  a843c4:	e0bffe17 	ldw	r2,-8(fp)
  a843c8:	10800983 	ldbu	r2,38(r2)
  a843cc:	10803fcc 	andi	r2,r2,255
  a843d0:	1080201c 	xori	r2,r2,128
  a843d4:	10bfe004 	addi	r2,r2,-128
  a843d8:	10800050 	cmplti	r2,r2,1
  a843dc:	1000091e 	bne	r2,zero,a84404 <alt_lcd_16207_timeout+0xb0>
  a843e0:	e0bffe17 	ldw	r2,-8(fp)
  a843e4:	108009c3 	ldbu	r2,39(r2)
  a843e8:	10803fcc 	andi	r2,r2,255
  a843ec:	1080201c 	xori	r2,r2,128
  a843f0:	10bfe004 	addi	r2,r2,-128
  a843f4:	1004c03a 	cmpne	r2,r2,zero
  a843f8:	1000021e 	bne	r2,zero,a84404 <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
  a843fc:	e13ffe17 	ldw	r4,-8(fp)
  a84400:	0a838c40 	call	a838c4 <lcd_repaint_screen>

  return sp->period;
  a84404:	e0bffe17 	ldw	r2,-8(fp)
  a84408:	10800717 	ldw	r2,28(r2)
}
  a8440c:	e037883a 	mov	sp,fp
  a84410:	dfc00117 	ldw	ra,4(sp)
  a84414:	df000017 	ldw	fp,0(sp)
  a84418:	dec00204 	addi	sp,sp,8
  a8441c:	f800283a 	ret

00a84420 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  a84420:	defffc04 	addi	sp,sp,-16
  a84424:	dfc00315 	stw	ra,12(sp)
  a84428:	df000215 	stw	fp,8(sp)
  a8442c:	df000204 	addi	fp,sp,8
  a84430:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
  a84434:	e0bfff17 	ldw	r2,-4(fp)
  a84438:	10800017 	ldw	r2,0(r2)
  a8443c:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
  a84440:	e0bfff17 	ldw	r2,-4(fp)
  a84444:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  a84448:	010ea604 	movi	r4,15000
  a8444c:	0a863400 	call	a86340 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  a84450:	e0bffe17 	ldw	r2,-8(fp)
  a84454:	1007883a 	mov	r3,r2
  a84458:	00800c04 	movi	r2,48
  a8445c:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  a84460:	01040104 	movi	r4,4100
  a84464:	0a863400 	call	a86340 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  a84468:	e0bffe17 	ldw	r2,-8(fp)
  a8446c:	1007883a 	mov	r3,r2
  a84470:	00800c04 	movi	r2,48
  a84474:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  a84478:	0100fa04 	movi	r4,1000
  a8447c:	0a863400 	call	a86340 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  a84480:	e0bffe17 	ldw	r2,-8(fp)
  a84484:	1007883a 	mov	r3,r2
  a84488:	00800c04 	movi	r2,48
  a8448c:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  a84490:	e13fff17 	ldw	r4,-4(fp)
  a84494:	01400e04 	movi	r5,56
  a84498:	0a836740 	call	a83674 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  a8449c:	e13fff17 	ldw	r4,-4(fp)
  a844a0:	01400204 	movi	r5,8
  a844a4:	0a836740 	call	a83674 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  a844a8:	e13fff17 	ldw	r4,-4(fp)
  a844ac:	0a838000 	call	a83800 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  a844b0:	e13fff17 	ldw	r4,-4(fp)
  a844b4:	01400184 	movi	r5,6
  a844b8:	0a836740 	call	a83674 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  a844bc:	e13fff17 	ldw	r4,-4(fp)
  a844c0:	01400304 	movi	r5,12
  a844c4:	0a836740 	call	a83674 <lcd_write_command>

  sp->esccount = -1;
  a844c8:	e0ffff17 	ldw	r3,-4(fp)
  a844cc:	00bfffc4 	movi	r2,-1
  a844d0:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
  a844d4:	e0bfff17 	ldw	r2,-4(fp)
  a844d8:	11000a04 	addi	r4,r2,40
  a844dc:	000b883a 	mov	r5,zero
  a844e0:	01800204 	movi	r6,8
  a844e4:	0a873a00 	call	a873a0 <memset>

  sp->scrollpos = 0;
  a844e8:	e0bfff17 	ldw	r2,-4(fp)
  a844ec:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
  a844f0:	e0bfff17 	ldw	r2,-4(fp)
  a844f4:	10000985 	stb	zero,38(r2)
  sp->active = 0;
  a844f8:	e0bfff17 	ldw	r2,-4(fp)
  a844fc:	100009c5 	stb	zero,39(r2)
  a84500:	00802a74 	movhi	r2,169
  a84504:	10a53004 	addi	r2,r2,-27456
  a84508:	10800017 	ldw	r2,0(r2)
  a8450c:	1009883a 	mov	r4,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
  a84510:	01400284 	movi	r5,10
  a84514:	0a803f00 	call	a803f0 <__udivsi3>
  a84518:	1007883a 	mov	r3,r2
  a8451c:	e0bfff17 	ldw	r2,-4(fp)
  a84520:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  a84524:	e0bfff17 	ldw	r2,-4(fp)
  a84528:	11000104 	addi	r4,r2,4
  a8452c:	e0bfff17 	ldw	r2,-4(fp)
  a84530:	10800717 	ldw	r2,28(r2)
  a84534:	100b883a 	mov	r5,r2
  a84538:	01802a34 	movhi	r6,168
  a8453c:	3190d504 	addi	r6,r6,17236
  a84540:	e1ffff17 	ldw	r7,-4(fp)
  a84544:	0a854c40 	call	a854c4 <alt_alarm_start>
}
  a84548:	e037883a 	mov	sp,fp
  a8454c:	dfc00117 	ldw	ra,4(sp)
  a84550:	df000017 	ldw	fp,0(sp)
  a84554:	dec00204 	addi	sp,sp,8
  a84558:	f800283a 	ret

00a8455c <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  a8455c:	defffa04 	addi	sp,sp,-24
  a84560:	dfc00515 	stw	ra,20(sp)
  a84564:	df000415 	stw	fp,16(sp)
  a84568:	df000404 	addi	fp,sp,16
  a8456c:	e13ffd15 	stw	r4,-12(fp)
  a84570:	e17ffe15 	stw	r5,-8(fp)
  a84574:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  a84578:	e0bffd17 	ldw	r2,-12(fp)
  a8457c:	10800017 	ldw	r2,0(r2)
  a84580:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  a84584:	e0bffc17 	ldw	r2,-16(fp)
  a84588:	11000a04 	addi	r4,r2,40
  a8458c:	e0bffd17 	ldw	r2,-12(fp)
  a84590:	11c00217 	ldw	r7,8(r2)
  a84594:	e17ffe17 	ldw	r5,-8(fp)
  a84598:	e1bfff17 	ldw	r6,-4(fp)
  a8459c:	0a83e480 	call	a83e48 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  a845a0:	e037883a 	mov	sp,fp
  a845a4:	dfc00117 	ldw	ra,4(sp)
  a845a8:	df000017 	ldw	fp,0(sp)
  a845ac:	dec00204 	addi	sp,sp,8
  a845b0:	f800283a 	ret

00a845b4 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  a845b4:	defffa04 	addi	sp,sp,-24
  a845b8:	dfc00515 	stw	ra,20(sp)
  a845bc:	df000415 	stw	fp,16(sp)
  a845c0:	df000404 	addi	fp,sp,16
  a845c4:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  a845c8:	e0bfff17 	ldw	r2,-4(fp)
  a845cc:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  a845d0:	e0bfff17 	ldw	r2,-4(fp)
  a845d4:	10800104 	addi	r2,r2,4
  a845d8:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a845dc:	0005303a 	rdctl	r2,status
  a845e0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a845e4:	e0fffd17 	ldw	r3,-12(fp)
  a845e8:	00bfff84 	movi	r2,-2
  a845ec:	1884703a 	and	r2,r3,r2
  a845f0:	1001703a 	wrctl	status,r2
  
  return context;
  a845f4:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  a845f8:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
  a845fc:	0a862340 	call	a86234 <alt_tick>
  a84600:	e0bffe17 	ldw	r2,-8(fp)
  a84604:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a84608:	e0bffc17 	ldw	r2,-16(fp)
  a8460c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  a84610:	e037883a 	mov	sp,fp
  a84614:	dfc00117 	ldw	ra,4(sp)
  a84618:	df000017 	ldw	fp,0(sp)
  a8461c:	dec00204 	addi	sp,sp,8
  a84620:	f800283a 	ret

00a84624 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  a84624:	defff804 	addi	sp,sp,-32
  a84628:	dfc00715 	stw	ra,28(sp)
  a8462c:	df000615 	stw	fp,24(sp)
  a84630:	df000604 	addi	fp,sp,24
  a84634:	e13ffc15 	stw	r4,-16(fp)
  a84638:	e17ffd15 	stw	r5,-12(fp)
  a8463c:	e1bffe15 	stw	r6,-8(fp)
  a84640:	e1ffff15 	stw	r7,-4(fp)
  a84644:	e0bfff17 	ldw	r2,-4(fp)
  a84648:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  a8464c:	00802a74 	movhi	r2,169
  a84650:	10a53004 	addi	r2,r2,-27456
  a84654:	10800017 	ldw	r2,0(r2)
  a84658:	1004c03a 	cmpne	r2,r2,zero
  a8465c:	1000041e 	bne	r2,zero,a84670 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
  a84660:	00c02a74 	movhi	r3,169
  a84664:	18e53004 	addi	r3,r3,-27456
  a84668:	e0bffb17 	ldw	r2,-20(fp)
  a8466c:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  a84670:	e0bffc17 	ldw	r2,-16(fp)
  a84674:	10800104 	addi	r2,r2,4
  a84678:	1007883a 	mov	r3,r2
  a8467c:	008001c4 	movi	r2,7
  a84680:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
  a84684:	d8000015 	stw	zero,0(sp)
  a84688:	e13ffd17 	ldw	r4,-12(fp)
  a8468c:	e17ffe17 	ldw	r5,-8(fp)
  a84690:	01802a34 	movhi	r6,168
  a84694:	31916d04 	addi	r6,r6,17844
  a84698:	e1fffc17 	ldw	r7,-16(fp)
  a8469c:	0a85a700 	call	a85a70 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
  a846a0:	e037883a 	mov	sp,fp
  a846a4:	dfc00117 	ldw	ra,4(sp)
  a846a8:	df000017 	ldw	fp,0(sp)
  a846ac:	dec00204 	addi	sp,sp,8
  a846b0:	f800283a 	ret

00a846b4 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  a846b4:	defffa04 	addi	sp,sp,-24
  a846b8:	dfc00515 	stw	ra,20(sp)
  a846bc:	df000415 	stw	fp,16(sp)
  a846c0:	df000404 	addi	fp,sp,16
  a846c4:	e13ffd15 	stw	r4,-12(fp)
  a846c8:	e17ffe15 	stw	r5,-8(fp)
  a846cc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  a846d0:	e0bffd17 	ldw	r2,-12(fp)
  a846d4:	10800017 	ldw	r2,0(r2)
  a846d8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  a846dc:	e0bffc17 	ldw	r2,-16(fp)
  a846e0:	11000a04 	addi	r4,r2,40
  a846e4:	e0bffd17 	ldw	r2,-12(fp)
  a846e8:	11c00217 	ldw	r7,8(r2)
  a846ec:	e17ffe17 	ldw	r5,-8(fp)
  a846f0:	e1bfff17 	ldw	r6,-4(fp)
  a846f4:	0a84bac0 	call	a84bac <altera_avalon_uart_read>
      fd->fd_flags);
}
  a846f8:	e037883a 	mov	sp,fp
  a846fc:	dfc00117 	ldw	ra,4(sp)
  a84700:	df000017 	ldw	fp,0(sp)
  a84704:	dec00204 	addi	sp,sp,8
  a84708:	f800283a 	ret

00a8470c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  a8470c:	defffa04 	addi	sp,sp,-24
  a84710:	dfc00515 	stw	ra,20(sp)
  a84714:	df000415 	stw	fp,16(sp)
  a84718:	df000404 	addi	fp,sp,16
  a8471c:	e13ffd15 	stw	r4,-12(fp)
  a84720:	e17ffe15 	stw	r5,-8(fp)
  a84724:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  a84728:	e0bffd17 	ldw	r2,-12(fp)
  a8472c:	10800017 	ldw	r2,0(r2)
  a84730:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  a84734:	e0bffc17 	ldw	r2,-16(fp)
  a84738:	11000a04 	addi	r4,r2,40
  a8473c:	e0bffd17 	ldw	r2,-12(fp)
  a84740:	11c00217 	ldw	r7,8(r2)
  a84744:	e17ffe17 	ldw	r5,-8(fp)
  a84748:	e1bfff17 	ldw	r6,-4(fp)
  a8474c:	0a84e3c0 	call	a84e3c <altera_avalon_uart_write>
      fd->fd_flags);
}
  a84750:	e037883a 	mov	sp,fp
  a84754:	dfc00117 	ldw	ra,4(sp)
  a84758:	df000017 	ldw	fp,0(sp)
  a8475c:	dec00204 	addi	sp,sp,8
  a84760:	f800283a 	ret

00a84764 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  a84764:	defffc04 	addi	sp,sp,-16
  a84768:	dfc00315 	stw	ra,12(sp)
  a8476c:	df000215 	stw	fp,8(sp)
  a84770:	df000204 	addi	fp,sp,8
  a84774:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  a84778:	e0bfff17 	ldw	r2,-4(fp)
  a8477c:	10800017 	ldw	r2,0(r2)
  a84780:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  a84784:	e0bffe17 	ldw	r2,-8(fp)
  a84788:	11000a04 	addi	r4,r2,40
  a8478c:	e0bfff17 	ldw	r2,-4(fp)
  a84790:	11400217 	ldw	r5,8(r2)
  a84794:	0a84b4c0 	call	a84b4c <altera_avalon_uart_close>
}
  a84798:	e037883a 	mov	sp,fp
  a8479c:	dfc00117 	ldw	ra,4(sp)
  a847a0:	df000017 	ldw	fp,0(sp)
  a847a4:	dec00204 	addi	sp,sp,8
  a847a8:	f800283a 	ret

00a847ac <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  a847ac:	defff704 	addi	sp,sp,-36
  a847b0:	dfc00815 	stw	ra,32(sp)
  a847b4:	df000715 	stw	fp,28(sp)
  a847b8:	df000704 	addi	fp,sp,28
  a847bc:	e13ffc15 	stw	r4,-16(fp)
  a847c0:	e17ffd15 	stw	r5,-12(fp)
  a847c4:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
  a847c8:	e0bffc17 	ldw	r2,-16(fp)
  a847cc:	10800017 	ldw	r2,0(r2)
  a847d0:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  a847d4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  a847d8:	1004c03a 	cmpne	r2,r2,zero
  a847dc:	1000061e 	bne	r2,zero,a847f8 <altera_avalon_uart_init+0x4c>
  a847e0:	0005883a 	mov	r2,zero
  a847e4:	1004c03a 	cmpne	r2,r2,zero
  a847e8:	1000031e 	bne	r2,zero,a847f8 <altera_avalon_uart_init+0x4c>
  a847ec:	0005883a 	mov	r2,zero
  a847f0:	1005003a 	cmpeq	r2,r2,zero
  a847f4:	1000031e 	bne	r2,zero,a84804 <altera_avalon_uart_init+0x58>
  a847f8:	00800044 	movi	r2,1
  a847fc:	e0bfff15 	stw	r2,-4(fp)
  a84800:	00000106 	br	a84808 <altera_avalon_uart_init+0x5c>
  a84804:	e03fff15 	stw	zero,-4(fp)
  a84808:	e0bfff17 	ldw	r2,-4(fp)
  a8480c:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  a84810:	e0bffa17 	ldw	r2,-24(fp)
  a84814:	1004c03a 	cmpne	r2,r2,zero
  a84818:	1000111e 	bne	r2,zero,a84860 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  a8481c:	e0fffc17 	ldw	r3,-16(fp)
  a84820:	00832004 	movi	r2,3200
  a84824:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  a84828:	e0bffb17 	ldw	r2,-20(fp)
  a8482c:	11000304 	addi	r4,r2,12
  a84830:	e0bffc17 	ldw	r2,-16(fp)
  a84834:	10800117 	ldw	r2,4(r2)
  a84838:	1007883a 	mov	r3,r2
  a8483c:	2005883a 	mov	r2,r4
  a84840:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
  a84844:	d8000015 	stw	zero,0(sp)
  a84848:	e13ffd17 	ldw	r4,-12(fp)
  a8484c:	e17ffe17 	ldw	r5,-8(fp)
  a84850:	01802a34 	movhi	r6,168
  a84854:	31921d04 	addi	r6,r6,18548
  a84858:	e1fffc17 	ldw	r7,-16(fp)
  a8485c:	0a85a700 	call	a85a70 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
  a84860:	e037883a 	mov	sp,fp
  a84864:	dfc00117 	ldw	ra,4(sp)
  a84868:	df000017 	ldw	fp,0(sp)
  a8486c:	dec00204 	addi	sp,sp,8
  a84870:	f800283a 	ret

00a84874 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  a84874:	defffa04 	addi	sp,sp,-24
  a84878:	dfc00515 	stw	ra,20(sp)
  a8487c:	df000415 	stw	fp,16(sp)
  a84880:	df000404 	addi	fp,sp,16
  a84884:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  a84888:	e0bfff17 	ldw	r2,-4(fp)
  a8488c:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
  a84890:	e0bffd17 	ldw	r2,-12(fp)
  a84894:	10800017 	ldw	r2,0(r2)
  a84898:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  a8489c:	e0bffc17 	ldw	r2,-16(fp)
  a848a0:	10800204 	addi	r2,r2,8
  a848a4:	10800037 	ldwio	r2,0(r2)
  a848a8:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  a848ac:	e0bffc17 	ldw	r2,-16(fp)
  a848b0:	10800204 	addi	r2,r2,8
  a848b4:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  a848b8:	e0bffc17 	ldw	r2,-16(fp)
  a848bc:	10800204 	addi	r2,r2,8
  a848c0:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  a848c4:	e0bffe17 	ldw	r2,-8(fp)
  a848c8:	1080200c 	andi	r2,r2,128
  a848cc:	1005003a 	cmpeq	r2,r2,zero
  a848d0:	1000031e 	bne	r2,zero,a848e0 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
  a848d4:	e13ffd17 	ldw	r4,-12(fp)
  a848d8:	e17ffe17 	ldw	r5,-8(fp)
  a848dc:	0a849100 	call	a84910 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  a848e0:	e0bffe17 	ldw	r2,-8(fp)
  a848e4:	1081100c 	andi	r2,r2,1088
  a848e8:	1005003a 	cmpeq	r2,r2,zero
  a848ec:	1000031e 	bne	r2,zero,a848fc <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  a848f0:	e13ffd17 	ldw	r4,-12(fp)
  a848f4:	e17ffe17 	ldw	r5,-8(fp)
  a848f8:	0a849f00 	call	a849f0 <altera_avalon_uart_txirq>
  }
  

}
  a848fc:	e037883a 	mov	sp,fp
  a84900:	dfc00117 	ldw	ra,4(sp)
  a84904:	df000017 	ldw	fp,0(sp)
  a84908:	dec00204 	addi	sp,sp,8
  a8490c:	f800283a 	ret

00a84910 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  a84910:	defffc04 	addi	sp,sp,-16
  a84914:	df000315 	stw	fp,12(sp)
  a84918:	df000304 	addi	fp,sp,12
  a8491c:	e13ffe15 	stw	r4,-8(fp)
  a84920:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  a84924:	e0bfff17 	ldw	r2,-4(fp)
  a84928:	108000cc 	andi	r2,r2,3
  a8492c:	1004c03a 	cmpne	r2,r2,zero
  a84930:	10002b1e 	bne	r2,zero,a849e0 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  a84934:	e0bffe17 	ldw	r2,-8(fp)
  a84938:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  a8493c:	e0bffe17 	ldw	r2,-8(fp)
  a84940:	10800317 	ldw	r2,12(r2)
  a84944:	10800044 	addi	r2,r2,1
  a84948:	10800fcc 	andi	r2,r2,63
  a8494c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  a84950:	e0bffe17 	ldw	r2,-8(fp)
  a84954:	11000317 	ldw	r4,12(r2)
  a84958:	e0bffe17 	ldw	r2,-8(fp)
  a8495c:	10800017 	ldw	r2,0(r2)
  a84960:	10800037 	ldwio	r2,0(r2)
  a84964:	1007883a 	mov	r3,r2
  a84968:	e0bffe17 	ldw	r2,-8(fp)
  a8496c:	2085883a 	add	r2,r4,r2
  a84970:	10800704 	addi	r2,r2,28
  a84974:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
  a84978:	e0fffe17 	ldw	r3,-8(fp)
  a8497c:	e0bffd17 	ldw	r2,-12(fp)
  a84980:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  a84984:	e0bffe17 	ldw	r2,-8(fp)
  a84988:	10800317 	ldw	r2,12(r2)
  a8498c:	10800044 	addi	r2,r2,1
  a84990:	10800fcc 	andi	r2,r2,63
  a84994:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  a84998:	e0bffe17 	ldw	r2,-8(fp)
  a8499c:	10c00217 	ldw	r3,8(r2)
  a849a0:	e0bffd17 	ldw	r2,-12(fp)
  a849a4:	18800e1e 	bne	r3,r2,a849e0 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  a849a8:	e0bffe17 	ldw	r2,-8(fp)
  a849ac:	10c00117 	ldw	r3,4(r2)
  a849b0:	00bfdfc4 	movi	r2,-129
  a849b4:	1886703a 	and	r3,r3,r2
  a849b8:	e0bffe17 	ldw	r2,-8(fp)
  a849bc:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  a849c0:	e0bffe17 	ldw	r2,-8(fp)
  a849c4:	10800017 	ldw	r2,0(r2)
  a849c8:	11000304 	addi	r4,r2,12
  a849cc:	e0bffe17 	ldw	r2,-8(fp)
  a849d0:	10800117 	ldw	r2,4(r2)
  a849d4:	1007883a 	mov	r3,r2
  a849d8:	2005883a 	mov	r2,r4
  a849dc:	10c00035 	stwio	r3,0(r2)
  }   
}
  a849e0:	e037883a 	mov	sp,fp
  a849e4:	df000017 	ldw	fp,0(sp)
  a849e8:	dec00104 	addi	sp,sp,4
  a849ec:	f800283a 	ret

00a849f0 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  a849f0:	defffd04 	addi	sp,sp,-12
  a849f4:	df000215 	stw	fp,8(sp)
  a849f8:	df000204 	addi	fp,sp,8
  a849fc:	e13ffe15 	stw	r4,-8(fp)
  a84a00:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  a84a04:	e0bffe17 	ldw	r2,-8(fp)
  a84a08:	10c00417 	ldw	r3,16(r2)
  a84a0c:	e0bffe17 	ldw	r2,-8(fp)
  a84a10:	10800517 	ldw	r2,20(r2)
  a84a14:	18803626 	beq	r3,r2,a84af0 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  a84a18:	e0bffe17 	ldw	r2,-8(fp)
  a84a1c:	10800617 	ldw	r2,24(r2)
  a84a20:	1080008c 	andi	r2,r2,2
  a84a24:	1005003a 	cmpeq	r2,r2,zero
  a84a28:	1000041e 	bne	r2,zero,a84a3c <altera_avalon_uart_txirq+0x4c>
  a84a2c:	e0bfff17 	ldw	r2,-4(fp)
  a84a30:	1082000c 	andi	r2,r2,2048
  a84a34:	1005003a 	cmpeq	r2,r2,zero
  a84a38:	10001e1e 	bne	r2,zero,a84ab4 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  a84a3c:	e0bffe17 	ldw	r2,-8(fp)
  a84a40:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  a84a44:	e0bffe17 	ldw	r2,-8(fp)
  a84a48:	10800017 	ldw	r2,0(r2)
  a84a4c:	11000104 	addi	r4,r2,4
  a84a50:	e0bffe17 	ldw	r2,-8(fp)
  a84a54:	10c00417 	ldw	r3,16(r2)
  a84a58:	e0bffe17 	ldw	r2,-8(fp)
  a84a5c:	1885883a 	add	r2,r3,r2
  a84a60:	10801704 	addi	r2,r2,92
  a84a64:	10800003 	ldbu	r2,0(r2)
  a84a68:	10c03fcc 	andi	r3,r2,255
  a84a6c:	2005883a 	mov	r2,r4
  a84a70:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  a84a74:	e0bffe17 	ldw	r2,-8(fp)
  a84a78:	10800417 	ldw	r2,16(r2)
  a84a7c:	10c00044 	addi	r3,r2,1
  a84a80:	e0bffe17 	ldw	r2,-8(fp)
  a84a84:	10c00415 	stw	r3,16(r2)
  a84a88:	e0bffe17 	ldw	r2,-8(fp)
  a84a8c:	10800417 	ldw	r2,16(r2)
  a84a90:	10c00fcc 	andi	r3,r2,63
  a84a94:	e0bffe17 	ldw	r2,-8(fp)
  a84a98:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  a84a9c:	e0bffe17 	ldw	r2,-8(fp)
  a84aa0:	10800117 	ldw	r2,4(r2)
  a84aa4:	10c01014 	ori	r3,r2,64
  a84aa8:	e0bffe17 	ldw	r2,-8(fp)
  a84aac:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  a84ab0:	00000f06 	br	a84af0 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  a84ab4:	e0bffe17 	ldw	r2,-8(fp)
  a84ab8:	10800017 	ldw	r2,0(r2)
  a84abc:	10800204 	addi	r2,r2,8
  a84ac0:	10800037 	ldwio	r2,0(r2)
  a84ac4:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  a84ac8:	e0bfff17 	ldw	r2,-4(fp)
  a84acc:	1082000c 	andi	r2,r2,2048
  a84ad0:	1004c03a 	cmpne	r2,r2,zero
  a84ad4:	1000061e 	bne	r2,zero,a84af0 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  a84ad8:	e0bffe17 	ldw	r2,-8(fp)
  a84adc:	10c00117 	ldw	r3,4(r2)
  a84ae0:	00bfefc4 	movi	r2,-65
  a84ae4:	1886703a 	and	r3,r3,r2
  a84ae8:	e0bffe17 	ldw	r2,-8(fp)
  a84aec:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  a84af0:	e0bffe17 	ldw	r2,-8(fp)
  a84af4:	10c00417 	ldw	r3,16(r2)
  a84af8:	e0bffe17 	ldw	r2,-8(fp)
  a84afc:	10800517 	ldw	r2,20(r2)
  a84b00:	1880061e 	bne	r3,r2,a84b1c <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  a84b04:	e0bffe17 	ldw	r2,-8(fp)
  a84b08:	10c00117 	ldw	r3,4(r2)
  a84b0c:	00beefc4 	movi	r2,-1089
  a84b10:	1886703a 	and	r3,r3,r2
  a84b14:	e0bffe17 	ldw	r2,-8(fp)
  a84b18:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  a84b1c:	e0bffe17 	ldw	r2,-8(fp)
  a84b20:	10800017 	ldw	r2,0(r2)
  a84b24:	11000304 	addi	r4,r2,12
  a84b28:	e0bffe17 	ldw	r2,-8(fp)
  a84b2c:	10800117 	ldw	r2,4(r2)
  a84b30:	1007883a 	mov	r3,r2
  a84b34:	2005883a 	mov	r2,r4
  a84b38:	10c00035 	stwio	r3,0(r2)
}
  a84b3c:	e037883a 	mov	sp,fp
  a84b40:	df000017 	ldw	fp,0(sp)
  a84b44:	dec00104 	addi	sp,sp,4
  a84b48:	f800283a 	ret

00a84b4c <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  a84b4c:	defffc04 	addi	sp,sp,-16
  a84b50:	df000315 	stw	fp,12(sp)
  a84b54:	df000304 	addi	fp,sp,12
  a84b58:	e13ffd15 	stw	r4,-12(fp)
  a84b5c:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  a84b60:	00000706 	br	a84b80 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
  a84b64:	e0bffe17 	ldw	r2,-8(fp)
  a84b68:	1090000c 	andi	r2,r2,16384
  a84b6c:	1005003a 	cmpeq	r2,r2,zero
  a84b70:	1000031e 	bne	r2,zero,a84b80 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
  a84b74:	00bffd44 	movi	r2,-11
  a84b78:	e0bfff15 	stw	r2,-4(fp)
  a84b7c:	00000606 	br	a84b98 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  a84b80:	e0bffd17 	ldw	r2,-12(fp)
  a84b84:	10c00417 	ldw	r3,16(r2)
  a84b88:	e0bffd17 	ldw	r2,-12(fp)
  a84b8c:	10800517 	ldw	r2,20(r2)
  a84b90:	18bff41e 	bne	r3,r2,a84b64 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  a84b94:	e03fff15 	stw	zero,-4(fp)
  a84b98:	e0bfff17 	ldw	r2,-4(fp)
}
  a84b9c:	e037883a 	mov	sp,fp
  a84ba0:	df000017 	ldw	fp,0(sp)
  a84ba4:	dec00104 	addi	sp,sp,4
  a84ba8:	f800283a 	ret

00a84bac <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  a84bac:	defff004 	addi	sp,sp,-64
  a84bb0:	dfc00f15 	stw	ra,60(sp)
  a84bb4:	df000e15 	stw	fp,56(sp)
  a84bb8:	df000e04 	addi	fp,sp,56
  a84bbc:	e13ffb15 	stw	r4,-20(fp)
  a84bc0:	e17ffc15 	stw	r5,-16(fp)
  a84bc4:	e1bffd15 	stw	r6,-12(fp)
  a84bc8:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
  a84bcc:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
  a84bd0:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  a84bd4:	e0bffe17 	ldw	r2,-8(fp)
  a84bd8:	1090000c 	andi	r2,r2,16384
  a84bdc:	1005003a 	cmpeq	r2,r2,zero
  a84be0:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
  a84be4:	e0bffb17 	ldw	r2,-20(fp)
  a84be8:	10800217 	ldw	r2,8(r2)
  a84bec:	10800044 	addi	r2,r2,1
  a84bf0:	10800fcc 	andi	r2,r2,63
  a84bf4:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  a84bf8:	00001906 	br	a84c60 <altera_avalon_uart_read+0xb4>
    {
      count++;
  a84bfc:	e0bff617 	ldw	r2,-40(fp)
  a84c00:	10800044 	addi	r2,r2,1
  a84c04:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  a84c08:	e0bffb17 	ldw	r2,-20(fp)
  a84c0c:	10c00217 	ldw	r3,8(r2)
  a84c10:	e0bffb17 	ldw	r2,-20(fp)
  a84c14:	1885883a 	add	r2,r3,r2
  a84c18:	10800704 	addi	r2,r2,28
  a84c1c:	10800003 	ldbu	r2,0(r2)
  a84c20:	1007883a 	mov	r3,r2
  a84c24:	e0bffc17 	ldw	r2,-16(fp)
  a84c28:	10c00005 	stb	r3,0(r2)
  a84c2c:	e0bffc17 	ldw	r2,-16(fp)
  a84c30:	10800044 	addi	r2,r2,1
  a84c34:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
  a84c38:	e0bffb17 	ldw	r2,-20(fp)
  a84c3c:	10800217 	ldw	r2,8(r2)
  a84c40:	10c00044 	addi	r3,r2,1
  a84c44:	e0bffb17 	ldw	r2,-20(fp)
  a84c48:	10c00215 	stw	r3,8(r2)
  a84c4c:	e0bffb17 	ldw	r2,-20(fp)
  a84c50:	10800217 	ldw	r2,8(r2)
  a84c54:	10c00fcc 	andi	r3,r2,63
  a84c58:	e0bffb17 	ldw	r2,-20(fp)
  a84c5c:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  a84c60:	e0fff617 	ldw	r3,-40(fp)
  a84c64:	e0bffd17 	ldw	r2,-12(fp)
  a84c68:	1880050e 	bge	r3,r2,a84c80 <altera_avalon_uart_read+0xd4>
  a84c6c:	e0bffb17 	ldw	r2,-20(fp)
  a84c70:	10c00217 	ldw	r3,8(r2)
  a84c74:	e0bffb17 	ldw	r2,-20(fp)
  a84c78:	10800317 	ldw	r2,12(r2)
  a84c7c:	18bfdf1e 	bne	r3,r2,a84bfc <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  a84c80:	e0bff617 	ldw	r2,-40(fp)
  a84c84:	1004c03a 	cmpne	r2,r2,zero
  a84c88:	1000271e 	bne	r2,zero,a84d28 <altera_avalon_uart_read+0x17c>
  a84c8c:	e0bffb17 	ldw	r2,-20(fp)
  a84c90:	10c00217 	ldw	r3,8(r2)
  a84c94:	e0bffb17 	ldw	r2,-20(fp)
  a84c98:	10800317 	ldw	r2,12(r2)
  a84c9c:	1880221e 	bne	r3,r2,a84d28 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
  a84ca0:	e0bff917 	ldw	r2,-28(fp)
  a84ca4:	1004c03a 	cmpne	r2,r2,zero
  a84ca8:	1000061e 	bne	r2,zero,a84cc4 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  a84cac:	0a84ddc0 	call	a84ddc <alt_get_errno>
  a84cb0:	00c002c4 	movi	r3,11
  a84cb4:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
  a84cb8:	00800044 	movi	r2,1
  a84cbc:	e0bff705 	stb	r2,-36(fp)
        break;
  a84cc0:	00001f06 	br	a84d40 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a84cc4:	0005303a 	rdctl	r2,status
  a84cc8:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a84ccc:	e0fff517 	ldw	r3,-44(fp)
  a84cd0:	00bfff84 	movi	r2,-2
  a84cd4:	1884703a 	and	r2,r3,r2
  a84cd8:	1001703a 	wrctl	status,r2
  
  return context;
  a84cdc:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  a84ce0:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  a84ce4:	e0bffb17 	ldw	r2,-20(fp)
  a84ce8:	10800117 	ldw	r2,4(r2)
  a84cec:	10c02014 	ori	r3,r2,128
  a84cf0:	e0bffb17 	ldw	r2,-20(fp)
  a84cf4:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  a84cf8:	e0bffb17 	ldw	r2,-20(fp)
  a84cfc:	10800017 	ldw	r2,0(r2)
  a84d00:	11000304 	addi	r4,r2,12
  a84d04:	e0bffb17 	ldw	r2,-20(fp)
  a84d08:	10800117 	ldw	r2,4(r2)
  a84d0c:	1007883a 	mov	r3,r2
  a84d10:	2005883a 	mov	r2,r4
  a84d14:	10c00035 	stwio	r3,0(r2)
  a84d18:	e0bffa17 	ldw	r2,-24(fp)
  a84d1c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a84d20:	e0bff417 	ldw	r2,-48(fp)
  a84d24:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  a84d28:	e0bff617 	ldw	r2,-40(fp)
  a84d2c:	1004c03a 	cmpne	r2,r2,zero
  a84d30:	1000031e 	bne	r2,zero,a84d40 <altera_avalon_uart_read+0x194>
  a84d34:	e0bffd17 	ldw	r2,-12(fp)
  a84d38:	1004c03a 	cmpne	r2,r2,zero
  a84d3c:	103fc81e 	bne	r2,zero,a84c60 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a84d40:	0005303a 	rdctl	r2,status
  a84d44:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a84d48:	e0fff317 	ldw	r3,-52(fp)
  a84d4c:	00bfff84 	movi	r2,-2
  a84d50:	1884703a 	and	r2,r3,r2
  a84d54:	1001703a 	wrctl	status,r2
  
  return context;
  a84d58:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  a84d5c:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  a84d60:	e0bffb17 	ldw	r2,-20(fp)
  a84d64:	10800117 	ldw	r2,4(r2)
  a84d68:	10c02014 	ori	r3,r2,128
  a84d6c:	e0bffb17 	ldw	r2,-20(fp)
  a84d70:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  a84d74:	e0bffb17 	ldw	r2,-20(fp)
  a84d78:	10800017 	ldw	r2,0(r2)
  a84d7c:	11000304 	addi	r4,r2,12
  a84d80:	e0bffb17 	ldw	r2,-20(fp)
  a84d84:	10800117 	ldw	r2,4(r2)
  a84d88:	1007883a 	mov	r3,r2
  a84d8c:	2005883a 	mov	r2,r4
  a84d90:	10c00035 	stwio	r3,0(r2)
  a84d94:	e0bffa17 	ldw	r2,-24(fp)
  a84d98:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a84d9c:	e0bff217 	ldw	r2,-56(fp)
  a84da0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  a84da4:	e0bff703 	ldbu	r2,-36(fp)
  a84da8:	1005003a 	cmpeq	r2,r2,zero
  a84dac:	1000031e 	bne	r2,zero,a84dbc <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
  a84db0:	00bffd04 	movi	r2,-12
  a84db4:	e0bfff15 	stw	r2,-4(fp)
  a84db8:	00000206 	br	a84dc4 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
  a84dbc:	e0bff617 	ldw	r2,-40(fp)
  a84dc0:	e0bfff15 	stw	r2,-4(fp)
  a84dc4:	e0bfff17 	ldw	r2,-4(fp)
  }
}
  a84dc8:	e037883a 	mov	sp,fp
  a84dcc:	dfc00117 	ldw	ra,4(sp)
  a84dd0:	df000017 	ldw	fp,0(sp)
  a84dd4:	dec00204 	addi	sp,sp,8
  a84dd8:	f800283a 	ret

00a84ddc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  a84ddc:	defffd04 	addi	sp,sp,-12
  a84de0:	dfc00215 	stw	ra,8(sp)
  a84de4:	df000115 	stw	fp,4(sp)
  a84de8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  a84dec:	00802a74 	movhi	r2,169
  a84df0:	10a52404 	addi	r2,r2,-27504
  a84df4:	10800017 	ldw	r2,0(r2)
  a84df8:	1005003a 	cmpeq	r2,r2,zero
  a84dfc:	1000061e 	bne	r2,zero,a84e18 <alt_get_errno+0x3c>
  a84e00:	00802a74 	movhi	r2,169
  a84e04:	10a52404 	addi	r2,r2,-27504
  a84e08:	10800017 	ldw	r2,0(r2)
  a84e0c:	103ee83a 	callr	r2
  a84e10:	e0bfff15 	stw	r2,-4(fp)
  a84e14:	00000306 	br	a84e24 <alt_get_errno+0x48>
  a84e18:	00802a74 	movhi	r2,169
  a84e1c:	10a53204 	addi	r2,r2,-27448
  a84e20:	e0bfff15 	stw	r2,-4(fp)
  a84e24:	e0bfff17 	ldw	r2,-4(fp)
}
  a84e28:	e037883a 	mov	sp,fp
  a84e2c:	dfc00117 	ldw	ra,4(sp)
  a84e30:	df000017 	ldw	fp,0(sp)
  a84e34:	dec00204 	addi	sp,sp,8
  a84e38:	f800283a 	ret

00a84e3c <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  a84e3c:	defff204 	addi	sp,sp,-56
  a84e40:	dfc00d15 	stw	ra,52(sp)
  a84e44:	df000c15 	stw	fp,48(sp)
  a84e48:	df000c04 	addi	fp,sp,48
  a84e4c:	e13ffc15 	stw	r4,-16(fp)
  a84e50:	e17ffd15 	stw	r5,-12(fp)
  a84e54:	e1bffe15 	stw	r6,-8(fp)
  a84e58:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  a84e5c:	e0bffe17 	ldw	r2,-8(fp)
  a84e60:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  a84e64:	e0bfff17 	ldw	r2,-4(fp)
  a84e68:	1090000c 	andi	r2,r2,16384
  a84e6c:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  a84e70:	00004006 	br	a84f74 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  a84e74:	e0bffc17 	ldw	r2,-16(fp)
  a84e78:	10800517 	ldw	r2,20(r2)
  a84e7c:	10800044 	addi	r2,r2,1
  a84e80:	10800fcc 	andi	r2,r2,63
  a84e84:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  a84e88:	e0bffc17 	ldw	r2,-16(fp)
  a84e8c:	10c00417 	ldw	r3,16(r2)
  a84e90:	e0bff917 	ldw	r2,-28(fp)
  a84e94:	1880251e 	bne	r3,r2,a84f2c <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
  a84e98:	e0bffa17 	ldw	r2,-24(fp)
  a84e9c:	1005003a 	cmpeq	r2,r2,zero
  a84ea0:	1000051e 	bne	r2,zero,a84eb8 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  a84ea4:	0a850040 	call	a85004 <alt_get_errno>
  a84ea8:	1007883a 	mov	r3,r2
  a84eac:	008002c4 	movi	r2,11
  a84eb0:	18800015 	stw	r2,0(r3)
        break;
  a84eb4:	00003206 	br	a84f80 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a84eb8:	0005303a 	rdctl	r2,status
  a84ebc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a84ec0:	e0fff717 	ldw	r3,-36(fp)
  a84ec4:	00bfff84 	movi	r2,-2
  a84ec8:	1884703a 	and	r2,r3,r2
  a84ecc:	1001703a 	wrctl	status,r2
  
  return context;
  a84ed0:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  a84ed4:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  a84ed8:	e0bffc17 	ldw	r2,-16(fp)
  a84edc:	10800117 	ldw	r2,4(r2)
  a84ee0:	10c11014 	ori	r3,r2,1088
  a84ee4:	e0bffc17 	ldw	r2,-16(fp)
  a84ee8:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  a84eec:	e0bffc17 	ldw	r2,-16(fp)
  a84ef0:	10800017 	ldw	r2,0(r2)
  a84ef4:	11000304 	addi	r4,r2,12
  a84ef8:	e0bffc17 	ldw	r2,-16(fp)
  a84efc:	10800117 	ldw	r2,4(r2)
  a84f00:	1007883a 	mov	r3,r2
  a84f04:	2005883a 	mov	r2,r4
  a84f08:	10c00035 	stwio	r3,0(r2)
  a84f0c:	e0bffb17 	ldw	r2,-20(fp)
  a84f10:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a84f14:	e0bff617 	ldw	r2,-40(fp)
  a84f18:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  a84f1c:	e0bffc17 	ldw	r2,-16(fp)
  a84f20:	10c00417 	ldw	r3,16(r2)
  a84f24:	e0bff917 	ldw	r2,-28(fp)
  a84f28:	18bffc26 	beq	r3,r2,a84f1c <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
  a84f2c:	e0bff817 	ldw	r2,-32(fp)
  a84f30:	10bfffc4 	addi	r2,r2,-1
  a84f34:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  a84f38:	e0bffc17 	ldw	r2,-16(fp)
  a84f3c:	10c00517 	ldw	r3,20(r2)
  a84f40:	e0bffd17 	ldw	r2,-12(fp)
  a84f44:	10800003 	ldbu	r2,0(r2)
  a84f48:	1009883a 	mov	r4,r2
  a84f4c:	e0bffc17 	ldw	r2,-16(fp)
  a84f50:	1885883a 	add	r2,r3,r2
  a84f54:	10801704 	addi	r2,r2,92
  a84f58:	11000005 	stb	r4,0(r2)
  a84f5c:	e0bffd17 	ldw	r2,-12(fp)
  a84f60:	10800044 	addi	r2,r2,1
  a84f64:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
  a84f68:	e0fffc17 	ldw	r3,-16(fp)
  a84f6c:	e0bff917 	ldw	r2,-28(fp)
  a84f70:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  a84f74:	e0bff817 	ldw	r2,-32(fp)
  a84f78:	1004c03a 	cmpne	r2,r2,zero
  a84f7c:	103fbd1e 	bne	r2,zero,a84e74 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a84f80:	0005303a 	rdctl	r2,status
  a84f84:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a84f88:	e0fff517 	ldw	r3,-44(fp)
  a84f8c:	00bfff84 	movi	r2,-2
  a84f90:	1884703a 	and	r2,r3,r2
  a84f94:	1001703a 	wrctl	status,r2
  
  return context;
  a84f98:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  a84f9c:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  a84fa0:	e0bffc17 	ldw	r2,-16(fp)
  a84fa4:	10800117 	ldw	r2,4(r2)
  a84fa8:	10c11014 	ori	r3,r2,1088
  a84fac:	e0bffc17 	ldw	r2,-16(fp)
  a84fb0:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  a84fb4:	e0bffc17 	ldw	r2,-16(fp)
  a84fb8:	10800017 	ldw	r2,0(r2)
  a84fbc:	11000304 	addi	r4,r2,12
  a84fc0:	e0bffc17 	ldw	r2,-16(fp)
  a84fc4:	10800117 	ldw	r2,4(r2)
  a84fc8:	1007883a 	mov	r3,r2
  a84fcc:	2005883a 	mov	r2,r4
  a84fd0:	10c00035 	stwio	r3,0(r2)
  a84fd4:	e0bffb17 	ldw	r2,-20(fp)
  a84fd8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a84fdc:	e0bff417 	ldw	r2,-48(fp)
  a84fe0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  a84fe4:	e0fffe17 	ldw	r3,-8(fp)
  a84fe8:	e0bff817 	ldw	r2,-32(fp)
  a84fec:	1885c83a 	sub	r2,r3,r2
}
  a84ff0:	e037883a 	mov	sp,fp
  a84ff4:	dfc00117 	ldw	ra,4(sp)
  a84ff8:	df000017 	ldw	fp,0(sp)
  a84ffc:	dec00204 	addi	sp,sp,8
  a85000:	f800283a 	ret

00a85004 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  a85004:	defffd04 	addi	sp,sp,-12
  a85008:	dfc00215 	stw	ra,8(sp)
  a8500c:	df000115 	stw	fp,4(sp)
  a85010:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  a85014:	00802a74 	movhi	r2,169
  a85018:	10a52404 	addi	r2,r2,-27504
  a8501c:	10800017 	ldw	r2,0(r2)
  a85020:	1005003a 	cmpeq	r2,r2,zero
  a85024:	1000061e 	bne	r2,zero,a85040 <alt_get_errno+0x3c>
  a85028:	00802a74 	movhi	r2,169
  a8502c:	10a52404 	addi	r2,r2,-27504
  a85030:	10800017 	ldw	r2,0(r2)
  a85034:	103ee83a 	callr	r2
  a85038:	e0bfff15 	stw	r2,-4(fp)
  a8503c:	00000306 	br	a8504c <alt_get_errno+0x48>
  a85040:	00802a74 	movhi	r2,169
  a85044:	10a53204 	addi	r2,r2,-27448
  a85048:	e0bfff15 	stw	r2,-4(fp)
  a8504c:	e0bfff17 	ldw	r2,-4(fp)
}
  a85050:	e037883a 	mov	sp,fp
  a85054:	dfc00117 	ldw	ra,4(sp)
  a85058:	df000017 	ldw	fp,0(sp)
  a8505c:	dec00204 	addi	sp,sp,8
  a85060:	f800283a 	ret

00a85064 <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
  a85064:	defff904 	addi	sp,sp,-28
  a85068:	dfc00615 	stw	ra,24(sp)
  a8506c:	df000515 	stw	fp,20(sp)
  a85070:	df000504 	addi	fp,sp,20
  a85074:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
  a85078:	00800144 	movi	r2,5
  a8507c:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
  a85080:	00800044 	movi	r2,1
  a85084:	d8800015 	stw	r2,0(sp)
  a85088:	e0bffe44 	addi	r2,fp,-7
  a8508c:	d8800115 	stw	r2,4(sp)
  a85090:	d8000215 	stw	zero,8(sp)
  a85094:	e13fff17 	ldw	r4,-4(fp)
  a85098:	000b883a 	mov	r5,zero
  a8509c:	01800044 	movi	r6,1
  a850a0:	e1fffe04 	addi	r7,fp,-8
  a850a4:	0a86c500 	call	a86c50 <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
  a850a8:	e0bffe43 	ldbu	r2,-7(fp)
  a850ac:	10803fcc 	andi	r2,r2,255
}
  a850b0:	e037883a 	mov	sp,fp
  a850b4:	dfc00117 	ldw	ra,4(sp)
  a850b8:	df000017 	ldw	fp,0(sp)
  a850bc:	dec00204 	addi	sp,sp,8
  a850c0:	f800283a 	ret

00a850c4 <epcs_sector_erase>:
  {
  }
}

void epcs_sector_erase(alt_u32 base, alt_u32 offset)
{
  a850c4:	defff804 	addi	sp,sp,-32
  a850c8:	dfc00715 	stw	ra,28(sp)
  a850cc:	df000615 	stw	fp,24(sp)
  a850d0:	df000604 	addi	fp,sp,24
  a850d4:	e13ffe15 	stw	r4,-8(fp)
  a850d8:	e17fff15 	stw	r5,-4(fp)
  alt_u8 se[4];
  
  se[0] = epcs_se;
  a850dc:	00bff604 	movi	r2,-40
  a850e0:	e0bffd05 	stb	r2,-12(fp)
  se[1] = (offset >> 16) & 0xFF;
  a850e4:	e0bfff17 	ldw	r2,-4(fp)
  a850e8:	1004d43a 	srli	r2,r2,16
  a850ec:	e0bffd45 	stb	r2,-11(fp)
  se[2] = (offset >> 8) & 0xFF;
  a850f0:	e0bfff17 	ldw	r2,-4(fp)
  a850f4:	1004d23a 	srli	r2,r2,8
  a850f8:	e0bffd85 	stb	r2,-10(fp)
  se[3] = offset & 0xFF;
  a850fc:	e0bfff17 	ldw	r2,-4(fp)
  a85100:	e0bffdc5 	stb	r2,-9(fp)

  alt_avalon_spi_command(
  a85104:	d8000015 	stw	zero,0(sp)
  a85108:	d8000115 	stw	zero,4(sp)
  a8510c:	d8000215 	stw	zero,8(sp)
  a85110:	e13ffe17 	ldw	r4,-8(fp)
  a85114:	000b883a 	mov	r5,zero
  a85118:	01800104 	movi	r6,4
  a8511c:	e1fffd04 	addi	r7,fp,-12
  a85120:	0a86c500 	call	a86c50 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
  a85124:	e13ffe17 	ldw	r4,-8(fp)
  a85128:	0a851400 	call	a85140 <epcs_await_wip_released>
}
  a8512c:	e037883a 	mov	sp,fp
  a85130:	dfc00117 	ldw	ra,4(sp)
  a85134:	df000017 	ldw	fp,0(sp)
  a85138:	dec00204 	addi	sp,sp,8
  a8513c:	f800283a 	ret

00a85140 <epcs_await_wip_released>:
{
  return epcs_read_status_register(base) & 1;
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
  a85140:	defffd04 	addi	sp,sp,-12
  a85144:	dfc00215 	stw	ra,8(sp)
  a85148:	df000115 	stw	fp,4(sp)
  a8514c:	df000104 	addi	fp,sp,4
  a85150:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
  a85154:	e13fff17 	ldw	r4,-4(fp)
  a85158:	0a851780 	call	a85178 <epcs_test_wip>
  a8515c:	1004c03a 	cmpne	r2,r2,zero
  a85160:	103ffc1e 	bne	r2,zero,a85154 <epcs_await_wip_released+0x14>
  {
  }
}
  a85164:	e037883a 	mov	sp,fp
  a85168:	dfc00117 	ldw	ra,4(sp)
  a8516c:	df000017 	ldw	fp,0(sp)
  a85170:	dec00204 	addi	sp,sp,8
  a85174:	f800283a 	ret

00a85178 <epcs_test_wip>:

  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
  a85178:	defffd04 	addi	sp,sp,-12
  a8517c:	dfc00215 	stw	ra,8(sp)
  a85180:	df000115 	stw	fp,4(sp)
  a85184:	df000104 	addi	fp,sp,4
  a85188:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
  a8518c:	e13fff17 	ldw	r4,-4(fp)
  a85190:	0a850640 	call	a85064 <epcs_read_status_register>
  a85194:	10803fcc 	andi	r2,r2,255
  a85198:	1080004c 	andi	r2,r2,1
}
  a8519c:	e037883a 	mov	sp,fp
  a851a0:	dfc00117 	ldw	ra,4(sp)
  a851a4:	df000017 	ldw	fp,0(sp)
  a851a8:	dec00204 	addi	sp,sp,8
  a851ac:	f800283a 	ret

00a851b0 <epcs_read_buffer>:

  epcs_await_wip_released(base);
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length)
{
  a851b0:	defff604 	addi	sp,sp,-40
  a851b4:	dfc00915 	stw	ra,36(sp)
  a851b8:	df000815 	stw	fp,32(sp)
  a851bc:	df000804 	addi	fp,sp,32
  a851c0:	e13ffc15 	stw	r4,-16(fp)
  a851c4:	e17ffd15 	stw	r5,-12(fp)
  a851c8:	e1bffe15 	stw	r6,-8(fp)
  a851cc:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[4];
  
  read_command[0] = epcs_read;
  a851d0:	008000c4 	movi	r2,3
  a851d4:	e0bffb05 	stb	r2,-20(fp)
  read_command[1] = (offset >> 16) & 0xFF;
  a851d8:	e0bffd17 	ldw	r2,-12(fp)
  a851dc:	1005d43a 	srai	r2,r2,16
  a851e0:	1007883a 	mov	r3,r2
  a851e4:	00bfffc4 	movi	r2,-1
  a851e8:	1884703a 	and	r2,r3,r2
  a851ec:	e0bffb45 	stb	r2,-19(fp)
  read_command[2] = (offset >> 8) & 0xFF;
  a851f0:	e0bffd17 	ldw	r2,-12(fp)
  a851f4:	1005d23a 	srai	r2,r2,8
  a851f8:	1007883a 	mov	r3,r2
  a851fc:	00bfffc4 	movi	r2,-1
  a85200:	1884703a 	and	r2,r3,r2
  a85204:	e0bffb85 	stb	r2,-18(fp)
  read_command[3] = offset & 0xFF;
  a85208:	e0bffd17 	ldw	r2,-12(fp)
  a8520c:	1007883a 	mov	r3,r2
  a85210:	00bfffc4 	movi	r2,-1
  a85214:	1884703a 	and	r2,r3,r2
  a85218:	e0bffbc5 	stb	r2,-17(fp)
    return 0;
#endif
  /* I don't know why this is necessary, since I call await-wip after
   * all writing commands.
  */
  epcs_await_wip_released(base);
  a8521c:	e13ffc17 	ldw	r4,-16(fp)
  a85220:	0a851400 	call	a85140 <epcs_await_wip_released>

  alt_avalon_spi_command(
  a85224:	e0bfff17 	ldw	r2,-4(fp)
  a85228:	d8800015 	stw	r2,0(sp)
  a8522c:	e0bffe17 	ldw	r2,-8(fp)
  a85230:	d8800115 	stw	r2,4(sp)
  a85234:	d8000215 	stw	zero,8(sp)
  a85238:	e13ffc17 	ldw	r4,-16(fp)
  a8523c:	000b883a 	mov	r5,zero
  a85240:	01800104 	movi	r6,4
  a85244:	e1fffb04 	addi	r7,fp,-20
  a85248:	0a86c500 	call	a86c50 <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  return length;
  a8524c:	e0bfff17 	ldw	r2,-4(fp)
}
  a85250:	e037883a 	mov	sp,fp
  a85254:	dfc00117 	ldw	ra,4(sp)
  a85258:	df000017 	ldw	fp,0(sp)
  a8525c:	dec00204 	addi	sp,sp,8
  a85260:	f800283a 	ret

00a85264 <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
  a85264:	defff904 	addi	sp,sp,-28
  a85268:	dfc00615 	stw	ra,24(sp)
  a8526c:	df000515 	stw	fp,20(sp)
  a85270:	df000504 	addi	fp,sp,20
  a85274:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
  a85278:	00800184 	movi	r2,6
  a8527c:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
  a85280:	d8000015 	stw	zero,0(sp)
  a85284:	d8000115 	stw	zero,4(sp)
  a85288:	d8000215 	stw	zero,8(sp)
  a8528c:	e13fff17 	ldw	r4,-4(fp)
  a85290:	000b883a 	mov	r5,zero
  a85294:	01800044 	movi	r6,1
  a85298:	e1fffe04 	addi	r7,fp,-8
  a8529c:	0a86c500 	call	a86c50 <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
  a852a0:	e037883a 	mov	sp,fp
  a852a4:	dfc00117 	ldw	ra,4(sp)
  a852a8:	df000017 	ldw	fp,0(sp)
  a852ac:	dec00204 	addi	sp,sp,8
  a852b0:	f800283a 	ret

00a852b4 <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
  a852b4:	defff804 	addi	sp,sp,-32
  a852b8:	dfc00715 	stw	ra,28(sp)
  a852bc:	df000615 	stw	fp,24(sp)
  a852c0:	df000604 	addi	fp,sp,24
  a852c4:	e13ffe15 	stw	r4,-8(fp)
  a852c8:	e17fff05 	stb	r5,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
  a852cc:	00800044 	movi	r2,1
  a852d0:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
  a852d4:	e0bfff03 	ldbu	r2,-4(fp)
  a852d8:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
  a852dc:	d8000015 	stw	zero,0(sp)
  a852e0:	d8000115 	stw	zero,4(sp)
  a852e4:	d8000215 	stw	zero,8(sp)
  a852e8:	e13ffe17 	ldw	r4,-8(fp)
  a852ec:	000b883a 	mov	r5,zero
  a852f0:	01800084 	movi	r6,2
  a852f4:	e1fffd04 	addi	r7,fp,-12
  a852f8:	0a86c500 	call	a86c50 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
  a852fc:	e13ffe17 	ldw	r4,-8(fp)
  a85300:	0a851400 	call	a85140 <epcs_await_wip_released>
}
  a85304:	e037883a 	mov	sp,fp
  a85308:	dfc00117 	ldw	ra,4(sp)
  a8530c:	df000017 	ldw	fp,0(sp)
  a85310:	dec00204 	addi	sp,sp,8
  a85314:	f800283a 	ret

00a85318 <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, int length)
{
  a85318:	defff604 	addi	sp,sp,-40
  a8531c:	dfc00915 	stw	ra,36(sp)
  a85320:	df000815 	stw	fp,32(sp)
  a85324:	df000804 	addi	fp,sp,32
  a85328:	e13ffc15 	stw	r4,-16(fp)
  a8532c:	e17ffd15 	stw	r5,-12(fp)
  a85330:	e1bffe15 	stw	r6,-8(fp)
  a85334:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[4];
  
  pp[0] = epcs_pp;
  a85338:	00800084 	movi	r2,2
  a8533c:	e0bffb05 	stb	r2,-20(fp)
  pp[1] = (offset >> 16) & 0xFF;
  a85340:	e0bffd17 	ldw	r2,-12(fp)
  a85344:	1005d43a 	srai	r2,r2,16
  a85348:	1007883a 	mov	r3,r2
  a8534c:	00bfffc4 	movi	r2,-1
  a85350:	1884703a 	and	r2,r3,r2
  a85354:	e0bffb45 	stb	r2,-19(fp)
  pp[2] = (offset >> 8) & 0xFF;
  a85358:	e0bffd17 	ldw	r2,-12(fp)
  a8535c:	1005d23a 	srai	r2,r2,8
  a85360:	1007883a 	mov	r3,r2
  a85364:	00bfffc4 	movi	r2,-1
  a85368:	1884703a 	and	r2,r3,r2
  a8536c:	e0bffb85 	stb	r2,-18(fp)
  pp[3] = offset & 0xFF;
  a85370:	e0bffd17 	ldw	r2,-12(fp)
  a85374:	1007883a 	mov	r3,r2
  a85378:	00bfffc4 	movi	r2,-1
  a8537c:	1884703a 	and	r2,r3,r2
  a85380:	e0bffbc5 	stb	r2,-17(fp)

  /* First, WREN */
  epcs_write_enable(base);
  a85384:	e13ffc17 	ldw	r4,-16(fp)
  a85388:	0a852640 	call	a85264 <epcs_write_enable>

  /* Send the PP command */
  alt_avalon_spi_command(
  a8538c:	d8000015 	stw	zero,0(sp)
  a85390:	d8000115 	stw	zero,4(sp)
  a85394:	00800044 	movi	r2,1
  a85398:	d8800215 	stw	r2,8(sp)
  a8539c:	e13ffc17 	ldw	r4,-16(fp)
  a853a0:	000b883a 	mov	r5,zero
  a853a4:	01800104 	movi	r6,4
  a853a8:	e1fffb04 	addi	r7,fp,-20
  a853ac:	0a86c500 	call	a86c50 <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
  a853b0:	e1bfff17 	ldw	r6,-4(fp)
  a853b4:	d8000015 	stw	zero,0(sp)
  a853b8:	d8000115 	stw	zero,4(sp)
  a853bc:	d8000215 	stw	zero,8(sp)
  a853c0:	e13ffc17 	ldw	r4,-16(fp)
  a853c4:	000b883a 	mov	r5,zero
  a853c8:	e1fffe17 	ldw	r7,-8(fp)
  a853cc:	0a86c500 	call	a86c50 <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
  a853d0:	e13ffc17 	ldw	r4,-16(fp)
  a853d4:	0a851400 	call	a85140 <epcs_await_wip_released>

  return length;
  a853d8:	e0bfff17 	ldw	r2,-4(fp)
}
  a853dc:	e037883a 	mov	sp,fp
  a853e0:	dfc00117 	ldw	ra,4(sp)
  a853e4:	df000017 	ldw	fp,0(sp)
  a853e8:	dec00204 	addi	sp,sp,8
  a853ec:	f800283a 	ret

00a853f0 <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
  a853f0:	defff804 	addi	sp,sp,-32
  a853f4:	dfc00715 	stw	ra,28(sp)
  a853f8:	df000615 	stw	fp,24(sp)
  a853fc:	df000604 	addi	fp,sp,24
  a85400:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
  a85404:	00bfeac4 	movi	r2,-85
  a85408:	e0bffd05 	stb	r2,-12(fp)
  a8540c:	e03ffd45 	stb	zero,-11(fp)
  a85410:	e03ffd85 	stb	zero,-10(fp)
  a85414:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
  a85418:	00800044 	movi	r2,1
  a8541c:	d8800015 	stw	r2,0(sp)
  a85420:	e0bffe04 	addi	r2,fp,-8
  a85424:	d8800115 	stw	r2,4(sp)
  a85428:	d8000215 	stw	zero,8(sp)
  a8542c:	e13fff17 	ldw	r4,-4(fp)
  a85430:	000b883a 	mov	r5,zero
  a85434:	01800104 	movi	r6,4
  a85438:	e1fffd04 	addi	r7,fp,-12
  a8543c:	0a86c500 	call	a86c50 <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
  a85440:	e0bffe03 	ldbu	r2,-8(fp)
  a85444:	10803fcc 	andi	r2,r2,255
}
  a85448:	e037883a 	mov	sp,fp
  a8544c:	dfc00117 	ldw	ra,4(sp)
  a85450:	df000017 	ldw	fp,0(sp)
  a85454:	dec00204 	addi	sp,sp,8
  a85458:	f800283a 	ret

00a8545c <epcs_read_device_id>:

alt_u8 epcs_read_device_id(alt_u32 base)
{
  a8545c:	defff904 	addi	sp,sp,-28
  a85460:	dfc00615 	stw	ra,24(sp)
  a85464:	df000515 	stw	fp,20(sp)
  a85468:	df000504 	addi	fp,sp,20
  a8546c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid, 0, 0};
  a85470:	00bfe7c4 	movi	r2,-97
  a85474:	e0bffe05 	stb	r2,-8(fp)
  a85478:	e03ffe45 	stb	zero,-7(fp)
  a8547c:	e03ffe85 	stb	zero,-6(fp)
  alt_u8 res;

  alt_avalon_spi_command(
  a85480:	00800044 	movi	r2,1
  a85484:	d8800015 	stw	r2,0(sp)
  a85488:	e0bffec4 	addi	r2,fp,-5
  a8548c:	d8800115 	stw	r2,4(sp)
  a85490:	d8000215 	stw	zero,8(sp)
  a85494:	e13fff17 	ldw	r4,-4(fp)
  a85498:	000b883a 	mov	r5,zero
  a8549c:	018000c4 	movi	r6,3
  a854a0:	e1fffe04 	addi	r7,fp,-8
  a854a4:	0a86c500 	call	a86c50 <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
  a854a8:	e0bffec3 	ldbu	r2,-5(fp)
  a854ac:	10803fcc 	andi	r2,r2,255
}
  a854b0:	e037883a 	mov	sp,fp
  a854b4:	dfc00117 	ldw	ra,4(sp)
  a854b8:	df000017 	ldw	fp,0(sp)
  a854bc:	dec00204 	addi	sp,sp,8
  a854c0:	f800283a 	ret

00a854c4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  a854c4:	defff404 	addi	sp,sp,-48
  a854c8:	df000b15 	stw	fp,44(sp)
  a854cc:	df000b04 	addi	fp,sp,44
  a854d0:	e13ffb15 	stw	r4,-20(fp)
  a854d4:	e17ffc15 	stw	r5,-16(fp)
  a854d8:	e1bffd15 	stw	r6,-12(fp)
  a854dc:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  a854e0:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  a854e4:	00802a74 	movhi	r2,169
  a854e8:	10a53004 	addi	r2,r2,-27456
  a854ec:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
  a854f0:	1005003a 	cmpeq	r2,r2,zero
  a854f4:	1000411e 	bne	r2,zero,a855fc <alt_alarm_start+0x138>
  {
    if (alarm)
  a854f8:	e0bffb17 	ldw	r2,-20(fp)
  a854fc:	1005003a 	cmpeq	r2,r2,zero
  a85500:	10003b1e 	bne	r2,zero,a855f0 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
  a85504:	e0fffb17 	ldw	r3,-20(fp)
  a85508:	e0bffd17 	ldw	r2,-12(fp)
  a8550c:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
  a85510:	e0fffb17 	ldw	r3,-20(fp)
  a85514:	e0bffe17 	ldw	r2,-8(fp)
  a85518:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a8551c:	0005303a 	rdctl	r2,status
  a85520:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a85524:	e0fff817 	ldw	r3,-32(fp)
  a85528:	00bfff84 	movi	r2,-2
  a8552c:	1884703a 	and	r2,r3,r2
  a85530:	1001703a 	wrctl	status,r2
  
  return context;
  a85534:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
  a85538:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  a8553c:	00802a74 	movhi	r2,169
  a85540:	10a53104 	addi	r2,r2,-27452
  a85544:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
  a85548:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  a8554c:	e0fffc17 	ldw	r3,-16(fp)
  a85550:	e0bff917 	ldw	r2,-28(fp)
  a85554:	1885883a 	add	r2,r3,r2
  a85558:	10c00044 	addi	r3,r2,1
  a8555c:	e0bffb17 	ldw	r2,-20(fp)
  a85560:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  a85564:	e0bffb17 	ldw	r2,-20(fp)
  a85568:	10c00217 	ldw	r3,8(r2)
  a8556c:	e0bff917 	ldw	r2,-28(fp)
  a85570:	1880042e 	bgeu	r3,r2,a85584 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
  a85574:	e0fffb17 	ldw	r3,-20(fp)
  a85578:	00800044 	movi	r2,1
  a8557c:	18800405 	stb	r2,16(r3)
  a85580:	00000206 	br	a8558c <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
  a85584:	e0bffb17 	ldw	r2,-20(fp)
  a85588:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  a8558c:	e0fffb17 	ldw	r3,-20(fp)
  a85590:	00802a74 	movhi	r2,169
  a85594:	10a52704 	addi	r2,r2,-27492
  a85598:	e0bff615 	stw	r2,-40(fp)
  a8559c:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  a855a0:	e0fff717 	ldw	r3,-36(fp)
  a855a4:	e0bff617 	ldw	r2,-40(fp)
  a855a8:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
  a855ac:	e0bff617 	ldw	r2,-40(fp)
  a855b0:	10c00017 	ldw	r3,0(r2)
  a855b4:	e0bff717 	ldw	r2,-36(fp)
  a855b8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  a855bc:	e0bff617 	ldw	r2,-40(fp)
  a855c0:	10c00017 	ldw	r3,0(r2)
  a855c4:	e0bff717 	ldw	r2,-36(fp)
  a855c8:	18800115 	stw	r2,4(r3)
  list->next           = entry;
  a855cc:	e0fff617 	ldw	r3,-40(fp)
  a855d0:	e0bff717 	ldw	r2,-36(fp)
  a855d4:	18800015 	stw	r2,0(r3)
  a855d8:	e0bffa17 	ldw	r2,-24(fp)
  a855dc:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a855e0:	e0bff517 	ldw	r2,-44(fp)
  a855e4:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  a855e8:	e03fff15 	stw	zero,-4(fp)
  a855ec:	00000506 	br	a85604 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
  a855f0:	00bffa84 	movi	r2,-22
  a855f4:	e0bfff15 	stw	r2,-4(fp)
  a855f8:	00000206 	br	a85604 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
  a855fc:	00bfde84 	movi	r2,-134
  a85600:	e0bfff15 	stw	r2,-4(fp)
  a85604:	e0bfff17 	ldw	r2,-4(fp)
  }
}
  a85608:	e037883a 	mov	sp,fp
  a8560c:	df000017 	ldw	fp,0(sp)
  a85610:	dec00104 	addi	sp,sp,4
  a85614:	f800283a 	ret

00a85618 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  a85618:	defff804 	addi	sp,sp,-32
  a8561c:	dfc00715 	stw	ra,28(sp)
  a85620:	df000615 	stw	fp,24(sp)
  a85624:	df000604 	addi	fp,sp,24
  a85628:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  a8562c:	e0bffc17 	ldw	r2,-16(fp)
  a85630:	1004803a 	cmplt	r2,r2,zero
  a85634:	1000081e 	bne	r2,zero,a85658 <close+0x40>
  a85638:	e0bffc17 	ldw	r2,-16(fp)
  a8563c:	10800324 	muli	r2,r2,12
  a85640:	1007883a 	mov	r3,r2
  a85644:	00802a74 	movhi	r2,169
  a85648:	10a3be04 	addi	r2,r2,-28936
  a8564c:	1887883a 	add	r3,r3,r2
  a85650:	e0ffff15 	stw	r3,-4(fp)
  a85654:	00000106 	br	a8565c <close+0x44>
  a85658:	e03fff15 	stw	zero,-4(fp)
  a8565c:	e0bfff17 	ldw	r2,-4(fp)
  a85660:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
  a85664:	e0bffb17 	ldw	r2,-20(fp)
  a85668:	1005003a 	cmpeq	r2,r2,zero
  a8566c:	10001d1e 	bne	r2,zero,a856e4 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  a85670:	e0bffb17 	ldw	r2,-20(fp)
  a85674:	10800017 	ldw	r2,0(r2)
  a85678:	10800417 	ldw	r2,16(r2)
  a8567c:	1005003a 	cmpeq	r2,r2,zero
  a85680:	1000071e 	bne	r2,zero,a856a0 <close+0x88>
  a85684:	e0bffb17 	ldw	r2,-20(fp)
  a85688:	10800017 	ldw	r2,0(r2)
  a8568c:	10800417 	ldw	r2,16(r2)
  a85690:	e13ffb17 	ldw	r4,-20(fp)
  a85694:	103ee83a 	callr	r2
  a85698:	e0bffe15 	stw	r2,-8(fp)
  a8569c:	00000106 	br	a856a4 <close+0x8c>
  a856a0:	e03ffe15 	stw	zero,-8(fp)
  a856a4:	e0bffe17 	ldw	r2,-8(fp)
  a856a8:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  a856ac:	e13ffc17 	ldw	r4,-16(fp)
  a856b0:	0a8613c0 	call	a8613c <alt_release_fd>
    if (rval < 0)
  a856b4:	e0bffa17 	ldw	r2,-24(fp)
  a856b8:	1004403a 	cmpge	r2,r2,zero
  a856bc:	1000071e 	bne	r2,zero,a856dc <close+0xc4>
    {
      ALT_ERRNO = -rval;
  a856c0:	0a857140 	call	a85714 <alt_get_errno>
  a856c4:	e0fffa17 	ldw	r3,-24(fp)
  a856c8:	00c7c83a 	sub	r3,zero,r3
  a856cc:	10c00015 	stw	r3,0(r2)
      return -1;
  a856d0:	00bfffc4 	movi	r2,-1
  a856d4:	e0bffd15 	stw	r2,-12(fp)
  a856d8:	00000806 	br	a856fc <close+0xe4>
    }
    return 0;
  a856dc:	e03ffd15 	stw	zero,-12(fp)
  a856e0:	00000606 	br	a856fc <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  a856e4:	0a857140 	call	a85714 <alt_get_errno>
  a856e8:	1007883a 	mov	r3,r2
  a856ec:	00801444 	movi	r2,81
  a856f0:	18800015 	stw	r2,0(r3)
    return -1;
  a856f4:	00bfffc4 	movi	r2,-1
  a856f8:	e0bffd15 	stw	r2,-12(fp)
  a856fc:	e0bffd17 	ldw	r2,-12(fp)
  }
}
  a85700:	e037883a 	mov	sp,fp
  a85704:	dfc00117 	ldw	ra,4(sp)
  a85708:	df000017 	ldw	fp,0(sp)
  a8570c:	dec00204 	addi	sp,sp,8
  a85710:	f800283a 	ret

00a85714 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  a85714:	defffd04 	addi	sp,sp,-12
  a85718:	dfc00215 	stw	ra,8(sp)
  a8571c:	df000115 	stw	fp,4(sp)
  a85720:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  a85724:	00802a74 	movhi	r2,169
  a85728:	10a52404 	addi	r2,r2,-27504
  a8572c:	10800017 	ldw	r2,0(r2)
  a85730:	1005003a 	cmpeq	r2,r2,zero
  a85734:	1000061e 	bne	r2,zero,a85750 <alt_get_errno+0x3c>
  a85738:	00802a74 	movhi	r2,169
  a8573c:	10a52404 	addi	r2,r2,-27504
  a85740:	10800017 	ldw	r2,0(r2)
  a85744:	103ee83a 	callr	r2
  a85748:	e0bfff15 	stw	r2,-4(fp)
  a8574c:	00000306 	br	a8575c <alt_get_errno+0x48>
  a85750:	00802a74 	movhi	r2,169
  a85754:	10a53204 	addi	r2,r2,-27448
  a85758:	e0bfff15 	stw	r2,-4(fp)
  a8575c:	e0bfff17 	ldw	r2,-4(fp)
}
  a85760:	e037883a 	mov	sp,fp
  a85764:	dfc00117 	ldw	ra,4(sp)
  a85768:	df000017 	ldw	fp,0(sp)
  a8576c:	dec00204 	addi	sp,sp,8
  a85770:	f800283a 	ret

00a85774 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
  a85774:	defffd04 	addi	sp,sp,-12
  a85778:	df000215 	stw	fp,8(sp)
  a8577c:	df000204 	addi	fp,sp,8
  a85780:	e13ffe15 	stw	r4,-8(fp)
  a85784:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  a85788:	e037883a 	mov	sp,fp
  a8578c:	df000017 	ldw	fp,0(sp)
  a85790:	dec00104 	addi	sp,sp,4
  a85794:	f800283a 	ret

00a85798 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  a85798:	defffc04 	addi	sp,sp,-16
  a8579c:	df000315 	stw	fp,12(sp)
  a857a0:	df000304 	addi	fp,sp,12
  a857a4:	e13ffd15 	stw	r4,-12(fp)
  a857a8:	e17ffe15 	stw	r5,-8(fp)
  a857ac:	e1bfff15 	stw	r6,-4(fp)
  return len;
  a857b0:	e0bfff17 	ldw	r2,-4(fp)
}
  a857b4:	e037883a 	mov	sp,fp
  a857b8:	df000017 	ldw	fp,0(sp)
  a857bc:	dec00104 	addi	sp,sp,4
  a857c0:	f800283a 	ret

00a857c4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  a857c4:	defff904 	addi	sp,sp,-28
  a857c8:	dfc00615 	stw	ra,24(sp)
  a857cc:	df000515 	stw	fp,20(sp)
  a857d0:	df000504 	addi	fp,sp,20
  a857d4:	e13ffd15 	stw	r4,-12(fp)
  a857d8:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  a857dc:	e0bffd17 	ldw	r2,-12(fp)
  a857e0:	1005003a 	cmpeq	r2,r2,zero
  a857e4:	1000041e 	bne	r2,zero,a857f8 <alt_dev_llist_insert+0x34>
  a857e8:	e0bffd17 	ldw	r2,-12(fp)
  a857ec:	10800217 	ldw	r2,8(r2)
  a857f0:	1004c03a 	cmpne	r2,r2,zero
  a857f4:	1000071e 	bne	r2,zero,a85814 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
  a857f8:	0a858780 	call	a85878 <alt_get_errno>
  a857fc:	1007883a 	mov	r3,r2
  a85800:	00800584 	movi	r2,22
  a85804:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  a85808:	00bffa84 	movi	r2,-22
  a8580c:	e0bfff15 	stw	r2,-4(fp)
  a85810:	00001306 	br	a85860 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  a85814:	e0fffd17 	ldw	r3,-12(fp)
  a85818:	e0bffe17 	ldw	r2,-8(fp)
  a8581c:	e0bffb15 	stw	r2,-20(fp)
  a85820:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  a85824:	e0fffc17 	ldw	r3,-16(fp)
  a85828:	e0bffb17 	ldw	r2,-20(fp)
  a8582c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
  a85830:	e0bffb17 	ldw	r2,-20(fp)
  a85834:	10c00017 	ldw	r3,0(r2)
  a85838:	e0bffc17 	ldw	r2,-16(fp)
  a8583c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  a85840:	e0bffb17 	ldw	r2,-20(fp)
  a85844:	10c00017 	ldw	r3,0(r2)
  a85848:	e0bffc17 	ldw	r2,-16(fp)
  a8584c:	18800115 	stw	r2,4(r3)
  list->next           = entry;
  a85850:	e0fffb17 	ldw	r3,-20(fp)
  a85854:	e0bffc17 	ldw	r2,-16(fp)
  a85858:	18800015 	stw	r2,0(r3)

  return 0;  
  a8585c:	e03fff15 	stw	zero,-4(fp)
  a85860:	e0bfff17 	ldw	r2,-4(fp)
}
  a85864:	e037883a 	mov	sp,fp
  a85868:	dfc00117 	ldw	ra,4(sp)
  a8586c:	df000017 	ldw	fp,0(sp)
  a85870:	dec00204 	addi	sp,sp,8
  a85874:	f800283a 	ret

00a85878 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  a85878:	defffd04 	addi	sp,sp,-12
  a8587c:	dfc00215 	stw	ra,8(sp)
  a85880:	df000115 	stw	fp,4(sp)
  a85884:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  a85888:	00802a74 	movhi	r2,169
  a8588c:	10a52404 	addi	r2,r2,-27504
  a85890:	10800017 	ldw	r2,0(r2)
  a85894:	1005003a 	cmpeq	r2,r2,zero
  a85898:	1000061e 	bne	r2,zero,a858b4 <alt_get_errno+0x3c>
  a8589c:	00802a74 	movhi	r2,169
  a858a0:	10a52404 	addi	r2,r2,-27504
  a858a4:	10800017 	ldw	r2,0(r2)
  a858a8:	103ee83a 	callr	r2
  a858ac:	e0bfff15 	stw	r2,-4(fp)
  a858b0:	00000306 	br	a858c0 <alt_get_errno+0x48>
  a858b4:	00802a74 	movhi	r2,169
  a858b8:	10a53204 	addi	r2,r2,-27448
  a858bc:	e0bfff15 	stw	r2,-4(fp)
  a858c0:	e0bfff17 	ldw	r2,-4(fp)
}
  a858c4:	e037883a 	mov	sp,fp
  a858c8:	dfc00117 	ldw	ra,4(sp)
  a858cc:	df000017 	ldw	fp,0(sp)
  a858d0:	dec00204 	addi	sp,sp,8
  a858d4:	f800283a 	ret

00a858d8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  a858d8:	defffd04 	addi	sp,sp,-12
  a858dc:	dfc00215 	stw	ra,8(sp)
  a858e0:	df000115 	stw	fp,4(sp)
  a858e4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  a858e8:	00bfff04 	movi	r2,-4
  a858ec:	00c02a34 	movhi	r3,168
  a858f0:	18ddfe04 	addi	r3,r3,30712
  a858f4:	1885883a 	add	r2,r3,r2
  a858f8:	e0bfff15 	stw	r2,-4(fp)
  a858fc:	00000606 	br	a85918 <_do_ctors+0x40>
        (*ctor) (); 
  a85900:	e0bfff17 	ldw	r2,-4(fp)
  a85904:	10800017 	ldw	r2,0(r2)
  a85908:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  a8590c:	e0bfff17 	ldw	r2,-4(fp)
  a85910:	10bfff04 	addi	r2,r2,-4
  a85914:	e0bfff15 	stw	r2,-4(fp)
  a85918:	e0ffff17 	ldw	r3,-4(fp)
  a8591c:	00802a34 	movhi	r2,168
  a85920:	109dfd04 	addi	r2,r2,30708
  a85924:	18bff62e 	bgeu	r3,r2,a85900 <_do_ctors+0x28>
        (*ctor) (); 
}
  a85928:	e037883a 	mov	sp,fp
  a8592c:	dfc00117 	ldw	ra,4(sp)
  a85930:	df000017 	ldw	fp,0(sp)
  a85934:	dec00204 	addi	sp,sp,8
  a85938:	f800283a 	ret

00a8593c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  a8593c:	defffd04 	addi	sp,sp,-12
  a85940:	dfc00215 	stw	ra,8(sp)
  a85944:	df000115 	stw	fp,4(sp)
  a85948:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  a8594c:	00bfff04 	movi	r2,-4
  a85950:	00c02a34 	movhi	r3,168
  a85954:	18ddfe04 	addi	r3,r3,30712
  a85958:	1885883a 	add	r2,r3,r2
  a8595c:	e0bfff15 	stw	r2,-4(fp)
  a85960:	00000606 	br	a8597c <_do_dtors+0x40>
        (*dtor) (); 
  a85964:	e0bfff17 	ldw	r2,-4(fp)
  a85968:	10800017 	ldw	r2,0(r2)
  a8596c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  a85970:	e0bfff17 	ldw	r2,-4(fp)
  a85974:	10bfff04 	addi	r2,r2,-4
  a85978:	e0bfff15 	stw	r2,-4(fp)
  a8597c:	e0ffff17 	ldw	r3,-4(fp)
  a85980:	00802a34 	movhi	r2,168
  a85984:	109dfe04 	addi	r2,r2,30712
  a85988:	18bff62e 	bgeu	r3,r2,a85964 <_do_dtors+0x28>
        (*dtor) (); 
}
  a8598c:	e037883a 	mov	sp,fp
  a85990:	dfc00117 	ldw	ra,4(sp)
  a85994:	df000017 	ldw	fp,0(sp)
  a85998:	dec00204 	addi	sp,sp,8
  a8599c:	f800283a 	ret

00a859a0 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
  a859a0:	defffb04 	addi	sp,sp,-20
  a859a4:	dfc00415 	stw	ra,16(sp)
  a859a8:	df000315 	stw	fp,12(sp)
  a859ac:	df000304 	addi	fp,sp,12
  a859b0:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
  a859b4:	e13ffe17 	ldw	r4,-8(fp)
  a859b8:	d1600704 	addi	r5,gp,-32740
  a859bc:	0a86fd40 	call	a86fd4 <alt_find_dev>
  a859c0:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
  a859c4:	e0bffd17 	ldw	r2,-12(fp)
  a859c8:	1005003a 	cmpeq	r2,r2,zero
  a859cc:	10000b1e 	bne	r2,zero,a859fc <alt_flash_open_dev+0x5c>
  a859d0:	e0bffd17 	ldw	r2,-12(fp)
  a859d4:	10800317 	ldw	r2,12(r2)
  a859d8:	1005003a 	cmpeq	r2,r2,zero
  a859dc:	1000071e 	bne	r2,zero,a859fc <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
  a859e0:	e0bffd17 	ldw	r2,-12(fp)
  a859e4:	10800317 	ldw	r2,12(r2)
  a859e8:	e13ffd17 	ldw	r4,-12(fp)
  a859ec:	e17ffe17 	ldw	r5,-8(fp)
  a859f0:	103ee83a 	callr	r2
  a859f4:	e0bfff15 	stw	r2,-4(fp)
  a859f8:	00000206 	br	a85a04 <alt_flash_open_dev+0x64>
  }

  return dev;
  a859fc:	e0bffd17 	ldw	r2,-12(fp)
  a85a00:	e0bfff15 	stw	r2,-4(fp)
  a85a04:	e0bfff17 	ldw	r2,-4(fp)
}
  a85a08:	e037883a 	mov	sp,fp
  a85a0c:	dfc00117 	ldw	ra,4(sp)
  a85a10:	df000017 	ldw	fp,0(sp)
  a85a14:	dec00204 	addi	sp,sp,8
  a85a18:	f800283a 	ret

00a85a1c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
  a85a1c:	defffd04 	addi	sp,sp,-12
  a85a20:	dfc00215 	stw	ra,8(sp)
  a85a24:	df000115 	stw	fp,4(sp)
  a85a28:	df000104 	addi	fp,sp,4
  a85a2c:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
  a85a30:	e0bfff17 	ldw	r2,-4(fp)
  a85a34:	1005003a 	cmpeq	r2,r2,zero
  a85a38:	1000081e 	bne	r2,zero,a85a5c <alt_flash_close_dev+0x40>
  a85a3c:	e0bfff17 	ldw	r2,-4(fp)
  a85a40:	10800417 	ldw	r2,16(r2)
  a85a44:	1005003a 	cmpeq	r2,r2,zero
  a85a48:	1000041e 	bne	r2,zero,a85a5c <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
  a85a4c:	e0bfff17 	ldw	r2,-4(fp)
  a85a50:	10800417 	ldw	r2,16(r2)
  a85a54:	e13fff17 	ldw	r4,-4(fp)
  a85a58:	103ee83a 	callr	r2
  }
  return;
}
  a85a5c:	e037883a 	mov	sp,fp
  a85a60:	dfc00117 	ldw	ra,4(sp)
  a85a64:	df000017 	ldw	fp,0(sp)
  a85a68:	dec00204 	addi	sp,sp,8
  a85a6c:	f800283a 	ret

00a85a70 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  a85a70:	defff904 	addi	sp,sp,-28
  a85a74:	dfc00615 	stw	ra,24(sp)
  a85a78:	df000515 	stw	fp,20(sp)
  a85a7c:	df000504 	addi	fp,sp,20
  a85a80:	e13ffc15 	stw	r4,-16(fp)
  a85a84:	e17ffd15 	stw	r5,-12(fp)
  a85a88:	e1bffe15 	stw	r6,-8(fp)
  a85a8c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
  a85a90:	e0800217 	ldw	r2,8(fp)
  a85a94:	d8800015 	stw	r2,0(sp)
  a85a98:	e13ffc17 	ldw	r4,-16(fp)
  a85a9c:	e17ffd17 	ldw	r5,-12(fp)
  a85aa0:	e1bffe17 	ldw	r6,-8(fp)
  a85aa4:	e1ffff17 	ldw	r7,-4(fp)
  a85aa8:	0a85c440 	call	a85c44 <alt_iic_isr_register>
}  
  a85aac:	e037883a 	mov	sp,fp
  a85ab0:	dfc00117 	ldw	ra,4(sp)
  a85ab4:	df000017 	ldw	fp,0(sp)
  a85ab8:	dec00204 	addi	sp,sp,8
  a85abc:	f800283a 	ret

00a85ac0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
  a85ac0:	defff904 	addi	sp,sp,-28
  a85ac4:	df000615 	stw	fp,24(sp)
  a85ac8:	df000604 	addi	fp,sp,24
  a85acc:	e13ffe15 	stw	r4,-8(fp)
  a85ad0:	e17fff15 	stw	r5,-4(fp)
  a85ad4:	e0bfff17 	ldw	r2,-4(fp)
  a85ad8:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a85adc:	0005303a 	rdctl	r2,status
  a85ae0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a85ae4:	e0fffb17 	ldw	r3,-20(fp)
  a85ae8:	00bfff84 	movi	r2,-2
  a85aec:	1884703a 	and	r2,r3,r2
  a85af0:	1001703a 	wrctl	status,r2
  
  return context;
  a85af4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  a85af8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
  a85afc:	e0fffc17 	ldw	r3,-16(fp)
  a85b00:	00800044 	movi	r2,1
  a85b04:	10c4983a 	sll	r2,r2,r3
  a85b08:	1007883a 	mov	r3,r2
  a85b0c:	00802a74 	movhi	r2,169
  a85b10:	10a52f04 	addi	r2,r2,-27460
  a85b14:	10800017 	ldw	r2,0(r2)
  a85b18:	1886b03a 	or	r3,r3,r2
  a85b1c:	00802a74 	movhi	r2,169
  a85b20:	10a52f04 	addi	r2,r2,-27460
  a85b24:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  a85b28:	00802a74 	movhi	r2,169
  a85b2c:	10a52f04 	addi	r2,r2,-27460
  a85b30:	10800017 	ldw	r2,0(r2)
  a85b34:	100170fa 	wrctl	ienable,r2
  a85b38:	e0bffd17 	ldw	r2,-12(fp)
  a85b3c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a85b40:	e0bffa17 	ldw	r2,-24(fp)
  a85b44:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  a85b48:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
  a85b4c:	e037883a 	mov	sp,fp
  a85b50:	df000017 	ldw	fp,0(sp)
  a85b54:	dec00104 	addi	sp,sp,4
  a85b58:	f800283a 	ret

00a85b5c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
  a85b5c:	defff904 	addi	sp,sp,-28
  a85b60:	df000615 	stw	fp,24(sp)
  a85b64:	df000604 	addi	fp,sp,24
  a85b68:	e13ffe15 	stw	r4,-8(fp)
  a85b6c:	e17fff15 	stw	r5,-4(fp)
  a85b70:	e0bfff17 	ldw	r2,-4(fp)
  a85b74:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a85b78:	0005303a 	rdctl	r2,status
  a85b7c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a85b80:	e0fffb17 	ldw	r3,-20(fp)
  a85b84:	00bfff84 	movi	r2,-2
  a85b88:	1884703a 	and	r2,r3,r2
  a85b8c:	1001703a 	wrctl	status,r2
  
  return context;
  a85b90:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  a85b94:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
  a85b98:	e0fffc17 	ldw	r3,-16(fp)
  a85b9c:	00800044 	movi	r2,1
  a85ba0:	10c4983a 	sll	r2,r2,r3
  a85ba4:	0084303a 	nor	r2,zero,r2
  a85ba8:	1007883a 	mov	r3,r2
  a85bac:	00802a74 	movhi	r2,169
  a85bb0:	10a52f04 	addi	r2,r2,-27460
  a85bb4:	10800017 	ldw	r2,0(r2)
  a85bb8:	1886703a 	and	r3,r3,r2
  a85bbc:	00802a74 	movhi	r2,169
  a85bc0:	10a52f04 	addi	r2,r2,-27460
  a85bc4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  a85bc8:	00802a74 	movhi	r2,169
  a85bcc:	10a52f04 	addi	r2,r2,-27460
  a85bd0:	10800017 	ldw	r2,0(r2)
  a85bd4:	100170fa 	wrctl	ienable,r2
  a85bd8:	e0bffd17 	ldw	r2,-12(fp)
  a85bdc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a85be0:	e0bffa17 	ldw	r2,-24(fp)
  a85be4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  a85be8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
  a85bec:	e037883a 	mov	sp,fp
  a85bf0:	df000017 	ldw	fp,0(sp)
  a85bf4:	dec00104 	addi	sp,sp,4
  a85bf8:	f800283a 	ret

00a85bfc <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
  a85bfc:	defffc04 	addi	sp,sp,-16
  a85c00:	df000315 	stw	fp,12(sp)
  a85c04:	df000304 	addi	fp,sp,12
  a85c08:	e13ffe15 	stw	r4,-8(fp)
  a85c0c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
  a85c10:	000530fa 	rdctl	r2,ienable
  a85c14:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
  a85c18:	e0ffff17 	ldw	r3,-4(fp)
  a85c1c:	00800044 	movi	r2,1
  a85c20:	10c4983a 	sll	r2,r2,r3
  a85c24:	1007883a 	mov	r3,r2
  a85c28:	e0bffd17 	ldw	r2,-12(fp)
  a85c2c:	1884703a 	and	r2,r3,r2
  a85c30:	1004c03a 	cmpne	r2,r2,zero
}
  a85c34:	e037883a 	mov	sp,fp
  a85c38:	df000017 	ldw	fp,0(sp)
  a85c3c:	dec00104 	addi	sp,sp,4
  a85c40:	f800283a 	ret

00a85c44 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  a85c44:	defff404 	addi	sp,sp,-48
  a85c48:	dfc00b15 	stw	ra,44(sp)
  a85c4c:	df000a15 	stw	fp,40(sp)
  a85c50:	df000a04 	addi	fp,sp,40
  a85c54:	e13ffb15 	stw	r4,-20(fp)
  a85c58:	e17ffc15 	stw	r5,-16(fp)
  a85c5c:	e1bffd15 	stw	r6,-12(fp)
  a85c60:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
  a85c64:	00bffa84 	movi	r2,-22
  a85c68:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  a85c6c:	e0bffc17 	ldw	r2,-16(fp)
  a85c70:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  a85c74:	e0bff917 	ldw	r2,-28(fp)
  a85c78:	10800808 	cmpgei	r2,r2,32
  a85c7c:	1000291e 	bne	r2,zero,a85d24 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a85c80:	0005303a 	rdctl	r2,status
  a85c84:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a85c88:	e0fff717 	ldw	r3,-36(fp)
  a85c8c:	00bfff84 	movi	r2,-2
  a85c90:	1884703a 	and	r2,r3,r2
  a85c94:	1001703a 	wrctl	status,r2
  
  return context;
  a85c98:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
  a85c9c:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
  a85ca0:	e0bff917 	ldw	r2,-28(fp)
  a85ca4:	00c02a74 	movhi	r3,169
  a85ca8:	18e53304 	addi	r3,r3,-27444
  a85cac:	100490fa 	slli	r2,r2,3
  a85cb0:	10c7883a 	add	r3,r2,r3
  a85cb4:	e0bffd17 	ldw	r2,-12(fp)
  a85cb8:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
  a85cbc:	e0bff917 	ldw	r2,-28(fp)
  a85cc0:	00c02a74 	movhi	r3,169
  a85cc4:	18e53304 	addi	r3,r3,-27444
  a85cc8:	100490fa 	slli	r2,r2,3
  a85ccc:	10c5883a 	add	r2,r2,r3
  a85cd0:	10c00104 	addi	r3,r2,4
  a85cd4:	e0bffe17 	ldw	r2,-8(fp)
  a85cd8:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
  a85cdc:	e0bffd17 	ldw	r2,-12(fp)
  a85ce0:	1005003a 	cmpeq	r2,r2,zero
  a85ce4:	1000051e 	bne	r2,zero,a85cfc <alt_iic_isr_register+0xb8>
  a85ce8:	e17ff917 	ldw	r5,-28(fp)
  a85cec:	e13ffb17 	ldw	r4,-20(fp)
  a85cf0:	0a85ac00 	call	a85ac0 <alt_ic_irq_enable>
  a85cf4:	e0bfff15 	stw	r2,-4(fp)
  a85cf8:	00000406 	br	a85d0c <alt_iic_isr_register+0xc8>
  a85cfc:	e17ff917 	ldw	r5,-28(fp)
  a85d00:	e13ffb17 	ldw	r4,-20(fp)
  a85d04:	0a85b5c0 	call	a85b5c <alt_ic_irq_disable>
  a85d08:	e0bfff15 	stw	r2,-4(fp)
  a85d0c:	e0bfff17 	ldw	r2,-4(fp)
  a85d10:	e0bffa15 	stw	r2,-24(fp)
  a85d14:	e0bff817 	ldw	r2,-32(fp)
  a85d18:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a85d1c:	e0bff617 	ldw	r2,-40(fp)
  a85d20:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
  a85d24:	e0bffa17 	ldw	r2,-24(fp)
}
  a85d28:	e037883a 	mov	sp,fp
  a85d2c:	dfc00117 	ldw	ra,4(sp)
  a85d30:	df000017 	ldw	fp,0(sp)
  a85d34:	dec00204 	addi	sp,sp,8
  a85d38:	f800283a 	ret

00a85d3c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  a85d3c:	defff904 	addi	sp,sp,-28
  a85d40:	dfc00615 	stw	ra,24(sp)
  a85d44:	df000515 	stw	fp,20(sp)
  a85d48:	df000504 	addi	fp,sp,20
  a85d4c:	e13ffc15 	stw	r4,-16(fp)
  a85d50:	e17ffd15 	stw	r5,-12(fp)
  a85d54:	e1bffe15 	stw	r6,-8(fp)
  a85d58:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  a85d5c:	e13ffd17 	ldw	r4,-12(fp)
  a85d60:	e17ffe17 	ldw	r5,-8(fp)
  a85d64:	e1bfff17 	ldw	r6,-4(fp)
  a85d68:	0a85f540 	call	a85f54 <open>
  a85d6c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  a85d70:	e0bffb17 	ldw	r2,-20(fp)
  a85d74:	1004803a 	cmplt	r2,r2,zero
  a85d78:	10001c1e 	bne	r2,zero,a85dec <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
  a85d7c:	e0bffb17 	ldw	r2,-20(fp)
  a85d80:	00c02a74 	movhi	r3,169
  a85d84:	18e3be04 	addi	r3,r3,-28936
  a85d88:	10800324 	muli	r2,r2,12
  a85d8c:	10c5883a 	add	r2,r2,r3
  a85d90:	10c00017 	ldw	r3,0(r2)
  a85d94:	e0bffc17 	ldw	r2,-16(fp)
  a85d98:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  a85d9c:	e0bffb17 	ldw	r2,-20(fp)
  a85da0:	00c02a74 	movhi	r3,169
  a85da4:	18e3be04 	addi	r3,r3,-28936
  a85da8:	10800324 	muli	r2,r2,12
  a85dac:	10c5883a 	add	r2,r2,r3
  a85db0:	10800104 	addi	r2,r2,4
  a85db4:	10c00017 	ldw	r3,0(r2)
  a85db8:	e0bffc17 	ldw	r2,-16(fp)
  a85dbc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  a85dc0:	e0bffb17 	ldw	r2,-20(fp)
  a85dc4:	00c02a74 	movhi	r3,169
  a85dc8:	18e3be04 	addi	r3,r3,-28936
  a85dcc:	10800324 	muli	r2,r2,12
  a85dd0:	10c5883a 	add	r2,r2,r3
  a85dd4:	10800204 	addi	r2,r2,8
  a85dd8:	10c00017 	ldw	r3,0(r2)
  a85ddc:	e0bffc17 	ldw	r2,-16(fp)
  a85de0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  a85de4:	e13ffb17 	ldw	r4,-20(fp)
  a85de8:	0a8613c0 	call	a8613c <alt_release_fd>
  }
} 
  a85dec:	e037883a 	mov	sp,fp
  a85df0:	dfc00117 	ldw	ra,4(sp)
  a85df4:	df000017 	ldw	fp,0(sp)
  a85df8:	dec00204 	addi	sp,sp,8
  a85dfc:	f800283a 	ret

00a85e00 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  a85e00:	defffb04 	addi	sp,sp,-20
  a85e04:	dfc00415 	stw	ra,16(sp)
  a85e08:	df000315 	stw	fp,12(sp)
  a85e0c:	df000304 	addi	fp,sp,12
  a85e10:	e13ffd15 	stw	r4,-12(fp)
  a85e14:	e17ffe15 	stw	r5,-8(fp)
  a85e18:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  a85e1c:	01002a74 	movhi	r4,169
  a85e20:	2123c104 	addi	r4,r4,-28924
  a85e24:	e17ffd17 	ldw	r5,-12(fp)
  a85e28:	01800044 	movi	r6,1
  a85e2c:	01c07fc4 	movi	r7,511
  a85e30:	0a85d3c0 	call	a85d3c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  a85e34:	01002a74 	movhi	r4,169
  a85e38:	2123be04 	addi	r4,r4,-28936
  a85e3c:	e17ffe17 	ldw	r5,-8(fp)
  a85e40:	000d883a 	mov	r6,zero
  a85e44:	01c07fc4 	movi	r7,511
  a85e48:	0a85d3c0 	call	a85d3c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  a85e4c:	01002a74 	movhi	r4,169
  a85e50:	2123c404 	addi	r4,r4,-28912
  a85e54:	e17fff17 	ldw	r5,-4(fp)
  a85e58:	01800044 	movi	r6,1
  a85e5c:	01c07fc4 	movi	r7,511
  a85e60:	0a85d3c0 	call	a85d3c <alt_open_fd>
}  
  a85e64:	e037883a 	mov	sp,fp
  a85e68:	dfc00117 	ldw	ra,4(sp)
  a85e6c:	df000017 	ldw	fp,0(sp)
  a85e70:	dec00204 	addi	sp,sp,8
  a85e74:	f800283a 	ret

00a85e78 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  a85e78:	defffc04 	addi	sp,sp,-16
  a85e7c:	df000315 	stw	fp,12(sp)
  a85e80:	df000304 	addi	fp,sp,12
  a85e84:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  a85e88:	e0bffe17 	ldw	r2,-8(fp)
  a85e8c:	10800217 	ldw	r2,8(r2)
  a85e90:	10d00034 	orhi	r3,r2,16384
  a85e94:	e0bffe17 	ldw	r2,-8(fp)
  a85e98:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  a85e9c:	e03ffd15 	stw	zero,-12(fp)
  a85ea0:	00002006 	br	a85f24 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  a85ea4:	e0bffd17 	ldw	r2,-12(fp)
  a85ea8:	00c02a74 	movhi	r3,169
  a85eac:	18e3be04 	addi	r3,r3,-28936
  a85eb0:	10800324 	muli	r2,r2,12
  a85eb4:	10c5883a 	add	r2,r2,r3
  a85eb8:	10c00017 	ldw	r3,0(r2)
  a85ebc:	e0bffe17 	ldw	r2,-8(fp)
  a85ec0:	10800017 	ldw	r2,0(r2)
  a85ec4:	1880141e 	bne	r3,r2,a85f18 <alt_file_locked+0xa0>
  a85ec8:	e0bffd17 	ldw	r2,-12(fp)
  a85ecc:	00c02a74 	movhi	r3,169
  a85ed0:	18e3be04 	addi	r3,r3,-28936
  a85ed4:	10800324 	muli	r2,r2,12
  a85ed8:	10c5883a 	add	r2,r2,r3
  a85edc:	10800204 	addi	r2,r2,8
  a85ee0:	10800017 	ldw	r2,0(r2)
  a85ee4:	1004403a 	cmpge	r2,r2,zero
  a85ee8:	10000b1e 	bne	r2,zero,a85f18 <alt_file_locked+0xa0>
  a85eec:	e0bffd17 	ldw	r2,-12(fp)
  a85ef0:	10800324 	muli	r2,r2,12
  a85ef4:	1007883a 	mov	r3,r2
  a85ef8:	00802a74 	movhi	r2,169
  a85efc:	10a3be04 	addi	r2,r2,-28936
  a85f00:	1887883a 	add	r3,r3,r2
  a85f04:	e0bffe17 	ldw	r2,-8(fp)
  a85f08:	18800326 	beq	r3,r2,a85f18 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  a85f0c:	00bffcc4 	movi	r2,-13
  a85f10:	e0bfff15 	stw	r2,-4(fp)
  a85f14:	00000a06 	br	a85f40 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  a85f18:	e0bffd17 	ldw	r2,-12(fp)
  a85f1c:	10800044 	addi	r2,r2,1
  a85f20:	e0bffd15 	stw	r2,-12(fp)
  a85f24:	00802a74 	movhi	r2,169
  a85f28:	10a52304 	addi	r2,r2,-27508
  a85f2c:	10800017 	ldw	r2,0(r2)
  a85f30:	1007883a 	mov	r3,r2
  a85f34:	e0bffd17 	ldw	r2,-12(fp)
  a85f38:	18bfda2e 	bgeu	r3,r2,a85ea4 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  a85f3c:	e03fff15 	stw	zero,-4(fp)
  a85f40:	e0bfff17 	ldw	r2,-4(fp)
}
  a85f44:	e037883a 	mov	sp,fp
  a85f48:	df000017 	ldw	fp,0(sp)
  a85f4c:	dec00104 	addi	sp,sp,4
  a85f50:	f800283a 	ret

00a85f54 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  a85f54:	defff404 	addi	sp,sp,-48
  a85f58:	dfc00b15 	stw	ra,44(sp)
  a85f5c:	df000a15 	stw	fp,40(sp)
  a85f60:	df000a04 	addi	fp,sp,40
  a85f64:	e13ffb15 	stw	r4,-20(fp)
  a85f68:	e17ffc15 	stw	r5,-16(fp)
  a85f6c:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  a85f70:	00bfffc4 	movi	r2,-1
  a85f74:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
  a85f78:	00bffb44 	movi	r2,-19
  a85f7c:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
  a85f80:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  a85f84:	e13ffb17 	ldw	r4,-20(fp)
  a85f88:	01402a74 	movhi	r5,169
  a85f8c:	29652104 	addi	r5,r5,-27516
  a85f90:	0a86fd40 	call	a86fd4 <alt_find_dev>
  a85f94:	e0bffa15 	stw	r2,-24(fp)
  a85f98:	e0bffa17 	ldw	r2,-24(fp)
  a85f9c:	1004c03a 	cmpne	r2,r2,zero
  a85fa0:	1000051e 	bne	r2,zero,a85fb8 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  a85fa4:	e13ffb17 	ldw	r4,-20(fp)
  a85fa8:	0a870680 	call	a87068 <alt_find_file>
  a85fac:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
  a85fb0:	00800044 	movi	r2,1
  a85fb4:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  a85fb8:	e0bffa17 	ldw	r2,-24(fp)
  a85fbc:	1005003a 	cmpeq	r2,r2,zero
  a85fc0:	1000301e 	bne	r2,zero,a86084 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
  a85fc4:	e13ffa17 	ldw	r4,-24(fp)
  a85fc8:	0a871880 	call	a87188 <alt_get_fd>
  a85fcc:	e0bff815 	stw	r2,-32(fp)
  a85fd0:	e0bff817 	ldw	r2,-32(fp)
  a85fd4:	1004403a 	cmpge	r2,r2,zero
  a85fd8:	1000031e 	bne	r2,zero,a85fe8 <open+0x94>
    {
      status = index;
  a85fdc:	e0bff817 	ldw	r2,-32(fp)
  a85fe0:	e0bff715 	stw	r2,-36(fp)
  a85fe4:	00002906 	br	a8608c <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
  a85fe8:	e0bff817 	ldw	r2,-32(fp)
  a85fec:	10800324 	muli	r2,r2,12
  a85ff0:	1007883a 	mov	r3,r2
  a85ff4:	00802a74 	movhi	r2,169
  a85ff8:	10a3be04 	addi	r2,r2,-28936
  a85ffc:	1885883a 	add	r2,r3,r2
  a86000:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  a86004:	e0fffc17 	ldw	r3,-16(fp)
  a86008:	00900034 	movhi	r2,16384
  a8600c:	10bfffc4 	addi	r2,r2,-1
  a86010:	1886703a 	and	r3,r3,r2
  a86014:	e0bff917 	ldw	r2,-28(fp)
  a86018:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  a8601c:	e0bff617 	ldw	r2,-40(fp)
  a86020:	1004c03a 	cmpne	r2,r2,zero
  a86024:	1000061e 	bne	r2,zero,a86040 <open+0xec>
  a86028:	e13ff917 	ldw	r4,-28(fp)
  a8602c:	0a85e780 	call	a85e78 <alt_file_locked>
  a86030:	e0bff715 	stw	r2,-36(fp)
  a86034:	e0bff717 	ldw	r2,-36(fp)
  a86038:	1004803a 	cmplt	r2,r2,zero
  a8603c:	1000131e 	bne	r2,zero,a8608c <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  a86040:	e0bffa17 	ldw	r2,-24(fp)
  a86044:	10800317 	ldw	r2,12(r2)
  a86048:	1005003a 	cmpeq	r2,r2,zero
  a8604c:	1000091e 	bne	r2,zero,a86074 <open+0x120>
  a86050:	e0bffa17 	ldw	r2,-24(fp)
  a86054:	10800317 	ldw	r2,12(r2)
  a86058:	e13ff917 	ldw	r4,-28(fp)
  a8605c:	e17ffb17 	ldw	r5,-20(fp)
  a86060:	e1bffc17 	ldw	r6,-16(fp)
  a86064:	e1fffd17 	ldw	r7,-12(fp)
  a86068:	103ee83a 	callr	r2
  a8606c:	e0bfff15 	stw	r2,-4(fp)
  a86070:	00000106 	br	a86078 <open+0x124>
  a86074:	e03fff15 	stw	zero,-4(fp)
  a86078:	e0bfff17 	ldw	r2,-4(fp)
  a8607c:	e0bff715 	stw	r2,-36(fp)
  a86080:	00000206 	br	a8608c <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
  a86084:	00bffb44 	movi	r2,-19
  a86088:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  a8608c:	e0bff717 	ldw	r2,-36(fp)
  a86090:	1004403a 	cmpge	r2,r2,zero
  a86094:	1000091e 	bne	r2,zero,a860bc <open+0x168>
  {
    alt_release_fd (index);  
  a86098:	e13ff817 	ldw	r4,-32(fp)
  a8609c:	0a8613c0 	call	a8613c <alt_release_fd>
    ALT_ERRNO = -status;
  a860a0:	0a860dc0 	call	a860dc <alt_get_errno>
  a860a4:	e0fff717 	ldw	r3,-36(fp)
  a860a8:	00c7c83a 	sub	r3,zero,r3
  a860ac:	10c00015 	stw	r3,0(r2)
    return -1;
  a860b0:	00bfffc4 	movi	r2,-1
  a860b4:	e0bffe15 	stw	r2,-8(fp)
  a860b8:	00000206 	br	a860c4 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
  a860bc:	e0bff817 	ldw	r2,-32(fp)
  a860c0:	e0bffe15 	stw	r2,-8(fp)
  a860c4:	e0bffe17 	ldw	r2,-8(fp)
}
  a860c8:	e037883a 	mov	sp,fp
  a860cc:	dfc00117 	ldw	ra,4(sp)
  a860d0:	df000017 	ldw	fp,0(sp)
  a860d4:	dec00204 	addi	sp,sp,8
  a860d8:	f800283a 	ret

00a860dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  a860dc:	defffd04 	addi	sp,sp,-12
  a860e0:	dfc00215 	stw	ra,8(sp)
  a860e4:	df000115 	stw	fp,4(sp)
  a860e8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  a860ec:	00802a74 	movhi	r2,169
  a860f0:	10a52404 	addi	r2,r2,-27504
  a860f4:	10800017 	ldw	r2,0(r2)
  a860f8:	1005003a 	cmpeq	r2,r2,zero
  a860fc:	1000061e 	bne	r2,zero,a86118 <alt_get_errno+0x3c>
  a86100:	00802a74 	movhi	r2,169
  a86104:	10a52404 	addi	r2,r2,-27504
  a86108:	10800017 	ldw	r2,0(r2)
  a8610c:	103ee83a 	callr	r2
  a86110:	e0bfff15 	stw	r2,-4(fp)
  a86114:	00000306 	br	a86124 <alt_get_errno+0x48>
  a86118:	00802a74 	movhi	r2,169
  a8611c:	10a53204 	addi	r2,r2,-27448
  a86120:	e0bfff15 	stw	r2,-4(fp)
  a86124:	e0bfff17 	ldw	r2,-4(fp)
}
  a86128:	e037883a 	mov	sp,fp
  a8612c:	dfc00117 	ldw	ra,4(sp)
  a86130:	df000017 	ldw	fp,0(sp)
  a86134:	dec00204 	addi	sp,sp,8
  a86138:	f800283a 	ret

00a8613c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  a8613c:	defffe04 	addi	sp,sp,-8
  a86140:	df000115 	stw	fp,4(sp)
  a86144:	df000104 	addi	fp,sp,4
  a86148:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  a8614c:	e0bfff17 	ldw	r2,-4(fp)
  a86150:	108000d0 	cmplti	r2,r2,3
  a86154:	10000d1e 	bne	r2,zero,a8618c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  a86158:	e0bfff17 	ldw	r2,-4(fp)
  a8615c:	00c02a74 	movhi	r3,169
  a86160:	18e3be04 	addi	r3,r3,-28936
  a86164:	10800324 	muli	r2,r2,12
  a86168:	10c5883a 	add	r2,r2,r3
  a8616c:	10800204 	addi	r2,r2,8
  a86170:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  a86174:	e0bfff17 	ldw	r2,-4(fp)
  a86178:	00c02a74 	movhi	r3,169
  a8617c:	18e3be04 	addi	r3,r3,-28936
  a86180:	10800324 	muli	r2,r2,12
  a86184:	10c5883a 	add	r2,r2,r3
  a86188:	10000015 	stw	zero,0(r2)
  }
}
  a8618c:	e037883a 	mov	sp,fp
  a86190:	df000017 	ldw	fp,0(sp)
  a86194:	dec00104 	addi	sp,sp,4
  a86198:	f800283a 	ret

00a8619c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  a8619c:	defffa04 	addi	sp,sp,-24
  a861a0:	df000515 	stw	fp,20(sp)
  a861a4:	df000504 	addi	fp,sp,20
  a861a8:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  a861ac:	0005303a 	rdctl	r2,status
  a861b0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  a861b4:	e0fffd17 	ldw	r3,-12(fp)
  a861b8:	00bfff84 	movi	r2,-2
  a861bc:	1884703a 	and	r2,r3,r2
  a861c0:	1001703a 	wrctl	status,r2
  
  return context;
  a861c4:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  a861c8:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
  a861cc:	e0bfff17 	ldw	r2,-4(fp)
  a861d0:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  a861d4:	e0bffc17 	ldw	r2,-16(fp)
  a861d8:	10c00017 	ldw	r3,0(r2)
  a861dc:	e0bffc17 	ldw	r2,-16(fp)
  a861e0:	10800117 	ldw	r2,4(r2)
  a861e4:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
  a861e8:	e0bffc17 	ldw	r2,-16(fp)
  a861ec:	10c00117 	ldw	r3,4(r2)
  a861f0:	e0bffc17 	ldw	r2,-16(fp)
  a861f4:	10800017 	ldw	r2,0(r2)
  a861f8:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  a861fc:	e0fffc17 	ldw	r3,-16(fp)
  a86200:	e0bffc17 	ldw	r2,-16(fp)
  a86204:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
  a86208:	e0fffc17 	ldw	r3,-16(fp)
  a8620c:	e0bffc17 	ldw	r2,-16(fp)
  a86210:	18800015 	stw	r2,0(r3)
  a86214:	e0bffe17 	ldw	r2,-8(fp)
  a86218:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  a8621c:	e0bffb17 	ldw	r2,-20(fp)
  a86220:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  a86224:	e037883a 	mov	sp,fp
  a86228:	df000017 	ldw	fp,0(sp)
  a8622c:	dec00104 	addi	sp,sp,4
  a86230:	f800283a 	ret

00a86234 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  a86234:	defffb04 	addi	sp,sp,-20
  a86238:	dfc00415 	stw	ra,16(sp)
  a8623c:	df000315 	stw	fp,12(sp)
  a86240:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  a86244:	d0a00917 	ldw	r2,-32732(gp)
  a86248:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  a8624c:	d0a01317 	ldw	r2,-32692(gp)
  a86250:	10800044 	addi	r2,r2,1
  a86254:	d0a01315 	stw	r2,-32692(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  a86258:	00003106 	br	a86320 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
  a8625c:	e0bffe17 	ldw	r2,-8(fp)
  a86260:	10800017 	ldw	r2,0(r2)
  a86264:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  a86268:	e0bffe17 	ldw	r2,-8(fp)
  a8626c:	10800403 	ldbu	r2,16(r2)
  a86270:	10803fcc 	andi	r2,r2,255
  a86274:	1005003a 	cmpeq	r2,r2,zero
  a86278:	1000051e 	bne	r2,zero,a86290 <alt_tick+0x5c>
  a8627c:	d0a01317 	ldw	r2,-32692(gp)
  a86280:	1004c03a 	cmpne	r2,r2,zero
  a86284:	1000021e 	bne	r2,zero,a86290 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
  a86288:	e0bffe17 	ldw	r2,-8(fp)
  a8628c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  a86290:	e0bffe17 	ldw	r2,-8(fp)
  a86294:	10c00217 	ldw	r3,8(r2)
  a86298:	d0a01317 	ldw	r2,-32692(gp)
  a8629c:	10c01e36 	bltu	r2,r3,a86318 <alt_tick+0xe4>
  a862a0:	e0bffe17 	ldw	r2,-8(fp)
  a862a4:	10800403 	ldbu	r2,16(r2)
  a862a8:	10803fcc 	andi	r2,r2,255
  a862ac:	1004c03a 	cmpne	r2,r2,zero
  a862b0:	1000191e 	bne	r2,zero,a86318 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
  a862b4:	e0bffe17 	ldw	r2,-8(fp)
  a862b8:	10c00317 	ldw	r3,12(r2)
  a862bc:	e0bffe17 	ldw	r2,-8(fp)
  a862c0:	11000517 	ldw	r4,20(r2)
  a862c4:	183ee83a 	callr	r3
  a862c8:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  a862cc:	e0bffd17 	ldw	r2,-12(fp)
  a862d0:	1004c03a 	cmpne	r2,r2,zero
  a862d4:	1000031e 	bne	r2,zero,a862e4 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
  a862d8:	e13ffe17 	ldw	r4,-8(fp)
  a862dc:	0a8619c0 	call	a8619c <alt_alarm_stop>
  a862e0:	00000d06 	br	a86318 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
  a862e4:	e0bffe17 	ldw	r2,-8(fp)
  a862e8:	10c00217 	ldw	r3,8(r2)
  a862ec:	e0bffd17 	ldw	r2,-12(fp)
  a862f0:	1887883a 	add	r3,r3,r2
  a862f4:	e0bffe17 	ldw	r2,-8(fp)
  a862f8:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  a862fc:	e0bffe17 	ldw	r2,-8(fp)
  a86300:	10c00217 	ldw	r3,8(r2)
  a86304:	d0a01317 	ldw	r2,-32692(gp)
  a86308:	1880032e 	bgeu	r3,r2,a86318 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
  a8630c:	e0fffe17 	ldw	r3,-8(fp)
  a86310:	00800044 	movi	r2,1
  a86314:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
  a86318:	e0bfff17 	ldw	r2,-4(fp)
  a8631c:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  a86320:	d0e00904 	addi	r3,gp,-32732
  a86324:	e0bffe17 	ldw	r2,-8(fp)
  a86328:	10ffcc1e 	bne	r2,r3,a8625c <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
  a8632c:	e037883a 	mov	sp,fp
  a86330:	dfc00117 	ldw	ra,4(sp)
  a86334:	df000017 	ldw	fp,0(sp)
  a86338:	dec00204 	addi	sp,sp,8
  a8633c:	f800283a 	ret

00a86340 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  a86340:	defffd04 	addi	sp,sp,-12
  a86344:	dfc00215 	stw	ra,8(sp)
  a86348:	df000115 	stw	fp,4(sp)
  a8634c:	df000104 	addi	fp,sp,4
  a86350:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  a86354:	e13fff17 	ldw	r4,-4(fp)
  a86358:	0a86e880 	call	a86e88 <alt_busy_sleep>
}
  a8635c:	e037883a 	mov	sp,fp
  a86360:	dfc00117 	ldw	ra,4(sp)
  a86364:	df000017 	ldw	fp,0(sp)
  a86368:	dec00204 	addi	sp,sp,8
  a8636c:	f800283a 	ret

00a86370 <altera_nios2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_irq_init(void) 
{
  a86370:	deffff04 	addi	sp,sp,-4
  a86374:	df000015 	stw	fp,0(sp)
  a86378:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  a8637c:	000170fa 	wrctl	ienable,zero
}
  a86380:	e037883a 	mov	sp,fp
  a86384:	df000017 	ldw	fp,0(sp)
  a86388:	dec00104 	addi	sp,sp,4
  a8638c:	f800283a 	ret

00a86390 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
  a86390:	defff704 	addi	sp,sp,-36
  a86394:	dfc00815 	stw	ra,32(sp)
  a86398:	df000715 	stw	fp,28(sp)
  a8639c:	df000704 	addi	fp,sp,28
  a863a0:	e13ffc15 	stw	r4,-16(fp)
  a863a4:	e17ffd15 	stw	r5,-12(fp)
  a863a8:	e1bffe15 	stw	r6,-8(fp)
  a863ac:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  a863b0:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  a863b4:	e0bffc17 	ldw	r2,-16(fp)
  a863b8:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
  a863bc:	e1bfff17 	ldw	r6,-4(fp)
  a863c0:	00802a34 	movhi	r2,168
  a863c4:	1099cd04 	addi	r2,r2,26420
  a863c8:	d8800015 	stw	r2,0(sp)
  a863cc:	e13ffa17 	ldw	r4,-24(fp)
  a863d0:	e17ffe17 	ldw	r5,-8(fp)
  a863d4:	e1c00217 	ldw	r7,8(fp)
  a863d8:	0a80b740 	call	a80b74 <alt_flash_program_block>
  a863dc:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
  a863e0:	e0bffb17 	ldw	r2,-20(fp)
}
  a863e4:	e037883a 	mov	sp,fp
  a863e8:	dfc00117 	ldw	ra,4(sp)
  a863ec:	df000017 	ldw	fp,0(sp)
  a863f0:	dec00204 	addi	sp,sp,8
  a863f4:	f800283a 	ret

00a863f8 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
  a863f8:	defff804 	addi	sp,sp,-32
  a863fc:	dfc00715 	stw	ra,28(sp)
  a86400:	df000615 	stw	fp,24(sp)
  a86404:	df000604 	addi	fp,sp,24
  a86408:	e13ffe15 	stw	r4,-8(fp)
  a8640c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
  a86410:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  a86414:	e0bffe17 	ldw	r2,-8(fp)
  a86418:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  a8641c:	e0bffa17 	ldw	r2,-24(fp)
  a86420:	10c03317 	ldw	r3,204(r2)
  a86424:	e0bffa17 	ldw	r2,-24(fp)
  a86428:	11000a17 	ldw	r4,40(r2)
  a8642c:	01415544 	movi	r5,1365
  a86430:	01802a84 	movi	r6,170
  a86434:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  a86438:	e0bffa17 	ldw	r2,-24(fp)
  a8643c:	10c03317 	ldw	r3,204(r2)
  a86440:	e0bffa17 	ldw	r2,-24(fp)
  a86444:	11000a17 	ldw	r4,40(r2)
  a86448:	0140aa84 	movi	r5,682
  a8644c:	01801544 	movi	r6,85
  a86450:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
  a86454:	e0bffa17 	ldw	r2,-24(fp)
  a86458:	10c03317 	ldw	r3,204(r2)
  a8645c:	e0bffa17 	ldw	r2,-24(fp)
  a86460:	11000a17 	ldw	r4,40(r2)
  a86464:	01415544 	movi	r5,1365
  a86468:	01802004 	movi	r6,128
  a8646c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  a86470:	e0bffa17 	ldw	r2,-24(fp)
  a86474:	10c03317 	ldw	r3,204(r2)
  a86478:	e0bffa17 	ldw	r2,-24(fp)
  a8647c:	11000a17 	ldw	r4,40(r2)
  a86480:	01415544 	movi	r5,1365
  a86484:	01802a84 	movi	r6,170
  a86488:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  a8648c:	e0bffa17 	ldw	r2,-24(fp)
  a86490:	10c03317 	ldw	r3,204(r2)
  a86494:	e0bffa17 	ldw	r2,-24(fp)
  a86498:	11000a17 	ldw	r4,40(r2)
  a8649c:	0140aa84 	movi	r5,682
  a864a0:	01801544 	movi	r6,85
  a864a4:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
  a864a8:	e0bffa17 	ldw	r2,-24(fp)
  a864ac:	11803517 	ldw	r6,212(r2)
  a864b0:	e0bffa17 	ldw	r2,-24(fp)
  a864b4:	10800a17 	ldw	r2,40(r2)
  a864b8:	1007883a 	mov	r3,r2
  a864bc:	e0bfff17 	ldw	r2,-4(fp)
  a864c0:	1889883a 	add	r4,r3,r2
  a864c4:	01400c04 	movi	r5,48
  a864c8:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
  a864cc:	0109c404 	movi	r4,10000
  a864d0:	0a863400 	call	a86340 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
  a864d4:	00800c84 	movi	r2,50
  a864d8:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  a864dc:	e0bffa17 	ldw	r2,-24(fp)
  a864e0:	10800a17 	ldw	r2,40(r2)
  a864e4:	1007883a 	mov	r3,r2
  a864e8:	e0bfff17 	ldw	r2,-4(fp)
  a864ec:	1885883a 	add	r2,r3,r2
  a864f0:	10800023 	ldbuio	r2,0(r2)
  a864f4:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
  a864f8:	0100fa04 	movi	r4,1000
  a864fc:	0a863400 	call	a86340 <usleep>
    timeout--;
  a86500:	e0bffb17 	ldw	r2,-20(fp)
  a86504:	10bfffc4 	addi	r2,r2,-1
  a86508:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
  a8650c:	e0bffd03 	ldbu	r2,-12(fp)
  a86510:	10803fcc 	andi	r2,r2,255
  a86514:	1080020c 	andi	r2,r2,8
  a86518:	1004c03a 	cmpne	r2,r2,zero
  a8651c:	1000031e 	bne	r2,zero,a8652c <alt_erase_block_amd+0x134>
  a86520:	e0bffb17 	ldw	r2,-20(fp)
  a86524:	10800048 	cmpgei	r2,r2,1
  a86528:	103fec1e 	bne	r2,zero,a864dc <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
  a8652c:	e0bffa17 	ldw	r2,-24(fp)
  a86530:	10803117 	ldw	r2,196(r2)
  a86534:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
  a86538:	00001706 	br	a86598 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  a8653c:	e0bffa17 	ldw	r2,-24(fp)
  a86540:	10800a17 	ldw	r2,40(r2)
  a86544:	1007883a 	mov	r3,r2
  a86548:	e0bfff17 	ldw	r2,-4(fp)
  a8654c:	1885883a 	add	r2,r3,r2
  a86550:	10800023 	ldbuio	r2,0(r2)
  a86554:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
  a86558:	e0bffd03 	ldbu	r2,-12(fp)
  a8655c:	10803fcc 	andi	r2,r2,255
  a86560:	1080201c 	xori	r2,r2,128
  a86564:	10bfe004 	addi	r2,r2,-128
  a86568:	1004803a 	cmplt	r2,r2,zero
  a8656c:	10000d1e 	bne	r2,zero,a865a4 <alt_erase_block_amd+0x1ac>
  a86570:	e0bffd03 	ldbu	r2,-12(fp)
  a86574:	10803fcc 	andi	r2,r2,255
  a86578:	1080080c 	andi	r2,r2,32
  a8657c:	1004c03a 	cmpne	r2,r2,zero
  a86580:	1000081e 	bne	r2,zero,a865a4 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
  a86584:	0100fa04 	movi	r4,1000
  a86588:	0a863400 	call	a86340 <usleep>
    timeout -= 1000;
  a8658c:	e0bffb17 	ldw	r2,-20(fp)
  a86590:	10bf0604 	addi	r2,r2,-1000
  a86594:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
  a86598:	e0bffb17 	ldw	r2,-20(fp)
  a8659c:	10800048 	cmpgei	r2,r2,1
  a865a0:	103fe61e 	bne	r2,zero,a8653c <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
  a865a4:	e0bffb17 	ldw	r2,-20(fp)
  a865a8:	10800048 	cmpgei	r2,r2,1
  a865ac:	1000031e 	bne	r2,zero,a865bc <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
  a865b0:	00bfe304 	movi	r2,-116
  a865b4:	e0bffc15 	stw	r2,-16(fp)
  a865b8:	00000f06 	br	a865f8 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  a865bc:	e0bffa17 	ldw	r2,-24(fp)
  a865c0:	10800a17 	ldw	r2,40(r2)
  a865c4:	1007883a 	mov	r3,r2
  a865c8:	e0bfff17 	ldw	r2,-4(fp)
  a865cc:	1885883a 	add	r2,r3,r2
  a865d0:	10800023 	ldbuio	r2,0(r2)
  a865d4:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
  a865d8:	e0bffd03 	ldbu	r2,-12(fp)
  a865dc:	10803fcc 	andi	r2,r2,255
  a865e0:	1080201c 	xori	r2,r2,128
  a865e4:	10bfe004 	addi	r2,r2,-128
  a865e8:	1004803a 	cmplt	r2,r2,zero
  a865ec:	1000021e 	bne	r2,zero,a865f8 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
  a865f0:	00bffec4 	movi	r2,-5
  a865f4:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
  a865f8:	e0bffc17 	ldw	r2,-16(fp)
}
  a865fc:	e037883a 	mov	sp,fp
  a86600:	dfc00117 	ldw	ra,4(sp)
  a86604:	df000017 	ldw	fp,0(sp)
  a86608:	dec00204 	addi	sp,sp,8
  a8660c:	f800283a 	ret

00a86610 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
  a86610:	defff804 	addi	sp,sp,-32
  a86614:	dfc00715 	stw	ra,28(sp)
  a86618:	df000615 	stw	fp,24(sp)
  a8661c:	df000604 	addi	fp,sp,24
  a86620:	e13ffd15 	stw	r4,-12(fp)
  a86624:	e17ffe15 	stw	r5,-8(fp)
  a86628:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  a8662c:	e0bffd17 	ldw	r2,-12(fp)
  a86630:	10803017 	ldw	r2,192(r2)
  a86634:	10801924 	muli	r2,r2,100
  a86638:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
  a8663c:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  a86640:	e0bffd17 	ldw	r2,-12(fp)
  a86644:	10800a17 	ldw	r2,40(r2)
  a86648:	1007883a 	mov	r3,r2
  a8664c:	e0bffe17 	ldw	r2,-8(fp)
  a86650:	1885883a 	add	r2,r3,r2
  a86654:	10800023 	ldbuio	r2,0(r2)
  a86658:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
  a8665c:	00001706 	br	a866bc <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
  a86660:	e0bffc03 	ldbu	r2,-16(fp)
  a86664:	10803fcc 	andi	r2,r2,255
  a86668:	10c0200c 	andi	r3,r2,128
  a8666c:	e0bfff03 	ldbu	r2,-4(fp)
  a86670:	1080200c 	andi	r2,r2,128
  a86674:	18801426 	beq	r3,r2,a866c8 <alt_wait_for_command_to_complete_amd+0xb8>
  a86678:	e0bffc03 	ldbu	r2,-16(fp)
  a8667c:	10803fcc 	andi	r2,r2,255
  a86680:	1080080c 	andi	r2,r2,32
  a86684:	1004c03a 	cmpne	r2,r2,zero
  a86688:	10000f1e 	bne	r2,zero,a866c8 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
  a8668c:	01000044 	movi	r4,1
  a86690:	0a863400 	call	a86340 <usleep>
    timeout--;
  a86694:	e0bffb17 	ldw	r2,-20(fp)
  a86698:	10bfffc4 	addi	r2,r2,-1
  a8669c:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  a866a0:	e0bffd17 	ldw	r2,-12(fp)
  a866a4:	10800a17 	ldw	r2,40(r2)
  a866a8:	1007883a 	mov	r3,r2
  a866ac:	e0bffe17 	ldw	r2,-8(fp)
  a866b0:	1885883a 	add	r2,r3,r2
  a866b4:	10800023 	ldbuio	r2,0(r2)
  a866b8:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  a866bc:	e0bffb17 	ldw	r2,-20(fp)
  a866c0:	10800048 	cmpgei	r2,r2,1
  a866c4:	103fe61e 	bne	r2,zero,a86660 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
  a866c8:	e0bffb17 	ldw	r2,-20(fp)
  a866cc:	1004c03a 	cmpne	r2,r2,zero
  a866d0:	1000031e 	bne	r2,zero,a866e0 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
  a866d4:	00bfe304 	movi	r2,-116
  a866d8:	e0bffa15 	stw	r2,-24(fp)
  a866dc:	00000f06 	br	a8671c <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  a866e0:	e0bffd17 	ldw	r2,-12(fp)
  a866e4:	10800a17 	ldw	r2,40(r2)
  a866e8:	1007883a 	mov	r3,r2
  a866ec:	e0bffe17 	ldw	r2,-8(fp)
  a866f0:	1885883a 	add	r2,r3,r2
  a866f4:	10800023 	ldbuio	r2,0(r2)
  a866f8:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
  a866fc:	e0bffc03 	ldbu	r2,-16(fp)
  a86700:	10803fcc 	andi	r2,r2,255
  a86704:	10c0200c 	andi	r3,r2,128
  a86708:	e0bfff03 	ldbu	r2,-4(fp)
  a8670c:	1080200c 	andi	r2,r2,128
  a86710:	18800226 	beq	r3,r2,a8671c <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
  a86714:	00bffec4 	movi	r2,-5
  a86718:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
  a8671c:	e0bffa17 	ldw	r2,-24(fp)
}
  a86720:	e037883a 	mov	sp,fp
  a86724:	dfc00117 	ldw	ra,4(sp)
  a86728:	df000017 	ldw	fp,0(sp)
  a8672c:	dec00204 	addi	sp,sp,8
  a86730:	f800283a 	ret

00a86734 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
  a86734:	defff904 	addi	sp,sp,-28
  a86738:	dfc00615 	stw	ra,24(sp)
  a8673c:	df000515 	stw	fp,20(sp)
  a86740:	df000504 	addi	fp,sp,20
  a86744:	e13ffd15 	stw	r4,-12(fp)
  a86748:	e17ffe15 	stw	r5,-8(fp)
  a8674c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  a86750:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  a86754:	e0bffd17 	ldw	r2,-12(fp)
  a86758:	10c03317 	ldw	r3,204(r2)
  a8675c:	e0bffd17 	ldw	r2,-12(fp)
  a86760:	11000a17 	ldw	r4,40(r2)
  a86764:	01415544 	movi	r5,1365
  a86768:	01802a84 	movi	r6,170
  a8676c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  a86770:	e0bffd17 	ldw	r2,-12(fp)
  a86774:	10c03317 	ldw	r3,204(r2)
  a86778:	e0bffd17 	ldw	r2,-12(fp)
  a8677c:	11000a17 	ldw	r4,40(r2)
  a86780:	0140aa84 	movi	r5,682
  a86784:	01801544 	movi	r6,85
  a86788:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
  a8678c:	e0bffd17 	ldw	r2,-12(fp)
  a86790:	10c03317 	ldw	r3,204(r2)
  a86794:	e0bffd17 	ldw	r2,-12(fp)
  a86798:	11000a17 	ldw	r4,40(r2)
  a8679c:	01415544 	movi	r5,1365
  a867a0:	01802804 	movi	r6,160
  a867a4:	183ee83a 	callr	r3
  
  value = *src_addr;
  a867a8:	e0bfff17 	ldw	r2,-4(fp)
  a867ac:	10800003 	ldbu	r2,0(r2)
  a867b0:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
  a867b4:	e13ffd17 	ldw	r4,-12(fp)
  a867b8:	e17ffe17 	ldw	r5,-8(fp)
  a867bc:	e1bfff17 	ldw	r6,-4(fp)
  a867c0:	0a80a100 	call	a80a10 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
  a867c4:	e1bffb03 	ldbu	r6,-20(fp)
  a867c8:	e13ffd17 	ldw	r4,-12(fp)
  a867cc:	e17ffe17 	ldw	r5,-8(fp)
  a867d0:	0a866100 	call	a86610 <alt_wait_for_command_to_complete_amd>
  a867d4:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
  a867d8:	e0bffc17 	ldw	r2,-16(fp)
  
}
  a867dc:	e037883a 	mov	sp,fp
  a867e0:	dfc00117 	ldw	ra,4(sp)
  a867e4:	df000017 	ldw	fp,0(sp)
  a867e8:	dec00204 	addi	sp,sp,8
  a867ec:	f800283a 	ret

00a867f0 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
  a867f0:	defff704 	addi	sp,sp,-36
  a867f4:	dfc00815 	stw	ra,32(sp)
  a867f8:	df000715 	stw	fp,28(sp)
  a867fc:	df000704 	addi	fp,sp,28
  a86800:	e13ffc15 	stw	r4,-16(fp)
  a86804:	e17ffd15 	stw	r5,-12(fp)
  a86808:	e1bffe15 	stw	r6,-8(fp)
  a8680c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  a86810:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  a86814:	e0bffc17 	ldw	r2,-16(fp)
  a86818:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
  a8681c:	e13ffa17 	ldw	r4,-24(fp)
  a86820:	e17ffd17 	ldw	r5,-12(fp)
  a86824:	0a869e80 	call	a869e8 <alt_unlock_block_intel>
  a86828:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
  a8682c:	e0bffb17 	ldw	r2,-20(fp)
  a86830:	1004c03a 	cmpne	r2,r2,zero
  a86834:	1000091e 	bne	r2,zero,a8685c <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
  a86838:	e1bfff17 	ldw	r6,-4(fp)
  a8683c:	00802a34 	movhi	r2,168
  a86840:	109add04 	addi	r2,r2,27508
  a86844:	d8800015 	stw	r2,0(sp)
  a86848:	e13ffa17 	ldw	r4,-24(fp)
  a8684c:	e17ffe17 	ldw	r5,-8(fp)
  a86850:	e1c00217 	ldw	r7,8(fp)
  a86854:	0a80b740 	call	a80b74 <alt_flash_program_block>
  a86858:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
  a8685c:	e0bffb17 	ldw	r2,-20(fp)
}
  a86860:	e037883a 	mov	sp,fp
  a86864:	dfc00117 	ldw	ra,4(sp)
  a86868:	df000017 	ldw	fp,0(sp)
  a8686c:	dec00204 	addi	sp,sp,8
  a86870:	f800283a 	ret

00a86874 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
  a86874:	defff804 	addi	sp,sp,-32
  a86878:	dfc00715 	stw	ra,28(sp)
  a8687c:	df000615 	stw	fp,24(sp)
  a86880:	df000604 	addi	fp,sp,24
  a86884:	e13ffe15 	stw	r4,-8(fp)
  a86888:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
  a8688c:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  a86890:	e0bffe17 	ldw	r2,-8(fp)
  a86894:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
  a86898:	e0bffb17 	ldw	r2,-20(fp)
  a8689c:	10803117 	ldw	r2,196(r2)
  a868a0:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
  a868a4:	e13ffb17 	ldw	r4,-20(fp)
  a868a8:	e17fff17 	ldw	r5,-4(fp)
  a868ac:	0a869e80 	call	a869e8 <alt_unlock_block_intel>
  a868b0:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
  a868b4:	e0bffc17 	ldw	r2,-16(fp)
  a868b8:	1004c03a 	cmpne	r2,r2,zero
  a868bc:	1000441e 	bne	r2,zero,a869d0 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
  a868c0:	e0bffb17 	ldw	r2,-20(fp)
  a868c4:	11803517 	ldw	r6,212(r2)
  a868c8:	e0bffb17 	ldw	r2,-20(fp)
  a868cc:	10800a17 	ldw	r2,40(r2)
  a868d0:	1007883a 	mov	r3,r2
  a868d4:	e0bfff17 	ldw	r2,-4(fp)
  a868d8:	1889883a 	add	r4,r3,r2
  a868dc:	01400804 	movi	r5,32
  a868e0:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
  a868e4:	e0bffb17 	ldw	r2,-20(fp)
  a868e8:	11803517 	ldw	r6,212(r2)
  a868ec:	e0bffb17 	ldw	r2,-20(fp)
  a868f0:	10800a17 	ldw	r2,40(r2)
  a868f4:	1007883a 	mov	r3,r2
  a868f8:	e0bfff17 	ldw	r2,-4(fp)
  a868fc:	1889883a 	add	r4,r3,r2
  a86900:	01403404 	movi	r5,208
  a86904:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  a86908:	e0bffb17 	ldw	r2,-20(fp)
  a8690c:	10800a17 	ldw	r2,40(r2)
  a86910:	1007883a 	mov	r3,r2
  a86914:	e0bfff17 	ldw	r2,-4(fp)
  a86918:	1885883a 	add	r2,r3,r2
  a8691c:	10800023 	ldbuio	r2,0(r2)
  a86920:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
  a86924:	e0bffd03 	ldbu	r2,-12(fp)
  a86928:	10803fcc 	andi	r2,r2,255
  a8692c:	1080201c 	xori	r2,r2,128
  a86930:	10bfe004 	addi	r2,r2,-128
  a86934:	1004803a 	cmplt	r2,r2,zero
  a86938:	1000081e 	bne	r2,zero,a8695c <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
  a8693c:	0100fa04 	movi	r4,1000
  a86940:	0a863400 	call	a86340 <usleep>
      timeout -= 1000;
  a86944:	e0bffa17 	ldw	r2,-24(fp)
  a86948:	10bf0604 	addi	r2,r2,-1000
  a8694c:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
  a86950:	e0bffa17 	ldw	r2,-24(fp)
  a86954:	10800048 	cmpgei	r2,r2,1
  a86958:	103feb1e 	bne	r2,zero,a86908 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
  a8695c:	e0bffa17 	ldw	r2,-24(fp)
  a86960:	10800048 	cmpgei	r2,r2,1
  a86964:	1000031e 	bne	r2,zero,a86974 <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
  a86968:	00bfe304 	movi	r2,-116
  a8696c:	e0bffc15 	stw	r2,-16(fp)
  a86970:	00000e06 	br	a869ac <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
  a86974:	e0bffd03 	ldbu	r2,-12(fp)
  a86978:	10803fcc 	andi	r2,r2,255
  a8697c:	10801fcc 	andi	r2,r2,127
  a86980:	1005003a 	cmpeq	r2,r2,zero
  a86984:	1000091e 	bne	r2,zero,a869ac <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
  a86988:	00bffec4 	movi	r2,-5
  a8698c:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  a86990:	e0bffb17 	ldw	r2,-20(fp)
  a86994:	10800a17 	ldw	r2,40(r2)
  a86998:	1007883a 	mov	r3,r2
  a8699c:	e0bfff17 	ldw	r2,-4(fp)
  a869a0:	1885883a 	add	r2,r3,r2
  a869a4:	10800023 	ldbuio	r2,0(r2)
  a869a8:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  a869ac:	e0bffb17 	ldw	r2,-20(fp)
  a869b0:	11803517 	ldw	r6,212(r2)
  a869b4:	e0bffb17 	ldw	r2,-20(fp)
  a869b8:	10800a17 	ldw	r2,40(r2)
  a869bc:	1007883a 	mov	r3,r2
  a869c0:	e0bfff17 	ldw	r2,-4(fp)
  a869c4:	1889883a 	add	r4,r3,r2
  a869c8:	01403fc4 	movi	r5,255
  a869cc:	303ee83a 	callr	r6
  }
  
  return ret_code;
  a869d0:	e0bffc17 	ldw	r2,-16(fp)
}
  a869d4:	e037883a 	mov	sp,fp
  a869d8:	dfc00117 	ldw	ra,4(sp)
  a869dc:	df000017 	ldw	fp,0(sp)
  a869e0:	dec00204 	addi	sp,sp,8
  a869e4:	f800283a 	ret

00a869e8 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
  a869e8:	defff904 	addi	sp,sp,-28
  a869ec:	dfc00615 	stw	ra,24(sp)
  a869f0:	df000515 	stw	fp,20(sp)
  a869f4:	df000504 	addi	fp,sp,20
  a869f8:	e13ffe15 	stw	r4,-8(fp)
  a869fc:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
  a86a00:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
  a86a04:	e0bffe17 	ldw	r2,-8(fp)
  a86a08:	10803017 	ldw	r2,192(r2)
  a86a0c:	10801924 	muli	r2,r2,100
  a86a10:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
  a86a14:	e0bffe17 	ldw	r2,-8(fp)
  a86a18:	11803517 	ldw	r6,212(r2)
  a86a1c:	e0bffe17 	ldw	r2,-8(fp)
  a86a20:	10800a17 	ldw	r2,40(r2)
  a86a24:	1007883a 	mov	r3,r2
  a86a28:	e0bfff17 	ldw	r2,-4(fp)
  a86a2c:	1889883a 	add	r4,r3,r2
  a86a30:	01402404 	movi	r5,144
  a86a34:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
  a86a38:	e0bffe17 	ldw	r2,-8(fp)
  a86a3c:	10800a17 	ldw	r2,40(r2)
  a86a40:	1007883a 	mov	r3,r2
  a86a44:	e0bfff17 	ldw	r2,-4(fp)
  a86a48:	1885883a 	add	r2,r3,r2
  a86a4c:	10800104 	addi	r2,r2,4
  a86a50:	10800023 	ldbuio	r2,0(r2)
  a86a54:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
  a86a58:	e0bffd43 	ldbu	r2,-11(fp)
  a86a5c:	1080004c 	andi	r2,r2,1
  a86a60:	10803fcc 	andi	r2,r2,255
  a86a64:	1005003a 	cmpeq	r2,r2,zero
  a86a68:	1000331e 	bne	r2,zero,a86b38 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
  a86a6c:	e0bffe17 	ldw	r2,-8(fp)
  a86a70:	11803517 	ldw	r6,212(r2)
  a86a74:	e0bffe17 	ldw	r2,-8(fp)
  a86a78:	10800a17 	ldw	r2,40(r2)
  a86a7c:	1007883a 	mov	r3,r2
  a86a80:	e0bfff17 	ldw	r2,-4(fp)
  a86a84:	1889883a 	add	r4,r3,r2
  a86a88:	01401804 	movi	r5,96
  a86a8c:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
  a86a90:	e0bffe17 	ldw	r2,-8(fp)
  a86a94:	11803517 	ldw	r6,212(r2)
  a86a98:	e0bffe17 	ldw	r2,-8(fp)
  a86a9c:	10800a17 	ldw	r2,40(r2)
  a86aa0:	1007883a 	mov	r3,r2
  a86aa4:	e0bfff17 	ldw	r2,-4(fp)
  a86aa8:	1889883a 	add	r4,r3,r2
  a86aac:	01403404 	movi	r5,208
  a86ab0:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  a86ab4:	e0bffe17 	ldw	r2,-8(fp)
  a86ab8:	10800a17 	ldw	r2,40(r2)
  a86abc:	1007883a 	mov	r3,r2
  a86ac0:	e0bfff17 	ldw	r2,-4(fp)
  a86ac4:	1885883a 	add	r2,r3,r2
  a86ac8:	10800023 	ldbuio	r2,0(r2)
  a86acc:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
  a86ad0:	e0bffd03 	ldbu	r2,-12(fp)
  a86ad4:	10803fcc 	andi	r2,r2,255
  a86ad8:	1080201c 	xori	r2,r2,128
  a86adc:	10bfe004 	addi	r2,r2,-128
  a86ae0:	1004803a 	cmplt	r2,r2,zero
  a86ae4:	1000081e 	bne	r2,zero,a86b08 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
  a86ae8:	e0bffb17 	ldw	r2,-20(fp)
  a86aec:	10bfffc4 	addi	r2,r2,-1
  a86af0:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
  a86af4:	01000044 	movi	r4,1
  a86af8:	0a863400 	call	a86340 <usleep>
    }while(timeout > 0);
  a86afc:	e0bffb17 	ldw	r2,-20(fp)
  a86b00:	10800048 	cmpgei	r2,r2,1
  a86b04:	103feb1e 	bne	r2,zero,a86ab4 <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
  a86b08:	e0bffb17 	ldw	r2,-20(fp)
  a86b0c:	1004c03a 	cmpne	r2,r2,zero
  a86b10:	1000031e 	bne	r2,zero,a86b20 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
  a86b14:	00bfe304 	movi	r2,-116
  a86b18:	e0bffc15 	stw	r2,-16(fp)
  a86b1c:	00000606 	br	a86b38 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
  a86b20:	e0bffd03 	ldbu	r2,-12(fp)
  a86b24:	10801fcc 	andi	r2,r2,127
  a86b28:	1005003a 	cmpeq	r2,r2,zero
  a86b2c:	1000021e 	bne	r2,zero,a86b38 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
  a86b30:	00bffec4 	movi	r2,-5
  a86b34:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  a86b38:	e0bffe17 	ldw	r2,-8(fp)
  a86b3c:	11803517 	ldw	r6,212(r2)
  a86b40:	e0bffe17 	ldw	r2,-8(fp)
  a86b44:	10800a17 	ldw	r2,40(r2)
  a86b48:	1007883a 	mov	r3,r2
  a86b4c:	e0bfff17 	ldw	r2,-4(fp)
  a86b50:	1889883a 	add	r4,r3,r2
  a86b54:	01403fc4 	movi	r5,255
  a86b58:	303ee83a 	callr	r6

  return ret_code;
  a86b5c:	e0bffc17 	ldw	r2,-16(fp)
}
  a86b60:	e037883a 	mov	sp,fp
  a86b64:	dfc00117 	ldw	ra,4(sp)
  a86b68:	df000017 	ldw	fp,0(sp)
  a86b6c:	dec00204 	addi	sp,sp,8
  a86b70:	f800283a 	ret

00a86b74 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
  a86b74:	defff904 	addi	sp,sp,-28
  a86b78:	dfc00615 	stw	ra,24(sp)
  a86b7c:	df000515 	stw	fp,20(sp)
  a86b80:	df000504 	addi	fp,sp,20
  a86b84:	e13ffd15 	stw	r4,-12(fp)
  a86b88:	e17ffe15 	stw	r5,-8(fp)
  a86b8c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  a86b90:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
  a86b94:	e0bffd17 	ldw	r2,-12(fp)
  a86b98:	11803517 	ldw	r6,212(r2)
  a86b9c:	e0bffd17 	ldw	r2,-12(fp)
  a86ba0:	10800a17 	ldw	r2,40(r2)
  a86ba4:	1007883a 	mov	r3,r2
  a86ba8:	e0bffe17 	ldw	r2,-8(fp)
  a86bac:	1889883a 	add	r4,r3,r2
  a86bb0:	01401004 	movi	r5,64
  a86bb4:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
  a86bb8:	e13ffd17 	ldw	r4,-12(fp)
  a86bbc:	e17ffe17 	ldw	r5,-8(fp)
  a86bc0:	e1bfff17 	ldw	r6,-4(fp)
  a86bc4:	0a80a100 	call	a80a10 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
  a86bc8:	e0bffd17 	ldw	r2,-12(fp)
  a86bcc:	10800a17 	ldw	r2,40(r2)
  a86bd0:	1007883a 	mov	r3,r2
  a86bd4:	e0bffe17 	ldw	r2,-8(fp)
  a86bd8:	1885883a 	add	r2,r3,r2
  a86bdc:	10800023 	ldbuio	r2,0(r2)
  a86be0:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
  a86be4:	e0bffb03 	ldbu	r2,-20(fp)
  a86be8:	10803fcc 	andi	r2,r2,255
  a86bec:	1080201c 	xori	r2,r2,128
  a86bf0:	10bfe004 	addi	r2,r2,-128
  a86bf4:	1004403a 	cmpge	r2,r2,zero
  a86bf8:	103ff31e 	bne	r2,zero,a86bc8 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
  a86bfc:	e0bffb03 	ldbu	r2,-20(fp)
  a86c00:	10801fcc 	andi	r2,r2,127
  a86c04:	1005003a 	cmpeq	r2,r2,zero
  a86c08:	1000021e 	bne	r2,zero,a86c14 <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
  a86c0c:	00bffec4 	movi	r2,-5
  a86c10:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
  a86c14:	e0bffd17 	ldw	r2,-12(fp)
  a86c18:	11803517 	ldw	r6,212(r2)
  a86c1c:	e0bffd17 	ldw	r2,-12(fp)
  a86c20:	10800a17 	ldw	r2,40(r2)
  a86c24:	1007883a 	mov	r3,r2
  a86c28:	e0bffe17 	ldw	r2,-8(fp)
  a86c2c:	1889883a 	add	r4,r3,r2
  a86c30:	01403fc4 	movi	r5,255
  a86c34:	303ee83a 	callr	r6
  
  return ret_code;
  a86c38:	e0bffc17 	ldw	r2,-16(fp)
}
  a86c3c:	e037883a 	mov	sp,fp
  a86c40:	dfc00117 	ldw	ra,4(sp)
  a86c44:	df000017 	ldw	fp,0(sp)
  a86c48:	dec00204 	addi	sp,sp,8
  a86c4c:	f800283a 	ret

00a86c50 <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
  a86c50:	defff404 	addi	sp,sp,-48
  a86c54:	df000b15 	stw	fp,44(sp)
  a86c58:	df000b04 	addi	fp,sp,44
  a86c5c:	e13ffc15 	stw	r4,-16(fp)
  a86c60:	e17ffd15 	stw	r5,-12(fp)
  a86c64:	e1bffe15 	stw	r6,-8(fp)
  a86c68:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
  a86c6c:	e0fffe17 	ldw	r3,-8(fp)
  a86c70:	e0bfff17 	ldw	r2,-4(fp)
  a86c74:	10c5883a 	add	r2,r2,r3
  a86c78:	e0bffb15 	stw	r2,-20(fp)
  alt_u8 * read_end = read_data + read_length;
  a86c7c:	e0c00117 	ldw	r3,4(fp)
  a86c80:	e0800217 	ldw	r2,8(fp)
  a86c84:	10c5883a 	add	r2,r2,r3
  a86c88:	e0bffa15 	stw	r2,-24(fp)

  alt_u32 write_zeros = read_length;
  a86c8c:	e0800117 	ldw	r2,4(fp)
  a86c90:	e0bff915 	stw	r2,-28(fp)
  alt_u32 read_ignore = write_length;
  a86c94:	e0bffe17 	ldw	r2,-8(fp)
  a86c98:	e0bff815 	stw	r2,-32(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
  a86c9c:	00800044 	movi	r2,1
  a86ca0:	e0bff615 	stw	r2,-40(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
  a86ca4:	e0bffc17 	ldw	r2,-16(fp)
  a86ca8:	11000504 	addi	r4,r2,20
  a86cac:	e0fffd17 	ldw	r3,-12(fp)
  a86cb0:	00800044 	movi	r2,1
  a86cb4:	10c6983a 	sll	r3,r2,r3
  a86cb8:	2005883a 	mov	r2,r4
  a86cbc:	10c00035 	stwio	r3,0(r2)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
  a86cc0:	e0800317 	ldw	r2,12(fp)
  a86cc4:	1080008c 	andi	r2,r2,2
  a86cc8:	1004c03a 	cmpne	r2,r2,zero
  a86ccc:	1000051e 	bne	r2,zero,a86ce4 <alt_avalon_spi_command+0x94>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
  a86cd0:	e0bffc17 	ldw	r2,-16(fp)
  a86cd4:	10800304 	addi	r2,r2,12
  a86cd8:	1007883a 	mov	r3,r2
  a86cdc:	00810004 	movi	r2,1024
  a86ce0:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
  a86ce4:	e0bffc17 	ldw	r2,-16(fp)
  a86ce8:	10800037 	ldwio	r2,0(r2)
  a86cec:	00000006 	br	a86cf0 <alt_avalon_spi_command+0xa0>
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
  a86cf0:	e0bffc17 	ldw	r2,-16(fp)
  a86cf4:	10800204 	addi	r2,r2,8
  a86cf8:	10800037 	ldwio	r2,0(r2)
  a86cfc:	e0bff715 	stw	r2,-36(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
  a86d00:	e0bff717 	ldw	r2,-36(fp)
  a86d04:	1080100c 	andi	r2,r2,64
  a86d08:	1005003a 	cmpeq	r2,r2,zero
  a86d0c:	1000031e 	bne	r2,zero,a86d1c <alt_avalon_spi_command+0xcc>
  a86d10:	e0bff617 	ldw	r2,-40(fp)
  a86d14:	1004c03a 	cmpne	r2,r2,zero
  a86d18:	1000041e 	bne	r2,zero,a86d2c <alt_avalon_spi_command+0xdc>
  a86d1c:	e0bff717 	ldw	r2,-36(fp)
  a86d20:	1080200c 	andi	r2,r2,128
  a86d24:	1005003a 	cmpeq	r2,r2,zero
  a86d28:	103ff11e 	bne	r2,zero,a86cf0 <alt_avalon_spi_command+0xa0>

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
  a86d2c:	e0bff717 	ldw	r2,-36(fp)
  a86d30:	1080100c 	andi	r2,r2,64
  a86d34:	1005003a 	cmpeq	r2,r2,zero
  a86d38:	1000201e 	bne	r2,zero,a86dbc <alt_avalon_spi_command+0x16c>
  a86d3c:	e0bff617 	ldw	r2,-40(fp)
  a86d40:	10800050 	cmplti	r2,r2,1
  a86d44:	10001d1e 	bne	r2,zero,a86dbc <alt_avalon_spi_command+0x16c>
    {
      credits--;
  a86d48:	e0bff617 	ldw	r2,-40(fp)
  a86d4c:	10bfffc4 	addi	r2,r2,-1
  a86d50:	e0bff615 	stw	r2,-40(fp)

      if (write_data < write_end)
  a86d54:	e0ffff17 	ldw	r3,-4(fp)
  a86d58:	e0bffb17 	ldw	r2,-20(fp)
  a86d5c:	18800b2e 	bgeu	r3,r2,a86d8c <alt_avalon_spi_command+0x13c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
  a86d60:	e0bffc17 	ldw	r2,-16(fp)
  a86d64:	11000104 	addi	r4,r2,4
  a86d68:	e0bfff17 	ldw	r2,-4(fp)
  a86d6c:	10800003 	ldbu	r2,0(r2)
  a86d70:	10c03fcc 	andi	r3,r2,255
  a86d74:	e0bfff17 	ldw	r2,-4(fp)
  a86d78:	10800044 	addi	r2,r2,1
  a86d7c:	e0bfff15 	stw	r2,-4(fp)
  a86d80:	2005883a 	mov	r2,r4
  a86d84:	10c00035 	stwio	r3,0(r2)
  a86d88:	00000c06 	br	a86dbc <alt_avalon_spi_command+0x16c>
      else if (write_zeros > 0)
  a86d8c:	e0bff917 	ldw	r2,-28(fp)
  a86d90:	1005003a 	cmpeq	r2,r2,zero
  a86d94:	1000071e 	bne	r2,zero,a86db4 <alt_avalon_spi_command+0x164>
      {
        write_zeros--;
  a86d98:	e0bff917 	ldw	r2,-28(fp)
  a86d9c:	10bfffc4 	addi	r2,r2,-1
  a86da0:	e0bff915 	stw	r2,-28(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
  a86da4:	e0bffc17 	ldw	r2,-16(fp)
  a86da8:	10800104 	addi	r2,r2,4
  a86dac:	10000035 	stwio	zero,0(r2)
  a86db0:	00000206 	br	a86dbc <alt_avalon_spi_command+0x16c>
      }
      else
        credits = -1024;
  a86db4:	00bf0004 	movi	r2,-1024
  a86db8:	e0bff615 	stw	r2,-40(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
  a86dbc:	e0bff717 	ldw	r2,-36(fp)
  a86dc0:	1080200c 	andi	r2,r2,128
  a86dc4:	1005003a 	cmpeq	r2,r2,zero
  a86dc8:	103fc91e 	bne	r2,zero,a86cf0 <alt_avalon_spi_command+0xa0>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
  a86dcc:	e0bffc17 	ldw	r2,-16(fp)
  a86dd0:	10800037 	ldwio	r2,0(r2)
  a86dd4:	e0bff515 	stw	r2,-44(fp)

      if (read_ignore > 0)
  a86dd8:	e0bff817 	ldw	r2,-32(fp)
  a86ddc:	1005003a 	cmpeq	r2,r2,zero
  a86de0:	1000041e 	bne	r2,zero,a86df4 <alt_avalon_spi_command+0x1a4>
        read_ignore--;
  a86de4:	e0bff817 	ldw	r2,-32(fp)
  a86de8:	10bfffc4 	addi	r2,r2,-1
  a86dec:	e0bff815 	stw	r2,-32(fp)
  a86df0:	00000706 	br	a86e10 <alt_avalon_spi_command+0x1c0>
      else
        *read_data++ = (alt_u8)rxdata;
  a86df4:	e0bff517 	ldw	r2,-44(fp)
  a86df8:	1007883a 	mov	r3,r2
  a86dfc:	e0800217 	ldw	r2,8(fp)
  a86e00:	10c00005 	stb	r3,0(r2)
  a86e04:	e0800217 	ldw	r2,8(fp)
  a86e08:	10800044 	addi	r2,r2,1
  a86e0c:	e0800215 	stw	r2,8(fp)
      credits++;
  a86e10:	e0bff617 	ldw	r2,-40(fp)
  a86e14:	10800044 	addi	r2,r2,1
  a86e18:	e0bff615 	stw	r2,-40(fp)

      if (read_ignore == 0 && read_data == read_end)
  a86e1c:	e0bff817 	ldw	r2,-32(fp)
  a86e20:	1004c03a 	cmpne	r2,r2,zero
  a86e24:	103fb21e 	bne	r2,zero,a86cf0 <alt_avalon_spi_command+0xa0>
  a86e28:	e0c00217 	ldw	r3,8(fp)
  a86e2c:	e0bffa17 	ldw	r2,-24(fp)
  a86e30:	18800126 	beq	r3,r2,a86e38 <alt_avalon_spi_command+0x1e8>
        break;
    }
    
  }
  a86e34:	003fae06 	br	a86cf0 <alt_avalon_spi_command+0xa0>

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
  a86e38:	e0bffc17 	ldw	r2,-16(fp)
  a86e3c:	10800204 	addi	r2,r2,8
  a86e40:	10800037 	ldwio	r2,0(r2)
  a86e44:	e0bff715 	stw	r2,-36(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
  a86e48:	e0bff717 	ldw	r2,-36(fp)
  a86e4c:	1080080c 	andi	r2,r2,32
  a86e50:	1005003a 	cmpeq	r2,r2,zero
  a86e54:	103ff81e 	bne	r2,zero,a86e38 <alt_avalon_spi_command+0x1e8>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
  a86e58:	e0800317 	ldw	r2,12(fp)
  a86e5c:	1080004c 	andi	r2,r2,1
  a86e60:	1004c03a 	cmpne	r2,r2,zero
  a86e64:	1000031e 	bne	r2,zero,a86e74 <alt_avalon_spi_command+0x224>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
  a86e68:	e0bffc17 	ldw	r2,-16(fp)
  a86e6c:	10800304 	addi	r2,r2,12
  a86e70:	10000035 	stwio	zero,0(r2)

  return read_length;
  a86e74:	e0800117 	ldw	r2,4(fp)
}
  a86e78:	e037883a 	mov	sp,fp
  a86e7c:	df000017 	ldw	fp,0(sp)
  a86e80:	dec00104 	addi	sp,sp,4
  a86e84:	f800283a 	ret

00a86e88 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  a86e88:	defffa04 	addi	sp,sp,-24
  a86e8c:	dfc00515 	stw	ra,20(sp)
  a86e90:	df000415 	stw	fp,16(sp)
  a86e94:	df000404 	addi	fp,sp,16
  a86e98:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  a86e9c:	008000c4 	movi	r2,3
  a86ea0:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
  a86ea4:	e0fffc17 	ldw	r3,-16(fp)
  a86ea8:	008003f4 	movhi	r2,15
  a86eac:	10909004 	addi	r2,r2,16960
  a86eb0:	188b383a 	mul	r5,r3,r2
  a86eb4:	0100bef4 	movhi	r4,763
  a86eb8:	213c2004 	addi	r4,r4,-3968
  a86ebc:	0a803f00 	call	a803f0 <__udivsi3>
  a86ec0:	100b883a 	mov	r5,r2
  a86ec4:	01200034 	movhi	r4,32768
  a86ec8:	213fffc4 	addi	r4,r4,-1
  a86ecc:	0a803f00 	call	a803f0 <__udivsi3>
  a86ed0:	100b883a 	mov	r5,r2
  a86ed4:	e13fff17 	ldw	r4,-4(fp)
  a86ed8:	0a803f00 	call	a803f0 <__udivsi3>
  a86edc:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  a86ee0:	e0bffd17 	ldw	r2,-12(fp)
  a86ee4:	1005003a 	cmpeq	r2,r2,zero
  a86ee8:	1000281e 	bne	r2,zero,a86f8c <alt_busy_sleep+0x104>
  {
    for(i=0;i<big_loops;i++)
  a86eec:	e03ffe15 	stw	zero,-8(fp)
  a86ef0:	00001606 	br	a86f4c <alt_busy_sleep+0xc4>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  a86ef4:	00a00034 	movhi	r2,32768
  a86ef8:	10bfffc4 	addi	r2,r2,-1
  a86efc:	10bfffc4 	addi	r2,r2,-1
  a86f00:	103ffe1e 	bne	r2,zero,a86efc <alt_busy_sleep+0x74>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  a86f04:	e0fffc17 	ldw	r3,-16(fp)
  a86f08:	008003f4 	movhi	r2,15
  a86f0c:	10909004 	addi	r2,r2,16960
  a86f10:	188b383a 	mul	r5,r3,r2
  a86f14:	0100bef4 	movhi	r4,763
  a86f18:	213c2004 	addi	r4,r4,-3968
  a86f1c:	0a803f00 	call	a803f0 <__udivsi3>
  a86f20:	100b883a 	mov	r5,r2
  a86f24:	01200034 	movhi	r4,32768
  a86f28:	213fffc4 	addi	r4,r4,-1
  a86f2c:	0a803f00 	call	a803f0 <__udivsi3>
  a86f30:	1007883a 	mov	r3,r2
  a86f34:	e0bfff17 	ldw	r2,-4(fp)
  a86f38:	10c5c83a 	sub	r2,r2,r3
  a86f3c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  a86f40:	e0bffe17 	ldw	r2,-8(fp)
  a86f44:	10800044 	addi	r2,r2,1
  a86f48:	e0bffe15 	stw	r2,-8(fp)
  a86f4c:	e0fffe17 	ldw	r3,-8(fp)
  a86f50:	e0bffd17 	ldw	r2,-12(fp)
  a86f54:	18bfe716 	blt	r3,r2,a86ef4 <alt_busy_sleep+0x6c>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  a86f58:	e0fffc17 	ldw	r3,-16(fp)
  a86f5c:	008003f4 	movhi	r2,15
  a86f60:	10909004 	addi	r2,r2,16960
  a86f64:	188b383a 	mul	r5,r3,r2
  a86f68:	0100bef4 	movhi	r4,763
  a86f6c:	213c2004 	addi	r4,r4,-3968
  a86f70:	0a803f00 	call	a803f0 <__udivsi3>
  a86f74:	1007883a 	mov	r3,r2
  a86f78:	e0bfff17 	ldw	r2,-4(fp)
  a86f7c:	1885383a 	mul	r2,r3,r2
  a86f80:	10bfffc4 	addi	r2,r2,-1
  a86f84:	103ffe1e 	bne	r2,zero,a86f80 <alt_busy_sleep+0xf8>
  a86f88:	00000c06 	br	a86fbc <alt_busy_sleep+0x134>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  a86f8c:	e0fffc17 	ldw	r3,-16(fp)
  a86f90:	008003f4 	movhi	r2,15
  a86f94:	10909004 	addi	r2,r2,16960
  a86f98:	188b383a 	mul	r5,r3,r2
  a86f9c:	0100bef4 	movhi	r4,763
  a86fa0:	213c2004 	addi	r4,r4,-3968
  a86fa4:	0a803f00 	call	a803f0 <__udivsi3>
  a86fa8:	1007883a 	mov	r3,r2
  a86fac:	e0bfff17 	ldw	r2,-4(fp)
  a86fb0:	1885383a 	mul	r2,r3,r2
  a86fb4:	10bfffc4 	addi	r2,r2,-1
  a86fb8:	00bffe16 	blt	zero,r2,a86fb4 <alt_busy_sleep+0x12c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  a86fbc:	0005883a 	mov	r2,zero
}
  a86fc0:	e037883a 	mov	sp,fp
  a86fc4:	dfc00117 	ldw	ra,4(sp)
  a86fc8:	df000017 	ldw	fp,0(sp)
  a86fcc:	dec00204 	addi	sp,sp,8
  a86fd0:	f800283a 	ret

00a86fd4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  a86fd4:	defff904 	addi	sp,sp,-28
  a86fd8:	dfc00615 	stw	ra,24(sp)
  a86fdc:	df000515 	stw	fp,20(sp)
  a86fe0:	df000504 	addi	fp,sp,20
  a86fe4:	e13ffd15 	stw	r4,-12(fp)
  a86fe8:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
  a86fec:	e0bffe17 	ldw	r2,-8(fp)
  a86ff0:	10800017 	ldw	r2,0(r2)
  a86ff4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  a86ff8:	e13ffd17 	ldw	r4,-12(fp)
  a86ffc:	0a874380 	call	a87438 <strlen>
  a87000:	10800044 	addi	r2,r2,1
  a87004:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  a87008:	00000d06 	br	a87040 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  a8700c:	e0bffc17 	ldw	r2,-16(fp)
  a87010:	11000217 	ldw	r4,8(r2)
  a87014:	e1bffb17 	ldw	r6,-20(fp)
  a87018:	e17ffd17 	ldw	r5,-12(fp)
  a8701c:	0a8728c0 	call	a8728c <memcmp>
  a87020:	1004c03a 	cmpne	r2,r2,zero
  a87024:	1000031e 	bne	r2,zero,a87034 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  a87028:	e0bffc17 	ldw	r2,-16(fp)
  a8702c:	e0bfff15 	stw	r2,-4(fp)
  a87030:	00000706 	br	a87050 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  a87034:	e0bffc17 	ldw	r2,-16(fp)
  a87038:	10800017 	ldw	r2,0(r2)
  a8703c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  a87040:	e0fffe17 	ldw	r3,-8(fp)
  a87044:	e0bffc17 	ldw	r2,-16(fp)
  a87048:	10fff01e 	bne	r2,r3,a8700c <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  a8704c:	e03fff15 	stw	zero,-4(fp)
  a87050:	e0bfff17 	ldw	r2,-4(fp)
}
  a87054:	e037883a 	mov	sp,fp
  a87058:	dfc00117 	ldw	ra,4(sp)
  a8705c:	df000017 	ldw	fp,0(sp)
  a87060:	dec00204 	addi	sp,sp,8
  a87064:	f800283a 	ret

00a87068 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  a87068:	defffa04 	addi	sp,sp,-24
  a8706c:	dfc00515 	stw	ra,20(sp)
  a87070:	df000415 	stw	fp,16(sp)
  a87074:	df000404 	addi	fp,sp,16
  a87078:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  a8707c:	00802a74 	movhi	r2,169
  a87080:	10a51f04 	addi	r2,r2,-27524
  a87084:	10800017 	ldw	r2,0(r2)
  a87088:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  a8708c:	00003306 	br	a8715c <alt_find_file+0xf4>
  {
    len = strlen(next->name);
  a87090:	e0bffd17 	ldw	r2,-12(fp)
  a87094:	11000217 	ldw	r4,8(r2)
  a87098:	0a874380 	call	a87438 <strlen>
  a8709c:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
  a870a0:	e0bffd17 	ldw	r2,-12(fp)
  a870a4:	10c00217 	ldw	r3,8(r2)
  a870a8:	e0bffc17 	ldw	r2,-16(fp)
  a870ac:	1885883a 	add	r2,r3,r2
  a870b0:	10bfffc4 	addi	r2,r2,-1
  a870b4:	10800003 	ldbu	r2,0(r2)
  a870b8:	10803fcc 	andi	r2,r2,255
  a870bc:	1080201c 	xori	r2,r2,128
  a870c0:	10bfe004 	addi	r2,r2,-128
  a870c4:	10800bd8 	cmpnei	r2,r2,47
  a870c8:	1000031e 	bne	r2,zero,a870d8 <alt_find_file+0x70>
    {
      len -= 1;
  a870cc:	e0bffc17 	ldw	r2,-16(fp)
  a870d0:	10bfffc4 	addi	r2,r2,-1
  a870d4:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  a870d8:	e0bffc17 	ldw	r2,-16(fp)
  a870dc:	1007883a 	mov	r3,r2
  a870e0:	e0bffe17 	ldw	r2,-8(fp)
  a870e4:	1885883a 	add	r2,r3,r2
  a870e8:	10800003 	ldbu	r2,0(r2)
  a870ec:	10803fcc 	andi	r2,r2,255
  a870f0:	1080201c 	xori	r2,r2,128
  a870f4:	10bfe004 	addi	r2,r2,-128
  a870f8:	10800be0 	cmpeqi	r2,r2,47
  a870fc:	10000a1e 	bne	r2,zero,a87128 <alt_find_file+0xc0>
  a87100:	e0bffc17 	ldw	r2,-16(fp)
  a87104:	1007883a 	mov	r3,r2
  a87108:	e0bffe17 	ldw	r2,-8(fp)
  a8710c:	1885883a 	add	r2,r3,r2
  a87110:	10800003 	ldbu	r2,0(r2)
  a87114:	10803fcc 	andi	r2,r2,255
  a87118:	1080201c 	xori	r2,r2,128
  a8711c:	10bfe004 	addi	r2,r2,-128
  a87120:	1004c03a 	cmpne	r2,r2,zero
  a87124:	10000a1e 	bne	r2,zero,a87150 <alt_find_file+0xe8>
  a87128:	e0bffd17 	ldw	r2,-12(fp)
  a8712c:	11000217 	ldw	r4,8(r2)
  a87130:	e1bffc17 	ldw	r6,-16(fp)
  a87134:	e17ffe17 	ldw	r5,-8(fp)
  a87138:	0a8728c0 	call	a8728c <memcmp>
  a8713c:	1004c03a 	cmpne	r2,r2,zero
  a87140:	1000031e 	bne	r2,zero,a87150 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  a87144:	e0bffd17 	ldw	r2,-12(fp)
  a87148:	e0bfff15 	stw	r2,-4(fp)
  a8714c:	00000806 	br	a87170 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
  a87150:	e0bffd17 	ldw	r2,-12(fp)
  a87154:	10800017 	ldw	r2,0(r2)
  a87158:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  a8715c:	00c02a74 	movhi	r3,169
  a87160:	18e51f04 	addi	r3,r3,-27524
  a87164:	e0bffd17 	ldw	r2,-12(fp)
  a87168:	10ffc91e 	bne	r2,r3,a87090 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  a8716c:	e03fff15 	stw	zero,-4(fp)
  a87170:	e0bfff17 	ldw	r2,-4(fp)
}
  a87174:	e037883a 	mov	sp,fp
  a87178:	dfc00117 	ldw	ra,4(sp)
  a8717c:	df000017 	ldw	fp,0(sp)
  a87180:	dec00204 	addi	sp,sp,8
  a87184:	f800283a 	ret

00a87188 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  a87188:	defffc04 	addi	sp,sp,-16
  a8718c:	df000315 	stw	fp,12(sp)
  a87190:	df000304 	addi	fp,sp,12
  a87194:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  a87198:	00bffa04 	movi	r2,-24
  a8719c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  a871a0:	e03ffe15 	stw	zero,-8(fp)
  a871a4:	00001e06 	br	a87220 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
  a871a8:	e0bffe17 	ldw	r2,-8(fp)
  a871ac:	00c02a74 	movhi	r3,169
  a871b0:	18e3be04 	addi	r3,r3,-28936
  a871b4:	10800324 	muli	r2,r2,12
  a871b8:	10c5883a 	add	r2,r2,r3
  a871bc:	10800017 	ldw	r2,0(r2)
  a871c0:	1004c03a 	cmpne	r2,r2,zero
  a871c4:	1000131e 	bne	r2,zero,a87214 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
  a871c8:	e0bffe17 	ldw	r2,-8(fp)
  a871cc:	00c02a74 	movhi	r3,169
  a871d0:	18e3be04 	addi	r3,r3,-28936
  a871d4:	10800324 	muli	r2,r2,12
  a871d8:	10c7883a 	add	r3,r2,r3
  a871dc:	e0bfff17 	ldw	r2,-4(fp)
  a871e0:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
  a871e4:	00802a74 	movhi	r2,169
  a871e8:	10a52304 	addi	r2,r2,-27508
  a871ec:	10c00017 	ldw	r3,0(r2)
  a871f0:	e0bffe17 	ldw	r2,-8(fp)
  a871f4:	1880040e 	bge	r3,r2,a87208 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
  a871f8:	00c02a74 	movhi	r3,169
  a871fc:	18e52304 	addi	r3,r3,-27508
  a87200:	e0bffe17 	ldw	r2,-8(fp)
  a87204:	18800015 	stw	r2,0(r3)
      }
      rc = i;
  a87208:	e0bffe17 	ldw	r2,-8(fp)
  a8720c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
  a87210:	00000606 	br	a8722c <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  a87214:	e0bffe17 	ldw	r2,-8(fp)
  a87218:	10800044 	addi	r2,r2,1
  a8721c:	e0bffe15 	stw	r2,-8(fp)
  a87220:	e0bffe17 	ldw	r2,-8(fp)
  a87224:	10800810 	cmplti	r2,r2,32
  a87228:	103fdf1e 	bne	r2,zero,a871a8 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  a8722c:	e0bffd17 	ldw	r2,-12(fp)
}
  a87230:	e037883a 	mov	sp,fp
  a87234:	df000017 	ldw	fp,0(sp)
  a87238:	dec00104 	addi	sp,sp,4
  a8723c:	f800283a 	ret

00a87240 <atexit>:
  a87240:	200b883a 	mov	r5,r4
  a87244:	000d883a 	mov	r6,zero
  a87248:	0009883a 	mov	r4,zero
  a8724c:	000f883a 	mov	r7,zero
  a87250:	0a874ac1 	jmpi	a874ac <__register_exitproc>

00a87254 <exit>:
  a87254:	defffe04 	addi	sp,sp,-8
  a87258:	000b883a 	mov	r5,zero
  a8725c:	dc000015 	stw	r16,0(sp)
  a87260:	dfc00115 	stw	ra,4(sp)
  a87264:	2021883a 	mov	r16,r4
  a87268:	0a875e40 	call	a875e4 <__call_exitprocs>
  a8726c:	00802a74 	movhi	r2,169
  a87270:	10a52b04 	addi	r2,r2,-27476
  a87274:	11000017 	ldw	r4,0(r2)
  a87278:	20800f17 	ldw	r2,60(r4)
  a8727c:	10000126 	beq	r2,zero,a87284 <exit+0x30>
  a87280:	103ee83a 	callr	r2
  a87284:	8009883a 	mov	r4,r16
  a87288:	0a877d40 	call	a877d4 <_exit>

00a8728c <memcmp>:
  a8728c:	00c000c4 	movi	r3,3
  a87290:	1980032e 	bgeu	r3,r6,a872a0 <memcmp+0x14>
  a87294:	2144b03a 	or	r2,r4,r5
  a87298:	10c4703a 	and	r2,r2,r3
  a8729c:	10000f26 	beq	r2,zero,a872dc <memcmp+0x50>
  a872a0:	31ffffc4 	addi	r7,r6,-1
  a872a4:	3000061e 	bne	r6,zero,a872c0 <memcmp+0x34>
  a872a8:	00000a06 	br	a872d4 <memcmp+0x48>
  a872ac:	39ffffc4 	addi	r7,r7,-1
  a872b0:	00bfffc4 	movi	r2,-1
  a872b4:	21000044 	addi	r4,r4,1
  a872b8:	29400044 	addi	r5,r5,1
  a872bc:	38800526 	beq	r7,r2,a872d4 <memcmp+0x48>
  a872c0:	20c00003 	ldbu	r3,0(r4)
  a872c4:	28800003 	ldbu	r2,0(r5)
  a872c8:	18bff826 	beq	r3,r2,a872ac <memcmp+0x20>
  a872cc:	1885c83a 	sub	r2,r3,r2
  a872d0:	f800283a 	ret
  a872d4:	0005883a 	mov	r2,zero
  a872d8:	f800283a 	ret
  a872dc:	180f883a 	mov	r7,r3
  a872e0:	20c00017 	ldw	r3,0(r4)
  a872e4:	28800017 	ldw	r2,0(r5)
  a872e8:	18bfed1e 	bne	r3,r2,a872a0 <memcmp+0x14>
  a872ec:	31bfff04 	addi	r6,r6,-4
  a872f0:	21000104 	addi	r4,r4,4
  a872f4:	29400104 	addi	r5,r5,4
  a872f8:	39bff936 	bltu	r7,r6,a872e0 <memcmp+0x54>
  a872fc:	003fe806 	br	a872a0 <memcmp+0x14>

00a87300 <memcpy>:
  a87300:	01c003c4 	movi	r7,15
  a87304:	2007883a 	mov	r3,r4
  a87308:	3980032e 	bgeu	r7,r6,a87318 <memcpy+0x18>
  a8730c:	2904b03a 	or	r2,r5,r4
  a87310:	108000cc 	andi	r2,r2,3
  a87314:	10000926 	beq	r2,zero,a8733c <memcpy+0x3c>
  a87318:	30000626 	beq	r6,zero,a87334 <memcpy+0x34>
  a8731c:	30cd883a 	add	r6,r6,r3
  a87320:	28800003 	ldbu	r2,0(r5)
  a87324:	29400044 	addi	r5,r5,1
  a87328:	18800005 	stb	r2,0(r3)
  a8732c:	18c00044 	addi	r3,r3,1
  a87330:	30fffb1e 	bne	r6,r3,a87320 <memcpy+0x20>
  a87334:	2005883a 	mov	r2,r4
  a87338:	f800283a 	ret
  a8733c:	3811883a 	mov	r8,r7
  a87340:	200f883a 	mov	r7,r4
  a87344:	28c00017 	ldw	r3,0(r5)
  a87348:	31bffc04 	addi	r6,r6,-16
  a8734c:	38c00015 	stw	r3,0(r7)
  a87350:	28800117 	ldw	r2,4(r5)
  a87354:	38800115 	stw	r2,4(r7)
  a87358:	28c00217 	ldw	r3,8(r5)
  a8735c:	38c00215 	stw	r3,8(r7)
  a87360:	28800317 	ldw	r2,12(r5)
  a87364:	29400404 	addi	r5,r5,16
  a87368:	38800315 	stw	r2,12(r7)
  a8736c:	39c00404 	addi	r7,r7,16
  a87370:	41bff436 	bltu	r8,r6,a87344 <memcpy+0x44>
  a87374:	008000c4 	movi	r2,3
  a87378:	1180072e 	bgeu	r2,r6,a87398 <memcpy+0x98>
  a8737c:	1007883a 	mov	r3,r2
  a87380:	28800017 	ldw	r2,0(r5)
  a87384:	31bfff04 	addi	r6,r6,-4
  a87388:	29400104 	addi	r5,r5,4
  a8738c:	38800015 	stw	r2,0(r7)
  a87390:	39c00104 	addi	r7,r7,4
  a87394:	19bffa36 	bltu	r3,r6,a87380 <memcpy+0x80>
  a87398:	3807883a 	mov	r3,r7
  a8739c:	003fde06 	br	a87318 <memcpy+0x18>

00a873a0 <memset>:
  a873a0:	008000c4 	movi	r2,3
  a873a4:	29403fcc 	andi	r5,r5,255
  a873a8:	2007883a 	mov	r3,r4
  a873ac:	1180022e 	bgeu	r2,r6,a873b8 <memset+0x18>
  a873b0:	2084703a 	and	r2,r4,r2
  a873b4:	10000826 	beq	r2,zero,a873d8 <memset+0x38>
  a873b8:	30000526 	beq	r6,zero,a873d0 <memset+0x30>
  a873bc:	2805883a 	mov	r2,r5
  a873c0:	30cd883a 	add	r6,r6,r3
  a873c4:	18800005 	stb	r2,0(r3)
  a873c8:	18c00044 	addi	r3,r3,1
  a873cc:	19bffd1e 	bne	r3,r6,a873c4 <memset+0x24>
  a873d0:	2005883a 	mov	r2,r4
  a873d4:	f800283a 	ret
  a873d8:	2804923a 	slli	r2,r5,8
  a873dc:	020003c4 	movi	r8,15
  a873e0:	200f883a 	mov	r7,r4
  a873e4:	2884b03a 	or	r2,r5,r2
  a873e8:	1006943a 	slli	r3,r2,16
  a873ec:	10c6b03a 	or	r3,r2,r3
  a873f0:	41800a2e 	bgeu	r8,r6,a8741c <memset+0x7c>
  a873f4:	4005883a 	mov	r2,r8
  a873f8:	31bffc04 	addi	r6,r6,-16
  a873fc:	38c00015 	stw	r3,0(r7)
  a87400:	38c00115 	stw	r3,4(r7)
  a87404:	38c00215 	stw	r3,8(r7)
  a87408:	38c00315 	stw	r3,12(r7)
  a8740c:	39c00404 	addi	r7,r7,16
  a87410:	11bff936 	bltu	r2,r6,a873f8 <memset+0x58>
  a87414:	008000c4 	movi	r2,3
  a87418:	1180052e 	bgeu	r2,r6,a87430 <memset+0x90>
  a8741c:	31bfff04 	addi	r6,r6,-4
  a87420:	008000c4 	movi	r2,3
  a87424:	38c00015 	stw	r3,0(r7)
  a87428:	39c00104 	addi	r7,r7,4
  a8742c:	11bffb36 	bltu	r2,r6,a8741c <memset+0x7c>
  a87430:	3807883a 	mov	r3,r7
  a87434:	003fe006 	br	a873b8 <memset+0x18>

00a87438 <strlen>:
  a87438:	208000cc 	andi	r2,r4,3
  a8743c:	2011883a 	mov	r8,r4
  a87440:	1000161e 	bne	r2,zero,a8749c <strlen+0x64>
  a87444:	20c00017 	ldw	r3,0(r4)
  a87448:	017fbff4 	movhi	r5,65279
  a8744c:	297fbfc4 	addi	r5,r5,-257
  a87450:	01e02074 	movhi	r7,32897
  a87454:	39e02004 	addi	r7,r7,-32640
  a87458:	1945883a 	add	r2,r3,r5
  a8745c:	11c4703a 	and	r2,r2,r7
  a87460:	00c6303a 	nor	r3,zero,r3
  a87464:	1886703a 	and	r3,r3,r2
  a87468:	18000c1e 	bne	r3,zero,a8749c <strlen+0x64>
  a8746c:	280d883a 	mov	r6,r5
  a87470:	380b883a 	mov	r5,r7
  a87474:	21000104 	addi	r4,r4,4
  a87478:	20800017 	ldw	r2,0(r4)
  a8747c:	1187883a 	add	r3,r2,r6
  a87480:	1946703a 	and	r3,r3,r5
  a87484:	0084303a 	nor	r2,zero,r2
  a87488:	10c4703a 	and	r2,r2,r3
  a8748c:	103ff926 	beq	r2,zero,a87474 <strlen+0x3c>
  a87490:	20800007 	ldb	r2,0(r4)
  a87494:	10000326 	beq	r2,zero,a874a4 <strlen+0x6c>
  a87498:	21000044 	addi	r4,r4,1
  a8749c:	20800007 	ldb	r2,0(r4)
  a874a0:	103ffd1e 	bne	r2,zero,a87498 <strlen+0x60>
  a874a4:	2205c83a 	sub	r2,r4,r8
  a874a8:	f800283a 	ret

00a874ac <__register_exitproc>:
  a874ac:	defffa04 	addi	sp,sp,-24
  a874b0:	00802a74 	movhi	r2,169
  a874b4:	10a52b04 	addi	r2,r2,-27476
  a874b8:	dc000015 	stw	r16,0(sp)
  a874bc:	14000017 	ldw	r16,0(r2)
  a874c0:	dd000415 	stw	r20,16(sp)
  a874c4:	2829883a 	mov	r20,r5
  a874c8:	81405217 	ldw	r5,328(r16)
  a874cc:	dcc00315 	stw	r19,12(sp)
  a874d0:	dc800215 	stw	r18,8(sp)
  a874d4:	dc400115 	stw	r17,4(sp)
  a874d8:	dfc00515 	stw	ra,20(sp)
  a874dc:	2023883a 	mov	r17,r4
  a874e0:	3027883a 	mov	r19,r6
  a874e4:	3825883a 	mov	r18,r7
  a874e8:	28002526 	beq	r5,zero,a87580 <__register_exitproc+0xd4>
  a874ec:	29000117 	ldw	r4,4(r5)
  a874f0:	008007c4 	movi	r2,31
  a874f4:	11002716 	blt	r2,r4,a87594 <__register_exitproc+0xe8>
  a874f8:	8800101e 	bne	r17,zero,a8753c <__register_exitproc+0x90>
  a874fc:	2105883a 	add	r2,r4,r4
  a87500:	1085883a 	add	r2,r2,r2
  a87504:	20c00044 	addi	r3,r4,1
  a87508:	1145883a 	add	r2,r2,r5
  a8750c:	0009883a 	mov	r4,zero
  a87510:	15000215 	stw	r20,8(r2)
  a87514:	28c00115 	stw	r3,4(r5)
  a87518:	2005883a 	mov	r2,r4
  a8751c:	dfc00517 	ldw	ra,20(sp)
  a87520:	dd000417 	ldw	r20,16(sp)
  a87524:	dcc00317 	ldw	r19,12(sp)
  a87528:	dc800217 	ldw	r18,8(sp)
  a8752c:	dc400117 	ldw	r17,4(sp)
  a87530:	dc000017 	ldw	r16,0(sp)
  a87534:	dec00604 	addi	sp,sp,24
  a87538:	f800283a 	ret
  a8753c:	29802204 	addi	r6,r5,136
  a87540:	00800044 	movi	r2,1
  a87544:	110e983a 	sll	r7,r2,r4
  a87548:	30c04017 	ldw	r3,256(r6)
  a8754c:	2105883a 	add	r2,r4,r4
  a87550:	1085883a 	add	r2,r2,r2
  a87554:	1185883a 	add	r2,r2,r6
  a87558:	19c6b03a 	or	r3,r3,r7
  a8755c:	14802015 	stw	r18,128(r2)
  a87560:	14c00015 	stw	r19,0(r2)
  a87564:	00800084 	movi	r2,2
  a87568:	30c04015 	stw	r3,256(r6)
  a8756c:	88bfe31e 	bne	r17,r2,a874fc <__register_exitproc+0x50>
  a87570:	30804117 	ldw	r2,260(r6)
  a87574:	11c4b03a 	or	r2,r2,r7
  a87578:	30804115 	stw	r2,260(r6)
  a8757c:	003fdf06 	br	a874fc <__register_exitproc+0x50>
  a87580:	00802a74 	movhi	r2,169
  a87584:	10a57304 	addi	r2,r2,-27188
  a87588:	100b883a 	mov	r5,r2
  a8758c:	80805215 	stw	r2,328(r16)
  a87590:	003fd606 	br	a874ec <__register_exitproc+0x40>
  a87594:	00800034 	movhi	r2,0
  a87598:	10800004 	addi	r2,r2,0
  a8759c:	1000021e 	bne	r2,zero,a875a8 <__register_exitproc+0xfc>
  a875a0:	013fffc4 	movi	r4,-1
  a875a4:	003fdc06 	br	a87518 <__register_exitproc+0x6c>
  a875a8:	01006404 	movi	r4,400
  a875ac:	103ee83a 	callr	r2
  a875b0:	1007883a 	mov	r3,r2
  a875b4:	103ffa26 	beq	r2,zero,a875a0 <__register_exitproc+0xf4>
  a875b8:	80805217 	ldw	r2,328(r16)
  a875bc:	180b883a 	mov	r5,r3
  a875c0:	18000115 	stw	zero,4(r3)
  a875c4:	18800015 	stw	r2,0(r3)
  a875c8:	80c05215 	stw	r3,328(r16)
  a875cc:	18006215 	stw	zero,392(r3)
  a875d0:	18006315 	stw	zero,396(r3)
  a875d4:	0009883a 	mov	r4,zero
  a875d8:	883fc826 	beq	r17,zero,a874fc <__register_exitproc+0x50>
  a875dc:	003fd706 	br	a8753c <__register_exitproc+0x90>

00a875e0 <register_fini>:
  a875e0:	f800283a 	ret

00a875e4 <__call_exitprocs>:
  a875e4:	00802a74 	movhi	r2,169
  a875e8:	10a52b04 	addi	r2,r2,-27476
  a875ec:	10800017 	ldw	r2,0(r2)
  a875f0:	defff304 	addi	sp,sp,-52
  a875f4:	df000b15 	stw	fp,44(sp)
  a875f8:	d8800115 	stw	r2,4(sp)
  a875fc:	00800034 	movhi	r2,0
  a87600:	10800004 	addi	r2,r2,0
  a87604:	1005003a 	cmpeq	r2,r2,zero
  a87608:	d8800215 	stw	r2,8(sp)
  a8760c:	d8800117 	ldw	r2,4(sp)
  a87610:	dd400815 	stw	r21,32(sp)
  a87614:	dd000715 	stw	r20,28(sp)
  a87618:	10805204 	addi	r2,r2,328
  a8761c:	dfc00c15 	stw	ra,48(sp)
  a87620:	ddc00a15 	stw	r23,40(sp)
  a87624:	dd800915 	stw	r22,36(sp)
  a87628:	dcc00615 	stw	r19,24(sp)
  a8762c:	dc800515 	stw	r18,20(sp)
  a87630:	dc400415 	stw	r17,16(sp)
  a87634:	dc000315 	stw	r16,12(sp)
  a87638:	282b883a 	mov	r21,r5
  a8763c:	2039883a 	mov	fp,r4
  a87640:	d8800015 	stw	r2,0(sp)
  a87644:	2829003a 	cmpeq	r20,r5,zero
  a87648:	d8800117 	ldw	r2,4(sp)
  a8764c:	14405217 	ldw	r17,328(r2)
  a87650:	88001026 	beq	r17,zero,a87694 <__call_exitprocs+0xb0>
  a87654:	ddc00017 	ldw	r23,0(sp)
  a87658:	88800117 	ldw	r2,4(r17)
  a8765c:	8c802204 	addi	r18,r17,136
  a87660:	143fffc4 	addi	r16,r2,-1
  a87664:	80000916 	blt	r16,zero,a8768c <__call_exitprocs+0xa8>
  a87668:	05bfffc4 	movi	r22,-1
  a8766c:	a000151e 	bne	r20,zero,a876c4 <__call_exitprocs+0xe0>
  a87670:	8409883a 	add	r4,r16,r16
  a87674:	2105883a 	add	r2,r4,r4
  a87678:	1485883a 	add	r2,r2,r18
  a8767c:	10c02017 	ldw	r3,128(r2)
  a87680:	a8c01126 	beq	r21,r3,a876c8 <__call_exitprocs+0xe4>
  a87684:	843fffc4 	addi	r16,r16,-1
  a87688:	85bff81e 	bne	r16,r22,a8766c <__call_exitprocs+0x88>
  a8768c:	d8800217 	ldw	r2,8(sp)
  a87690:	10003126 	beq	r2,zero,a87758 <__call_exitprocs+0x174>
  a87694:	dfc00c17 	ldw	ra,48(sp)
  a87698:	df000b17 	ldw	fp,44(sp)
  a8769c:	ddc00a17 	ldw	r23,40(sp)
  a876a0:	dd800917 	ldw	r22,36(sp)
  a876a4:	dd400817 	ldw	r21,32(sp)
  a876a8:	dd000717 	ldw	r20,28(sp)
  a876ac:	dcc00617 	ldw	r19,24(sp)
  a876b0:	dc800517 	ldw	r18,20(sp)
  a876b4:	dc400417 	ldw	r17,16(sp)
  a876b8:	dc000317 	ldw	r16,12(sp)
  a876bc:	dec00d04 	addi	sp,sp,52
  a876c0:	f800283a 	ret
  a876c4:	8409883a 	add	r4,r16,r16
  a876c8:	88c00117 	ldw	r3,4(r17)
  a876cc:	2105883a 	add	r2,r4,r4
  a876d0:	1445883a 	add	r2,r2,r17
  a876d4:	18ffffc4 	addi	r3,r3,-1
  a876d8:	11800217 	ldw	r6,8(r2)
  a876dc:	1c001526 	beq	r3,r16,a87734 <__call_exitprocs+0x150>
  a876e0:	10000215 	stw	zero,8(r2)
  a876e4:	303fe726 	beq	r6,zero,a87684 <__call_exitprocs+0xa0>
  a876e8:	00c00044 	movi	r3,1
  a876ec:	1c06983a 	sll	r3,r3,r16
  a876f0:	90804017 	ldw	r2,256(r18)
  a876f4:	8cc00117 	ldw	r19,4(r17)
  a876f8:	1884703a 	and	r2,r3,r2
  a876fc:	10001426 	beq	r2,zero,a87750 <__call_exitprocs+0x16c>
  a87700:	90804117 	ldw	r2,260(r18)
  a87704:	1884703a 	and	r2,r3,r2
  a87708:	10000c1e 	bne	r2,zero,a8773c <__call_exitprocs+0x158>
  a8770c:	2105883a 	add	r2,r4,r4
  a87710:	1485883a 	add	r2,r2,r18
  a87714:	11400017 	ldw	r5,0(r2)
  a87718:	e009883a 	mov	r4,fp
  a8771c:	303ee83a 	callr	r6
  a87720:	88800117 	ldw	r2,4(r17)
  a87724:	98bfc81e 	bne	r19,r2,a87648 <__call_exitprocs+0x64>
  a87728:	b8800017 	ldw	r2,0(r23)
  a8772c:	147fd526 	beq	r2,r17,a87684 <__call_exitprocs+0xa0>
  a87730:	003fc506 	br	a87648 <__call_exitprocs+0x64>
  a87734:	8c000115 	stw	r16,4(r17)
  a87738:	003fea06 	br	a876e4 <__call_exitprocs+0x100>
  a8773c:	2105883a 	add	r2,r4,r4
  a87740:	1485883a 	add	r2,r2,r18
  a87744:	11000017 	ldw	r4,0(r2)
  a87748:	303ee83a 	callr	r6
  a8774c:	003ff406 	br	a87720 <__call_exitprocs+0x13c>
  a87750:	303ee83a 	callr	r6
  a87754:	003ff206 	br	a87720 <__call_exitprocs+0x13c>
  a87758:	88800117 	ldw	r2,4(r17)
  a8775c:	1000081e 	bne	r2,zero,a87780 <__call_exitprocs+0x19c>
  a87760:	89000017 	ldw	r4,0(r17)
  a87764:	20000726 	beq	r4,zero,a87784 <__call_exitprocs+0x1a0>
  a87768:	b9000015 	stw	r4,0(r23)
  a8776c:	8809883a 	mov	r4,r17
  a87770:	00000000 	call	0 <__reset-0x400000>
  a87774:	bc400017 	ldw	r17,0(r23)
  a87778:	883fb71e 	bne	r17,zero,a87658 <__call_exitprocs+0x74>
  a8777c:	003fc506 	br	a87694 <__call_exitprocs+0xb0>
  a87780:	89000017 	ldw	r4,0(r17)
  a87784:	882f883a 	mov	r23,r17
  a87788:	2023883a 	mov	r17,r4
  a8778c:	883fb21e 	bne	r17,zero,a87658 <__call_exitprocs+0x74>
  a87790:	003fc006 	br	a87694 <__call_exitprocs+0xb0>

00a87794 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  a87794:	defffd04 	addi	sp,sp,-12
  a87798:	df000215 	stw	fp,8(sp)
  a8779c:	df000204 	addi	fp,sp,8
  a877a0:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
  a877a4:	e0bfff17 	ldw	r2,-4(fp)
  a877a8:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  a877ac:	e0bffe17 	ldw	r2,-8(fp)
  a877b0:	1005003a 	cmpeq	r2,r2,zero
  a877b4:	1000021e 	bne	r2,zero,a877c0 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
  a877b8:	002af070 	cmpltui	zero,zero,43969
  a877bc:	00000106 	br	a877c4 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
  a877c0:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
  a877c4:	e037883a 	mov	sp,fp
  a877c8:	df000017 	ldw	fp,0(sp)
  a877cc:	dec00104 	addi	sp,sp,4
  a877d0:	f800283a 	ret

00a877d4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  a877d4:	defffd04 	addi	sp,sp,-12
  a877d8:	dfc00215 	stw	ra,8(sp)
  a877dc:	df000115 	stw	fp,4(sp)
  a877e0:	df000104 	addi	fp,sp,4
  a877e4:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
  a877e8:	e13fff17 	ldw	r4,-4(fp)
  a877ec:	0a877940 	call	a87794 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  a877f0:	003fff06 	br	a877f0 <_exit+0x1c>
  a877f4:	00a875e0 	cmpeqi	r2,zero,-24105
