Release 13.3 - xst O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: Sl_Ctrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sl_Ctrl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sl_Ctrl"
Output Format                      : NGC
Target Device                      : xc6slx150-3-fgg900

---- Source Options
Top Module Name                    : Sl_Ctrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\MC_S6\Xilinx\sl_ctrlv3_ise\tap.vhd" into library work
Parsing entity <TAP>.
Parsing architecture <TAP_arch> of entity <tap>.
Parsing VHDL file "D:\MC_S6\Xilinx\sl_ctrlv3_ise\reg_sp.vhd" into library work
Parsing entity <REG_SP>.
Parsing architecture <behavioral> of entity <reg_sp>.
Parsing VHDL file "D:\MC_S6\Xilinx\sl_ctrlv3_ise\reg_id.vhd" into library work
Parsing entity <REG_ID>.
Parsing architecture <behavioral> of entity <reg_id>.
Parsing VHDL file "D:\MC_S6\Xilinx\sl_ctrlv3_ise\pd_var.vhd" into library work
Parsing entity <PD_VAR>.
Parsing architecture <behavioral> of entity <pd_var>.
Parsing VHDL file "D:\MC_S6\Xilinx\sl_ctrlv3_ise\instr_reg.vhd" into library work
Parsing entity <INSTR_REG>.
Parsing architecture <behavioral> of entity <instr_reg>.
Parsing VHDL file "D:\MC_S6\Xilinx\sl_ctrlv3_ise\instr_dec.vhd" into library work
Parsing entity <INSTR_DEC>.
Parsing architecture <behavioral> of entity <instr_dec>.
Parsing VHDL file "D:\MC_S6\Xilinx\sl_ctrlv3_ise\sl_ctrl.vhd" into library work
Parsing entity <Sl_Ctrl>.
Parsing architecture <behavioral> of entity <sl_ctrl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Sl_Ctrl> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <TAP> (architecture <TAP_arch>) from library <work>.

Elaborating entity <INSTR_REG> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <INSTR_DEC> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\MC_S6\Xilinx\sl_ctrlv3_ise\sl_ctrl.vhd" Line 365: Assignment to bypass_sh ignored, since the identifier is never used

Elaborating entity <REG_SP> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <REG_SP> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <REG_SP> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <PD_VAR> (architecture <behavioral>) from library <work>.

Elaborating entity <REG_ID> (architecture <behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Sl_Ctrl>.
    Related source file is "d:/mc_s6/xilinx/sl_ctrlv3_ise/sl_ctrl.vhd".
        IR_WIDTH = 6
INFO:Xst:3210 - "d:/mc_s6/xilinx/sl_ctrlv3_ise/sl_ctrl.vhd" line 306: Output port <Reset> of the instance <T> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <RS_DAC_N>.
    Found 5-bit register for signal <ADC_SH>.
    Found 1-bit register for signal <CS_TP_N>.
    Found 1-bit register for signal <TDO_FF>.
    Found 1-bit register for signal <TDO_OE>.
    Found 1-bit register for signal <BP_DOUT>.
WARNING:Xst:737 - Found 1-bit latch for signal <CS_ADC_N<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CS_ADC_N<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CS_ADC_N<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CS_ADC_N<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CS_ADC_N<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CS_DAC_N<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CS_DAC_N<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CS_DAC_N<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CS_DAC_N<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 543
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 545
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 546
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 547
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 548
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 550
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 551
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 552
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 553
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 554
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 556
    Found 1-bit tristate buffer for signal <TDO_MUX> created at line 557
    Found 1-bit tristate buffer for signal <TDO> created at line 569
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   9 Latch(s).
	inferred   9 Multiplexer(s).
	inferred  13 Tristate(s).
Unit <Sl_Ctrl> synthesized.

Synthesizing Unit <TAP>.
    Related source file is "d:/mc_s6/xilinx/sl_ctrlv3_ise/tap.vhd".
    Set property "enum_encoding = 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111" for signal <TAP_CS>.
    Set property "enum_encoding = 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111" for signal <TAP_NS>.
    Found 4-bit register for signal <TAP_CS>.
    Found finite state machine <FSM_0> for signal <TAP_CS>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 32                                             |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | TCK (rising_edge)                              |
    | Power Up State     | test_logic_reset                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <TAP> synthesized.

Synthesizing Unit <INSTR_REG>.
    Related source file is "d:/mc_s6/xilinx/sl_ctrlv3_ise/instr_reg.vhd".
        REG_WIDTH = 6
    Found 6-bit register for signal <PREG>.
    Found 6-bit register for signal <SREG>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <INSTR_REG> synthesized.

Synthesizing Unit <INSTR_DEC>.
    Related source file is "d:/mc_s6/xilinx/sl_ctrlv3_ise/instr_dec.vhd".
    Found 32x4-bit Read Only RAM for signal <_n0066>
    Summary:
	inferred   1 RAM(s).
	inferred  14 Multiplexer(s).
Unit <INSTR_DEC> synthesized.

Synthesizing Unit <REG_SP_1>.
    Related source file is "d:/mc_s6/xilinx/sl_ctrlv3_ise/reg_sp.vhd".
        REG_WIDTH = 42
    Found 42-bit register for signal <PREG>.
    Found 42-bit register for signal <SREG>.
    Summary:
	inferred  84 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <REG_SP_1> synthesized.

Synthesizing Unit <REG_SP_2>.
    Related source file is "d:/mc_s6/xilinx/sl_ctrlv3_ise/reg_sp.vhd".
        REG_WIDTH = 6
    Found 6-bit register for signal <PREG>.
    Found 6-bit register for signal <SREG>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <REG_SP_2> synthesized.

Synthesizing Unit <REG_SP_3>.
    Related source file is "d:/mc_s6/xilinx/sl_ctrlv3_ise/reg_sp.vhd".
        REG_WIDTH = 7
    Found 7-bit register for signal <PREG>.
    Found 7-bit register for signal <SREG>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <REG_SP_3> synthesized.

Synthesizing Unit <PD_VAR>.
    Related source file is "d:/mc_s6/xilinx/sl_ctrlv3_ise/pd_var.vhd".
    Found 1-bit register for signal <PREG>.
    Found 1-bit register for signal <SREG>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PD_VAR> synthesized.

Synthesizing Unit <REG_ID>.
    Related source file is "d:/mc_s6/xilinx/sl_ctrlv3_ise/reg_id.vhd".
        REG_WIDTH = 40
        CHIP_ID = "0000100100000111001000000000000110111000"
    Found 40-bit register for signal <SREG>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <REG_ID> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x4-bit single-port Read Only RAM                    : 1
# Registers                                            : 17
 1-bit register                                        : 6
 4-bit register                                        : 1
 40-bit register                                       : 1
 42-bit register                                       : 2
 5-bit register                                        : 1
 6-bit register                                        : 4
 7-bit register                                        : 2
# Latches                                              : 9
 1-bit latch                                           : 9
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 22
 4-bit 2-to-1 multiplexer                              : 1
 40-bit 2-to-1 multiplexer                             : 1
 42-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <INSTR_DEC>.
INFO:Xst:3231 - The small RAM <Mram__n0066> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <INSTR<5:1>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <INSTR_DEC> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x4-bit single-port distributed Read Only RAM        : 1
# Registers                                            : 177
 Flip-Flops                                            : 177
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 72
 4-bit 2-to-1 multiplexer                              : 1
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RS_DAC_N_0> in Unit <Sl_Ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <RS_DAC_N_1> <RS_DAC_N_2> <RS_DAC_N_3> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <TAP_CS[1:4]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 test_logic_reset | 0000
 run_test_idle    | 0001
 select_dr_scan   | 0010
 capture_dr       | 0011
 shift_dr         | 0100
 exit1_dr         | 0101
 pause_dr         | 0110
 exit2_dr         | 0111
 update_dr        | 1000
 select_ir_scan   | 1001
 capture_ir       | 1010
 shift_ir         | 1011
 exit1_ir         | 1100
 pause_ir         | 1101
 exit2_ir         | 1110
 update_ir        | 1111
------------------------------
WARNING:Xst:2039 - Unit Sl_Ctrl: 1 multi-source signal is replaced by logic (pull-up yes): TDO_MUX.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'ADC_SH[4]_ADC_UPD[4]_OR_8_o:ADC_SH[4]_ADC_UPD[4]_OR_8_o'
Last warning will be issued only once.

Optimizing unit <Sl_Ctrl> ...

Optimizing unit <INSTR_REG> ...

Optimizing unit <REG_SP_1> ...

Optimizing unit <REG_SP_2> ...

Optimizing unit <REG_SP_3> ...

Optimizing unit <REG_ID> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sl_Ctrl, actual ratio is 0.
FlipFlop T/TAP_CS_FSM_FFd1 has been replicated 2 time(s)
FlipFlop T/TAP_CS_FSM_FFd2 has been replicated 2 time(s)
FlipFlop T/TAP_CS_FSM_FFd3 has been replicated 2 time(s)
FlipFlop T/TAP_CS_FSM_FFd4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 186
 Flip-Flops                                            : 186

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Sl_Ctrl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 273
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 14
#      LUT3                        : 136
#      LUT4                        : 15
#      LUT5                        : 71
#      LUT6                        : 29
#      VCC                         : 1
# FlipFlops/Latches                : 195
#      FD                          : 54
#      FD_1                        : 4
#      FDC                         : 1
#      FDE                         : 61
#      FDE_1                       : 61
#      FDR_1                       : 5
#      LD                          : 9
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 117
#      IBUF                        : 8
#      OBUF                        : 108
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg900-3 


Slice Logic Utilization: 
 Number of Slice Registers:             186  out of  184304     0%  
 Number of Slice LUTs:                  271  out of  92152     0%  
    Number used as Logic:               271  out of  92152     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    292
   Number with an unused Flip Flop:     106  out of    292    36%  
   Number with an unused LUT:            21  out of    292     7%  
   Number of fully used LUT-FF pairs:   165  out of    292    56%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                         117
 Number of bonded IOBs:                 117  out of    576    20%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)  | Load  |
------------------------------------------------------------+------------------------+-------+
TCK                                                         | IBUF+BUFG              | 186   |
ADC_SH[4]_ADC_UPD[4]_OR_8_o(ADC_SH[4]_ADC_UPD[4]_OR_8_o:O)  | NONE(*)(CS_ADC_N_3)    | 5     |
DAC_SH[3]_DAC_UPD[3]_OR_20_o(DAC_SH[3]_DAC_UPD[3]_OR_20_o:O)| NONE(*)(CS_DAC_N_3)    | 4     |
------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.059ns (Maximum Frequency: 90.426MHz)
   Minimum input arrival time before clock: 4.715ns
   Maximum output required time after clock: 8.379ns
   Maximum combinational path delay: 5.855ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'TCK'
  Clock period: 11.059ns (frequency: 90.426MHz)
  Total number of paths / destination ports: 3820 / 313
-------------------------------------------------------------------------
Delay:               5.529ns (Levels of Logic = 4)
  Source:            IR/PREG_3 (FF)
  Destination:       SBR/SREG_31 (FF)
  Source Clock:      TCK falling
  Destination Clock: TCK rising

  Data Path: IR/PREG_3 to SBR/SREG_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           20   0.447   1.093  IR/PREG_3 (IR/PREG_3)
     LUT3:I2->O           47   0.205   1.505  IN_DEC/_n0260<5>11 (IN_DEC/_n0260<5>1)
     LUT5:I4->O           15   0.205   0.982  STANDBY_CAPT1 (STANDBY_CAPT)
     LUT3:I2->O            1   0.205   0.580  SBR/mux41111 (SBR/SREG[41]_PREG[41]_mux_1_OUT<9>)
     LUT3:I2->O            1   0.205   0.000  SBR/SREG_9_dpot (SBR/SREG_9_dpot)
     FDE:D                     0.102          SBR/SREG_9
    ----------------------------------------
    Total                      5.529ns (1.369ns logic, 4.160ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TCK'
  Total number of paths / destination ports: 25 / 20
-------------------------------------------------------------------------
Offset:              4.715ns (Levels of Logic = 4)
  Source:            TDI (PAD)
  Destination:       VAR_PD/SREG (FF)
  Destination Clock: TCK rising

  Data Path: TDI to VAR_PD/SREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  TDI_IBUF (TDI_IBUF)
     LUT6:I0->O            1   0.203   0.684  VAR_PD/Mmux_SREG_PREG_MUX_207_o1_SW0 (N8)
     LUT6:I4->O            1   0.203   0.684  VAR_PD/Mmux_SREG_PREG_MUX_207_o1 (VAR_PD/SREG_PREG_MUX_207_o)
     LUT3:I1->O            1   0.203   0.000  VAR_PD/SREG_rstpot (VAR_PD/SREG_rstpot)
     FD:D                      0.102          VAR_PD/SREG
    ----------------------------------------
    Total                      4.715ns (1.933ns logic, 2.782ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TCK'
  Total number of paths / destination ports: 226 / 95
-------------------------------------------------------------------------
Offset:              8.379ns (Levels of Logic = 4)
  Source:            T/TAP_CS_FSM_FFd4 (FF)
  Destination:       Din_DAC<3> (PAD)
  Source Clock:      TCK rising

  Data Path: T/TAP_CS_FSM_FFd4 to Din_DAC<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              25   0.447   1.440  T/TAP_CS_FSM_FFd4 (T/TAP_CS_FSM_FFd4)
     LUT4:I0->O           60   0.203   1.978  DR_SH_inv1 (DR_SH_inv)
     LUT6:I0->O            3   0.203   0.755  DAC_SH<1>1 (DAC_SH<1>)
     LUT2:I0->O            1   0.203   0.579  Din_DAC<1>1 (Din_DAC_1_OBUF)
     OBUF:I->O                 2.571          Din_DAC_1_OBUF (Din_DAC<1>)
    ----------------------------------------
    Total                      8.379ns (3.627ns logic, 4.752ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ADC_SH[4]_ADC_UPD[4]_OR_8_o'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            CS_ADC_N_4 (LATCH)
  Destination:       CS_ADC_N<4> (PAD)
  Source Clock:      ADC_SH[4]_ADC_UPD[4]_OR_8_o falling

  Data Path: CS_ADC_N_4 to CS_ADC_N<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  CS_ADC_N_4 (CS_ADC_N_4)
     OBUF:I->O                 2.571          CS_ADC_N_4_OBUF (CS_ADC_N<4>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DAC_SH[3]_DAC_UPD[3]_OR_20_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            CS_DAC_N_3 (LATCH)
  Destination:       CS_DAC_N<3> (PAD)
  Source Clock:      DAC_SH[3]_DAC_UPD[3]_OR_20_o falling

  Data Path: CS_DAC_N_3 to CS_DAC_N<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  CS_DAC_N_3 (CS_DAC_N_3)
     OBUF:I->O                 2.571          CS_DAC_N_3_OBUF (CS_DAC_N<3>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Delay:               5.855ns (Levels of Logic = 3)
  Source:            TDI (PAD)
  Destination:       Din_DAC<2> (PAD)

  Data Path: TDI to Din_DAC<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.278  TDI_IBUF (TDI_IBUF)
     LUT5:I2->O            1   0.205   0.579  Din_DAC<2>1 (Din_DAC_2_OBUF)
     OBUF:I->O                 2.571          Din_DAC_2_OBUF (Din_DAC<2>)
    ----------------------------------------
    Total                      5.855ns (3.998ns logic, 1.857ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ADC_SH[4]_ADC_UPD[4]_OR_8_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TCK            |         |         |    1.951|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DAC_SH[3]_DAC_UPD[3]_OR_20_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TCK            |         |         |    4.308|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TCK            |    6.159|    5.529|    5.299|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.95 secs
 
--> 

Total memory usage is 184416 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    4 (   0 filtered)

