// Seed: 660431599
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output wor id_2,
    output logic id_3,
    output wand id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri id_7,
    output wand id_8
);
  union packed {logic id_10;} id_11;
  if (-1'd0 * (1)) always id_3 = id_5;
  assign id_3 = id_5;
  uwire [-1 : 1] id_12 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd80,
    parameter id_8 = 32'd54
) (
    input supply1 _id_0,
    output logic id_1,
    output tri0 id_2,
    output wor id_3[id_8  ==  id_0 : 1],
    input supply0 id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri0 _id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    output tri id_12,
    output tri id_13,
    output supply1 id_14,
    input wor id_15,
    input wor id_16,
    output logic id_17,
    input tri0 id_18,
    output tri0 id_19
);
  assign id_19 = id_15;
  generate
    always if ("");
  endgenerate
  logic id_21 = id_9;
  bit   id_22;
  initial if (1 | 1) id_17 <= -1 ? id_22 : -1 + 1'd0;
  assign id_13 = id_5;
  always id_1 <= id_6;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_12,
      id_1,
      id_3,
      id_5,
      id_14,
      id_9,
      id_12
  );
  assign modCall_1.id_2 = 0;
  always id_22#(.id_21(1 - 1)) <= id_21;
  logic id_23;
  ;
  logic [7:0] id_24;
  assign id_24[1'h0+-1] = 1;
  assign id_22 = id_9;
endmodule
