#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul 21 04:28:59 2025
# Process ID: 140392
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/vivado.jou
# Running On: coder-hftsoi-hls1, OS: Linux, CPU Frequency: 2590.513 MHz, CPU Physical cores: 16, Host memory: 1081722 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.000 ; gain = 114.992 ; free physical = 661243 ; free virtual = 867158
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 140403
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2823.449 ; gain = 390.602 ; free physical = 658642 ; free virtual = 864558
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1281]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1282]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1283]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1284]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1285]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1286]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1287]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1288]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1289]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1290]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1291]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1292]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1293]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1294]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1295]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1296]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1297]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1298]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1299]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1300]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1301]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1302]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1303]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1304]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1305]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1306]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1307]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1308]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1309]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1310]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1311]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1312]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1313]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1314]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1315]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1316]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1317]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1318]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1319]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1320]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1321]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1322]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1323]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1324]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1325]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1326]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1327]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1328]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1329]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1330]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1331]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1332]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1333]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1334]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1335]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1336]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1337]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1338]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1339]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1340]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1341]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1342]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1343]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1344]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1345]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1346]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1347]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1348]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1349]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1350]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1351]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1352]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1353]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1354]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1355]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1356]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1357]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1358]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1359]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1360]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1361]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1362]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1363]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1364]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1365]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1366]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1367]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1368]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1369]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1370]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1371]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1372]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1373]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1374]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1375]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1376]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1377]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1378]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1379]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1380]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry26_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry26_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry26_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry26_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c1-f1/conv-p15-c1-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.324 ; gain = 560.477 ; free physical = 661255 ; free virtual = 867173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2999.262 ; gain = 566.414 ; free physical = 660541 ; free virtual = 866458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3007.266 ; gain = 574.418 ; free physical = 660764 ; free virtual = 866682
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.625 ; gain = 710.777 ; free physical = 663594 ; free virtual = 869514
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 15    
	   2 Input    8 Bit       Adders := 75    
	   9 Input    8 Bit       Adders := 15    
	   2 Input    6 Bit       Adders := 420   
	   3 Input    5 Bit       Adders := 420   
	   4 Input    4 Bit       Adders := 210   
	   2 Input    4 Bit       Adders := 211   
	   2 Input    2 Bit       Adders := 120   
+---XORs : 
	   2 Input      1 Bit         XORs := 121   
+---Registers : 
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 561   
	                4 Bit    Registers := 94    
	                2 Bit    Registers := 60    
	                1 Bit    Registers := 622   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	  10 Input    8 Bit        Muxes := 210   
	   2 Input    8 Bit        Muxes := 381   
	   2 Input    7 Bit        Muxes := 154   
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 228   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 62    
	   2 Input    1 Bit        Muxes := 257   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 662226 ; free virtual = 868172
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 662330 ; free virtual = 868276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 656902 ; free virtual = 862848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 662340 ; free virtual = 868286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 662339 ; free virtual = 868285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 662206 ; free virtual = 868152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 660730 ; free virtual = 866676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 659556 ; free virtual = 865501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 659558 ; free virtual = 865504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1545|
|3     |LUT1   |   137|
|4     |LUT2   |  5857|
|5     |LUT3   |  2262|
|6     |LUT4   |  8483|
|7     |LUT5   |  1875|
|8     |LUT6   | 10259|
|9     |MUXF7  |    15|
|10    |FDRE   |  5322|
|11    |FDSE   |   182|
|12    |IBUF   |   804|
|13    |OBUF   |   138|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 36880|
|2     |  Block_entry26_proc_U0                                               |hls_dummy_Block_entry26_proc                                                               |   120|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |    46|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_338                                                        |    33|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                   |    44|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_337                                                        |    33|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                   |    41|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_336                                                        |    33|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                   |    59|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_335                                                        |    33|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                   |    44|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_334                                                        |    33|
|13    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_4                                                                   |    41|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_333                                                        |    33|
|15    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_5                                                                   |    41|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_332                                                        |    33|
|17    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_6                                                                   |    41|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_331                                                        |    33|
|19    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_7                                                                   |    42|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_330                                                        |    33|
|21    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_8                                                                   |    44|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_329                                                        |    33|
|23    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                   |    43|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_328                                                        |    33|
|25    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_10                                                                  |    42|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_327                                                        |    33|
|27    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_11                                                                  |    42|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_326                                                        |    33|
|29    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_12                                                                  |    45|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_325                                                        |    33|
|31    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_13                                                                  |    42|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_324                                                        |    33|
|33    |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_14                                                                  |   425|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_323                                                        |   416|
|35    |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_15                                                                  |   423|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_322                                                        |   414|
|37    |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_16                                                                  |   422|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_321                                                        |   413|
|39    |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_17                                                                  |   420|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_320                                                        |   411|
|41    |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_18                                                                  |   419|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_319                                                        |   409|
|43    |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                  |   442|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_318                                                        |   433|
|45    |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_20                                                                  |   440|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_317                                                        |   431|
|47    |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_21                                                                  |   439|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_316                                                        |   429|
|49    |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_22                                                                  |   436|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_315                                                        |   427|
|51    |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_23                                                                  |   434|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_314                                                        |   425|
|53    |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_24                                                                  |   433|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_313                                                        |   423|
|55    |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_25                                                                  |   431|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_312                                                        |   421|
|57    |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_26                                                                  |   429|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_311                                                        |   420|
|59    |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_27                                                                  |   429|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_310                                                        |   418|
|61    |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_28                                                                  |   443|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   434|
|63    |  sparse_arr_hash_reduce_out_10_U                                     |hls_dummy_fifo_w4_d2_S                                                                     |   188|
|64    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_309                                                        |   179|
|65    |  sparse_arr_hash_reduce_out_11_U                                     |hls_dummy_fifo_w4_d2_S_29                                                                  |   157|
|66    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_308                                                        |   148|
|67    |  sparse_arr_hash_reduce_out_12_U                                     |hls_dummy_fifo_w4_d2_S_30                                                                  |   274|
|68    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_307                                                        |   264|
|69    |  sparse_arr_hash_reduce_out_13_U                                     |hls_dummy_fifo_w4_d2_S_31                                                                  |   191|
|70    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_306                                                        |   182|
|71    |  sparse_arr_hash_reduce_out_14_U                                     |hls_dummy_fifo_w4_d2_S_32                                                                  |   308|
|72    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_305                                                        |   298|
|73    |  sparse_arr_hash_reduce_out_15_U                                     |hls_dummy_fifo_w4_d2_S_33                                                                  |   157|
|74    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_304                                                        |   148|
|75    |  sparse_arr_hash_reduce_out_16_U                                     |hls_dummy_fifo_w4_d2_S_34                                                                  |   246|
|76    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_303                                                        |   236|
|77    |  sparse_arr_hash_reduce_out_17_U                                     |hls_dummy_fifo_w4_d2_S_35                                                                  |   153|
|78    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_302                                                        |   143|
|79    |  sparse_arr_hash_reduce_out_18_U                                     |hls_dummy_fifo_w4_d2_S_36                                                                  |   277|
|80    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_301                                                        |   267|
|81    |  sparse_arr_hash_reduce_out_19_U                                     |hls_dummy_fifo_w4_d2_S_37                                                                  |   119|
|82    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_300                                                        |   109|
|83    |  sparse_arr_hash_reduce_out_1_U                                      |hls_dummy_fifo_w4_d2_S_38                                                                  |   187|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_299                                                        |   178|
|85    |  sparse_arr_hash_reduce_out_20_U                                     |hls_dummy_fifo_w4_d2_S_39                                                                  |   177|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_298                                                        |   168|
|87    |  sparse_arr_hash_reduce_out_21_U                                     |hls_dummy_fifo_w4_d2_S_40                                                                  |   173|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_297                                                        |   164|
|89    |  sparse_arr_hash_reduce_out_22_U                                     |hls_dummy_fifo_w4_d2_S_41                                                                  |   204|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_296                                                        |   195|
|91    |  sparse_arr_hash_reduce_out_23_U                                     |hls_dummy_fifo_w4_d2_S_42                                                                  |   136|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_295                                                        |   124|
|93    |  sparse_arr_hash_reduce_out_24_U                                     |hls_dummy_fifo_w4_d2_S_43                                                                  |   273|
|94    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_294                                                        |   264|
|95    |  sparse_arr_hash_reduce_out_25_U                                     |hls_dummy_fifo_w4_d2_S_44                                                                  |   141|
|96    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_293                                                        |   129|
|97    |  sparse_arr_hash_reduce_out_26_U                                     |hls_dummy_fifo_w4_d2_S_45                                                                  |   309|
|98    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_292                                                        |   300|
|99    |  sparse_arr_hash_reduce_out_27_U                                     |hls_dummy_fifo_w4_d2_S_46                                                                  |   156|
|100   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_291                                                        |   147|
|101   |  sparse_arr_hash_reduce_out_28_U                                     |hls_dummy_fifo_w4_d2_S_47                                                                  |   296|
|102   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_290                                                        |   287|
|103   |  sparse_arr_hash_reduce_out_29_U                                     |hls_dummy_fifo_w4_d2_S_48                                                                  |   115|
|104   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_289                                                        |   106|
|105   |  sparse_arr_hash_reduce_out_2_U                                      |hls_dummy_fifo_w4_d2_S_49                                                                  |   259|
|106   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_288                                                        |   250|
|107   |  sparse_arr_hash_reduce_out_3_U                                      |hls_dummy_fifo_w4_d2_S_50                                                                  |   156|
|108   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_287                                                        |   147|
|109   |  sparse_arr_hash_reduce_out_4_U                                      |hls_dummy_fifo_w4_d2_S_51                                                                  |   265|
|110   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_286                                                        |   256|
|111   |  sparse_arr_hash_reduce_out_5_U                                      |hls_dummy_fifo_w4_d2_S_52                                                                  |   138|
|112   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_285                                                        |   129|
|113   |  sparse_arr_hash_reduce_out_6_U                                      |hls_dummy_fifo_w4_d2_S_53                                                                  |   213|
|114   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_284                                                        |   202|
|115   |  sparse_arr_hash_reduce_out_7_U                                      |hls_dummy_fifo_w4_d2_S_54                                                                  |   163|
|116   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_283                                                        |   154|
|117   |  sparse_arr_hash_reduce_out_8_U                                      |hls_dummy_fifo_w4_d2_S_55                                                                  |   298|
|118   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_282                                                        |   289|
|119   |  sparse_arr_hash_reduce_out_9_U                                      |hls_dummy_fifo_w4_d2_S_56                                                                  |   150|
|120   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_281                                                        |   141|
|121   |  sparse_arr_hash_reduce_out_U                                        |hls_dummy_fifo_w4_d2_S_57                                                                  |   227|
|122   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |   218|
|123   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s               | 18638|
|124   |    mul_8s_7ns_14_1_1_U10                                             |hls_dummy_mul_8s_7ns_14_1_1                                                                |     9|
|125   |    mul_8s_7ns_14_1_1_U106                                            |hls_dummy_mul_8s_7ns_14_1_1_58                                                             |     9|
|126   |    mul_8s_7ns_14_1_1_U122                                            |hls_dummy_mul_8s_7ns_14_1_1_59                                                             |     9|
|127   |    mul_8s_7ns_14_1_1_U138                                            |hls_dummy_mul_8s_7ns_14_1_1_60                                                             |     9|
|128   |    mul_8s_7ns_14_1_1_U154                                            |hls_dummy_mul_8s_7ns_14_1_1_61                                                             |     9|
|129   |    mul_8s_7ns_14_1_1_U170                                            |hls_dummy_mul_8s_7ns_14_1_1_62                                                             |     9|
|130   |    mul_8s_7ns_14_1_1_U186                                            |hls_dummy_mul_8s_7ns_14_1_1_63                                                             |     9|
|131   |    mul_8s_7ns_14_1_1_U202                                            |hls_dummy_mul_8s_7ns_14_1_1_64                                                             |     9|
|132   |    mul_8s_7ns_14_1_1_U218                                            |hls_dummy_mul_8s_7ns_14_1_1_65                                                             |     9|
|133   |    mul_8s_7ns_14_1_1_U234                                            |hls_dummy_mul_8s_7ns_14_1_1_66                                                             |     9|
|134   |    mul_8s_7ns_14_1_1_U26                                             |hls_dummy_mul_8s_7ns_14_1_1_67                                                             |     9|
|135   |    mul_8s_7ns_14_1_1_U42                                             |hls_dummy_mul_8s_7ns_14_1_1_68                                                             |     9|
|136   |    mul_8s_7ns_14_1_1_U58                                             |hls_dummy_mul_8s_7ns_14_1_1_69                                                             |     9|
|137   |    mul_8s_7ns_14_1_1_U74                                             |hls_dummy_mul_8s_7ns_14_1_1_70                                                             |     9|
|138   |    mul_8s_7ns_14_1_1_U90                                             |hls_dummy_mul_8s_7ns_14_1_1_71                                                             |     9|
|139   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    23|
|140   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_72                                                              |    26|
|141   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_73                                                              |    17|
|142   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_74                                                              |    28|
|143   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_75                                                              |    23|
|144   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_76                                                              |    17|
|145   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_77                                                              |    16|
|146   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_78                                                              |    25|
|147   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_79                                                              |    22|
|148   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_80                                                              |    22|
|149   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_81                                                              |    16|
|150   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_82                                                              |    28|
|151   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_83                                                              |    21|
|152   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_84                                                              |    17|
|153   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_85                                                              |    25|
|154   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_86                                                              |    23|
|155   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_87                                                              |    26|
|156   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_88                                                              |    17|
|157   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_89                                                              |    28|
|158   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_90                                                              |    23|
|159   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_91                                                              |    25|
|160   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_92                                                              |    17|
|161   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_93                                                              |    17|
|162   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_94                                                              |    25|
|163   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_95                                                              |    22|
|164   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_96                                                              |    16|
|165   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_97                                                              |    33|
|166   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_98                                                              |    16|
|167   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_99                                                              |    17|
|168   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_100                                                             |    25|
|169   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_101                                                             |    16|
|170   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_102                                                             |    23|
|171   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_103                                                             |    26|
|172   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_104                                                             |    17|
|173   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_105                                                             |    28|
|174   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_106                                                             |    23|
|175   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_107                                                             |    17|
|176   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_108                                                             |    17|
|177   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_109                                                             |    26|
|178   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_110                                                             |    22|
|179   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_111                                                             |    27|
|180   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_112                                                             |    16|
|181   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_113                                                             |    28|
|182   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_114                                                             |    21|
|183   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_115                                                             |    17|
|184   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_116                                                             |    25|
|185   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_117                                                             |    23|
|186   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_118                                                             |    26|
|187   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_119                                                             |    17|
|188   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_120                                                             |    27|
|189   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_121                                                             |    23|
|190   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_122                                                             |    22|
|191   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_123                                                             |    17|
|192   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_124                                                             |    17|
|193   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_125                                                             |    26|
|194   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_126                                                             |    23|
|195   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_127                                                             |    16|
|196   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_128                                                             |    28|
|197   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_129                                                             |    21|
|198   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_130                                                             |    17|
|199   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_131                                                             |    25|
|200   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_132                                                             |    16|
|201   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_133                                                             |    23|
|202   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_134                                                             |    26|
|203   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_135                                                             |    17|
|204   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_136                                                             |    28|
|205   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_137                                                             |    23|
|206   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_138                                                             |    17|
|207   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_139                                                             |    17|
|208   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_140                                                             |    26|
|209   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_141                                                             |    23|
|210   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_142                                                             |    17|
|211   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_143                                                             |    16|
|212   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_144                                                             |    28|
|213   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_145                                                             |    21|
|214   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_146                                                             |    17|
|215   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_147                                                             |    25|
|216   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_148                                                             |    23|
|217   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_149                                                             |    26|
|218   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_150                                                             |    17|
|219   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_151                                                             |    27|
|220   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_152                                                             |    23|
|221   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_153                                                             |    25|
|222   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_154                                                             |    17|
|223   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_155                                                             |    17|
|224   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_156                                                             |    26|
|225   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_157                                                             |    23|
|226   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_158                                                             |    17|
|227   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_159                                                             |    29|
|228   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_160                                                             |    21|
|229   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_161                                                             |    17|
|230   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_162                                                             |    25|
|231   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_163                                                             |    22|
|232   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_164                                                             |    23|
|233   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_165                                                             |    26|
|234   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_166                                                             |    17|
|235   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_167                                                             |    28|
|236   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_168                                                             |    23|
|237   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_169                                                             |    17|
|238   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_170                                                             |    17|
|239   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_171                                                             |    26|
|240   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_172                                                             |    23|
|241   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_173                                                             |    17|
|242   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_174                                                             |    16|
|243   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_175                                                             |    34|
|244   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_176                                                             |    17|
|245   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_177                                                             |    17|
|246   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_178                                                             |    25|
|247   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_179                                                             |    23|
|248   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_180                                                             |    26|
|249   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_181                                                             |    17|
|250   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_182                                                             |    27|
|251   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_183                                                             |    23|
|252   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_184                                                             |    28|
|253   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_185                                                             |    17|
|254   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_186                                                             |    17|
|255   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_187                                                             |    26|
|256   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_188                                                             |    23|
|257   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_189                                                             |    17|
|258   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_190                                                             |    29|
|259   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_191                                                             |    22|
|260   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_192                                                             |    18|
|261   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_193                                                             |    25|
|262   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_194                                                             |    21|
|263   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_195                                                             |    23|
|264   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_196                                                             |    26|
|265   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_197                                                             |    17|
|266   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_198                                                             |    27|
|267   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_199                                                             |    22|
|268   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_200                                                             |    17|
|269   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_201                                                             |    17|
|270   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_202                                                             |    26|
|271   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_203                                                             |    23|
|272   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_204                                                             |    17|
|273   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_205                                                             |    17|
|274   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_206                                                             |    34|
|275   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_207                                                             |    17|
|276   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_208                                                             |    18|
|277   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_209                                                             |    27|
|278   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_210                                                             |    25|
|279   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_211                                                             |    23|
|280   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_212                                                             |    25|
|281   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_213                                                             |    16|
|282   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_214                                                             |    27|
|283   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_215                                                             |    22|
|284   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_216                                                             |    16|
|285   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_217                                                             |    16|
|286   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_218                                                             |    25|
|287   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_219                                                             |    22|
|288   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_220                                                             |    16|
|289   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_221                                                             |    28|
|290   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_222                                                             |    21|
|291   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_223                                                             |    17|
|292   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_224                                                             |    25|
|293   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_225                                                             |    23|
|294   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_226                                                             |    26|
|295   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_227                                                             |    16|
|296   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_228                                                             |    27|
|297   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_229                                                             |    22|
|298   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_230                                                             |    16|
|299   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_231                                                             |    16|
|300   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_232                                                             |    25|
|301   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_233                                                             |    22|
|302   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_234                                                             |    16|
|303   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_235                                                             |    28|
|304   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_236                                                             |    21|
|305   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_237                                                             |    17|
|306   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_238                                                             |    25|
|307   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_239                                                             |    23|
|308   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_240                                                             |    26|
|309   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_241                                                             |    17|
|310   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_242                                                             |    26|
|311   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_243                                                             |    22|
|312   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_244                                                             |    16|
|313   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_245                                                             |    16|
|314   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_246                                                             |    25|
|315   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_247                                                             |    22|
|316   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_248                                                             |    16|
|317   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_249                                                             |    28|
|318   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_250                                                             |    21|
|319   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_251                                                             |    17|
|320   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_252                                                             |    25|
|321   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_253                                                             |    23|
|322   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_254                                                             |    26|
|323   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_255                                                             |    17|
|324   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_256                                                             |    28|
|325   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_257                                                             |    22|
|326   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_258                                                             |    16|
|327   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_259                                                             |    16|
|328   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_260                                                             |    25|
|329   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_261                                                             |    22|
|330   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_262                                                             |    16|
|331   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_263                                                             |    28|
|332   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_264                                                             |    21|
|333   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_265                                                             |    17|
|334   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_266                                                             |    25|
|335   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_267                                                             |    23|
|336   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_268                                                             |    26|
|337   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_269                                                             |    17|
|338   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_270                                                             |    28|
|339   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_271                                                             |    23|
|340   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_272                                                             |    16|
|341   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_273                                                             |    16|
|342   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_274                                                             |    25|
|343   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_275                                                             |    22|
|344   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_276                                                             |    16|
|345   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_277                                                             |    28|
|346   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_278                                                             |    21|
|347   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_279                                                             |    17|
|348   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_280                                                             |    25|
|349   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb | 10802|
|350   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4                   |  3891|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 659558 ; free virtual = 865504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 4458.469 ; gain = 2025.621 ; free physical = 659558 ; free virtual = 865504
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 4458.477 ; gain = 2025.621 ; free physical = 659558 ; free virtual = 865504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4458.477 ; gain = 0.000 ; free physical = 660864 ; free virtual = 866810
INFO: [Netlist 29-17] Analyzing 2365 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4514.496 ; gain = 0.000 ; free physical = 662592 ; free virtual = 868538
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 1082e526
INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:39 . Memory (MB): peak = 4514.496 ; gain = 2105.496 ; free physical = 662594 ; free virtual = 868539
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4115.877; main = 3841.724; forked = 368.325
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5425.832; main = 4514.500; forked = 967.359
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4578.527 ; gain = 64.031 ; free physical = 662608 ; free virtual = 868554

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a301f344

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4618.105 ; gain = 39.578 ; free physical = 657850 ; free virtual = 863796

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1744200d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4618.105 ; gain = 0.000 ; free physical = 659462 ; free virtual = 865408
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f063c4a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4618.105 ; gain = 0.000 ; free physical = 658799 ; free virtual = 864745
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1241dcb73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4618.105 ; gain = 0.000 ; free physical = 657814 ; free virtual = 863760
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: a139b37c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4618.105 ; gain = 0.000 ; free physical = 657326 ; free virtual = 863272
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: a139b37c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4618.105 ; gain = 0.000 ; free physical = 657330 ; free virtual = 863276
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               4  |                                              0  |
|  Constant propagation         |               8  |              21  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a139b37c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4618.105 ; gain = 0.000 ; free physical = 657330 ; free virtual = 863276

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a139b37c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4618.105 ; gain = 0.000 ; free physical = 657332 ; free virtual = 863278

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a139b37c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4618.105 ; gain = 0.000 ; free physical = 657331 ; free virtual = 863277

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4618.105 ; gain = 0.000 ; free physical = 657330 ; free virtual = 863276
Ending Netlist Obfuscation Task | Checksum: a139b37c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4618.105 ; gain = 0.000 ; free physical = 657329 ; free virtual = 863275
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4618.105 ; gain = 103.609 ; free physical = 657328 ; free virtual = 863274
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 04:30:57 2025...
