{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586693756489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586693756490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 15:15:56 2020 " "Processing started: Sun Apr 12 15:15:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586693756490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586693756490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbench -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off testbench -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586693756490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1586693756883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586693767456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586693767456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnor.v 1 1 " "Found 1 design units, including 1 entities, in source file dnor.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnor " "Found entity 1: dnor" {  } { { "dnor.v" "" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/dnor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586693767457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586693767457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dand.v 1 1 " "Found 1 design units, including 1 entities, in source file dand.v" { { "Info" "ISGN_ENTITY_NAME" "1 dand " "Found entity 1: dand" {  } { { "dand.v" "" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/dand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586693767459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586693767459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnand.v 1 1 " "Found 1 design units, including 1 entities, in source file dnand.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnand " "Found entity 1: dnand" {  } { { "dnand.v" "" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/dnand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586693767460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586693767460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dor.v 1 1 " "Found 1 design units, including 1 entities, in source file dor.v" { { "Info" "ISGN_ENTITY_NAME" "1 dor " "Found entity 1: dor" {  } { { "dor.v" "" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/dor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586693767461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586693767461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit1.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit1.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit1 " "Found entity 1: circuit1" {  } { { "circuit1.v" "" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/circuit1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586693767463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586693767463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586693767464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586693767464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit2.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit2 " "Found entity 1: circuit2" {  } { { "circuit2.v" "" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/circuit2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586693767466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586693767466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1586693767493 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "clk testbench.v(13) " "Verilog HDL warning at testbench.v(13): initial value for variable clk should be constant" {  } { { "testbench.v" "" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/testbench.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1586693767494 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit1 circuit1:DUT1 " "Elaborating entity \"circuit1\" for hierarchy \"circuit1:DUT1\"" {  } { { "testbench.v" "DUT1" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/testbench.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586693767494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnor circuit1:DUT1\|dnor:DUT1 " "Elaborating entity \"dnor\" for hierarchy \"circuit1:DUT1\|dnor:DUT1\"" {  } { { "circuit1.v" "DUT1" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/circuit1.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586693767495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnand circuit1:DUT1\|dnand:DUT2 " "Elaborating entity \"dnand\" for hierarchy \"circuit1:DUT1\|dnand:DUT2\"" {  } { { "circuit1.v" "DUT2" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/circuit1.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586693767496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit2 circuit2:DUT2 " "Elaborating entity \"circuit2\" for hierarchy \"circuit2:DUT2\"" {  } { { "testbench.v" "DUT2" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/testbench.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586693767497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dor circuit2:DUT2\|dor:DUT1 " "Elaborating entity \"dor\" for hierarchy \"circuit2:DUT2\|dor:DUT1\"" {  } { { "circuit2.v" "DUT1" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/circuit2.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586693767498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop circuit2:DUT2\|flipflop:DUT3 " "Elaborating entity \"flipflop\" for hierarchy \"circuit2:DUT2\|flipflop:DUT3\"" {  } { { "circuit2.v" "DUT3" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/circuit2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586693767499 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a " "Net \"a\" is missing source, defaulting to GND" {  } { { "testbench.v" "a" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/testbench.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1586693767508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b " "Net \"b\" is missing source, defaulting to GND" {  } { { "testbench.v" "b" { Text "C:/Users/Andrei/Documents/CID/tema curs 4/testbench.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1586693767508 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1586693767508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586693767545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 15:16:07 2020 " "Processing ended: Sun Apr 12 15:16:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586693767545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586693767545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586693767545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586693767545 ""}
