{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637119547694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637119547694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 00:25:47 2021 " "Processing started: Wed Nov 17 00:25:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637119547694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1637119547694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1637119547694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1637119547992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1637119547992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_instr-reg_instr_arq " "Found design unit 1: reg_instr-reg_instr_arq" {  } { { "reg_instr.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/reg_instr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555237 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_instr " "Found entity 1: reg_instr" {  } { { "reg_instr.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/reg_instr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637119555237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arq " "Found design unit 1: cpu-cpu_arq" {  } { { "cpu.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/cpu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_arq " "Found design unit 1: ula-ula_arq" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_de_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_de_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_de_registradores-banco_de_registradores_arq " "Found design unit 1: banco_de_registradores-banco_de_registradores_arq" {  } { { "banco_de_registradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/banco_de_registradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_de_registradores " "Found entity 1: banco_de_registradores" {  } { { "banco_de_registradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/banco_de_registradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-pc_arq " "Found design unit 1: pc-pc_arq" {  } { { "pc.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/pc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-uc_arq " "Found design unit 1: uc-uc_arq" {  } { { "uc.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/uc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/uc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_principal-memoria_principal_arq " "Found design unit 1: memoria_principal-memoria_principal_arq" {  } { { "memoria_principal.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/memoria_principal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_principal " "Found entity 1: memoria_principal" {  } { { "memoria_principal.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/memoria_principal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_tb-cpu_arq_tb " "Found design unit 1: cpu_tb-cpu_arq_tb" {  } { { "cpu_tb.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/cpu_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/cpu_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637119555252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1637119555284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:P_C " "Elaborating entity \"pc\" for hierarchy \"pc:P_C\"" {  } { { "cpu.vhd" "P_C" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/cpu.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637119555300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_principal memoria_principal:MEM " "Elaborating entity \"memoria_principal\" for hierarchy \"memoria_principal:MEM\"" {  } { { "cpu.vhd" "MEM" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/cpu.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637119555315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_instr reg_instr:REG_INST " "Elaborating entity \"reg_instr\" for hierarchy \"reg_instr:REG_INST\"" {  } { { "cpu.vhd" "REG_INST" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/cpu.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637119555315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jmp reg_instr.vhd(23) " "VHDL Process Statement warning at reg_instr.vhd(23): signal \"jmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_instr.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/reg_instr.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|reg_instr:REG_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:U_C " "Elaborating entity \"uc\" for hierarchy \"uc:U_C\"" {  } { { "cpu.vhd" "U_C" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/cpu.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637119555315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "branch_realizado uc.vhd(48) " "VHDL Process Statement warning at uc.vhd(48): signal \"branch_realizado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/uc.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|uc:U_C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jmp_realizado uc.vhd(58) " "VHDL Process Statement warning at uc.vhd(58): signal \"jmp_realizado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/uc.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|uc:U_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:U_L_A " "Elaborating entity \"ula\" for hierarchy \"ula:U_L_A\"" {  } { { "cpu.vhd" "U_L_A" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/cpu.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637119555315 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E ula.vhd(20) " "VHDL Process Statement warning at ula.vhd(20): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calculoBranch ula.vhd(20) " "VHDL Process Statement warning at ula.vhd(20): inferring latch(es) for signal or variable \"calculoBranch\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sum ula.vhd(20) " "VHDL Process Statement warning at ula.vhd(20): inferring latch(es) for signal or variable \"Sum\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sub ula.vhd(20) " "VHDL Process Statement warning at ula.vhd(20): inferring latch(es) for signal or variable \"Sub\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R ula.vhd(20) " "VHDL Process Statement warning at ula.vhd(20): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] ula.vhd(20) " "Inferred latch for \"R\[0\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] ula.vhd(20) " "Inferred latch for \"R\[1\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] ula.vhd(20) " "Inferred latch for \"R\[2\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] ula.vhd(20) " "Inferred latch for \"R\[3\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] ula.vhd(20) " "Inferred latch for \"R\[4\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] ula.vhd(20) " "Inferred latch for \"R\[5\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] ula.vhd(20) " "Inferred latch for \"R\[6\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] ula.vhd(20) " "Inferred latch for \"R\[7\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sub\[0\] ula.vhd(20) " "Inferred latch for \"Sub\[0\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sub\[1\] ula.vhd(20) " "Inferred latch for \"Sub\[1\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sub\[2\] ula.vhd(20) " "Inferred latch for \"Sub\[2\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sub\[3\] ula.vhd(20) " "Inferred latch for \"Sub\[3\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sub\[4\] ula.vhd(20) " "Inferred latch for \"Sub\[4\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sub\[5\] ula.vhd(20) " "Inferred latch for \"Sub\[5\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sub\[6\] ula.vhd(20) " "Inferred latch for \"Sub\[6\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sub\[7\] ula.vhd(20) " "Inferred latch for \"Sub\[7\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[0\] ula.vhd(20) " "Inferred latch for \"Sum\[0\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[1\] ula.vhd(20) " "Inferred latch for \"Sum\[1\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[2\] ula.vhd(20) " "Inferred latch for \"Sum\[2\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[3\] ula.vhd(20) " "Inferred latch for \"Sum\[3\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[4\] ula.vhd(20) " "Inferred latch for \"Sum\[4\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[5\] ula.vhd(20) " "Inferred latch for \"Sum\[5\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[6\] ula.vhd(20) " "Inferred latch for \"Sum\[6\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[7\] ula.vhd(20) " "Inferred latch for \"Sum\[7\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculoBranch\[0\] ula.vhd(20) " "Inferred latch for \"calculoBranch\[0\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculoBranch\[1\] ula.vhd(20) " "Inferred latch for \"calculoBranch\[1\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculoBranch\[2\] ula.vhd(20) " "Inferred latch for \"calculoBranch\[2\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculoBranch\[3\] ula.vhd(20) " "Inferred latch for \"calculoBranch\[3\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculoBranch\[4\] ula.vhd(20) " "Inferred latch for \"calculoBranch\[4\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculoBranch\[5\] ula.vhd(20) " "Inferred latch for \"calculoBranch\[5\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculoBranch\[6\] ula.vhd(20) " "Inferred latch for \"calculoBranch\[6\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculoBranch\[7\] ula.vhd(20) " "Inferred latch for \"calculoBranch\[7\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[0\] ula.vhd(20) " "Inferred latch for \"E\[0\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[1\] ula.vhd(20) " "Inferred latch for \"E\[1\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[2\] ula.vhd(20) " "Inferred latch for \"E\[2\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[3\] ula.vhd(20) " "Inferred latch for \"E\[3\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[4\] ula.vhd(20) " "Inferred latch for \"E\[4\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[5\] ula.vhd(20) " "Inferred latch for \"E\[5\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[6\] ula.vhd(20) " "Inferred latch for \"E\[6\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[7\] ula.vhd(20) " "Inferred latch for \"E\[7\]\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637119555315 "|cpu|ula:U_L_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_de_registradores banco_de_registradores:Banco " "Elaborating entity \"banco_de_registradores\" for hierarchy \"banco_de_registradores:Banco\"" {  } { { "cpu.vhd" "Banco" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Projeto 2/cpu.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637119555315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637119555425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 00:25:55 2021 " "Processing ended: Wed Nov 17 00:25:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637119555425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637119555425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637119555425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1637119555425 ""}
