--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 290 paths analyzed, 46 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.461ns.
--------------------------------------------------------------------------------

Paths for end point renderer/CounterY_5 (SLICE_X11Y44.C1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_9 (FF)
  Destination:          renderer/CounterY_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_9 to renderer/CounterY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.CQ      Tcko                  0.430   renderer/CounterY<9>
                                                       renderer/CounterY_9
    SLICE_X11Y45.A2      net (fanout=3)        0.743   renderer/CounterY<9>
    SLICE_X11Y45.A       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterYmaxed<9>_SW0
    SLICE_X11Y46.D3      net (fanout=1)        0.575   N4
    SLICE_X11Y46.D       Tilo                  0.259   renderer/CounterY<9>
                                                       renderer/CounterYmaxed<9>
    SLICE_X11Y44.C1      net (fanout=7)        0.773   renderer/CounterYmaxed
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/CounterY<6>
                                                       renderer/CounterY_5_rstpot
                                                       renderer/CounterY_5
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (1.321ns logic, 2.091ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_6 (FF)
  Destination:          renderer/CounterY_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_6 to renderer/CounterY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.DQ      Tcko                  0.430   renderer/CounterY<6>
                                                       renderer/CounterY_6
    SLICE_X11Y45.A1      net (fanout=3)        0.733   renderer/CounterY<6>
    SLICE_X11Y45.A       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterYmaxed<9>_SW0
    SLICE_X11Y46.D3      net (fanout=1)        0.575   N4
    SLICE_X11Y46.D       Tilo                  0.259   renderer/CounterY<9>
                                                       renderer/CounterYmaxed<9>
    SLICE_X11Y44.C1      net (fanout=7)        0.773   renderer/CounterYmaxed
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/CounterY<6>
                                                       renderer/CounterY_5_rstpot
                                                       renderer/CounterY_5
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (1.321ns logic, 2.081ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_8 (FF)
  Destination:          renderer/CounterY_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.229ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_8 to renderer/CounterY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.BQ      Tcko                  0.430   renderer/CounterY<9>
                                                       renderer/CounterY_8
    SLICE_X11Y45.A3      net (fanout=3)        0.560   renderer/CounterY<8>
    SLICE_X11Y45.A       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterYmaxed<9>_SW0
    SLICE_X11Y46.D3      net (fanout=1)        0.575   N4
    SLICE_X11Y46.D       Tilo                  0.259   renderer/CounterY<9>
                                                       renderer/CounterYmaxed<9>
    SLICE_X11Y44.C1      net (fanout=7)        0.773   renderer/CounterYmaxed
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/CounterY<6>
                                                       renderer/CounterY_5_rstpot
                                                       renderer/CounterY_5
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.321ns logic, 1.908ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterY_4 (SLICE_X11Y44.B3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_9 (FF)
  Destination:          renderer/CounterY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_9 to renderer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.CQ      Tcko                  0.430   renderer/CounterY<9>
                                                       renderer/CounterY_9
    SLICE_X11Y45.A2      net (fanout=3)        0.743   renderer/CounterY<9>
    SLICE_X11Y45.A       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterYmaxed<9>_SW0
    SLICE_X11Y46.D3      net (fanout=1)        0.575   N4
    SLICE_X11Y46.D       Tilo                  0.259   renderer/CounterY<9>
                                                       renderer/CounterYmaxed<9>
    SLICE_X11Y44.B3      net (fanout=7)        0.623   renderer/CounterYmaxed
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/CounterY<6>
                                                       renderer/CounterY_4_rstpot
                                                       renderer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.321ns logic, 1.941ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_6 (FF)
  Destination:          renderer/CounterY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_6 to renderer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.DQ      Tcko                  0.430   renderer/CounterY<6>
                                                       renderer/CounterY_6
    SLICE_X11Y45.A1      net (fanout=3)        0.733   renderer/CounterY<6>
    SLICE_X11Y45.A       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterYmaxed<9>_SW0
    SLICE_X11Y46.D3      net (fanout=1)        0.575   N4
    SLICE_X11Y46.D       Tilo                  0.259   renderer/CounterY<9>
                                                       renderer/CounterYmaxed<9>
    SLICE_X11Y44.B3      net (fanout=7)        0.623   renderer/CounterYmaxed
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/CounterY<6>
                                                       renderer/CounterY_4_rstpot
                                                       renderer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.321ns logic, 1.931ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_8 (FF)
  Destination:          renderer/CounterY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.079ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_8 to renderer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.BQ      Tcko                  0.430   renderer/CounterY<9>
                                                       renderer/CounterY_8
    SLICE_X11Y45.A3      net (fanout=3)        0.560   renderer/CounterY<8>
    SLICE_X11Y45.A       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterYmaxed<9>_SW0
    SLICE_X11Y46.D3      net (fanout=1)        0.575   N4
    SLICE_X11Y46.D       Tilo                  0.259   renderer/CounterY<9>
                                                       renderer/CounterYmaxed<9>
    SLICE_X11Y44.B3      net (fanout=7)        0.623   renderer/CounterYmaxed
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/CounterY<6>
                                                       renderer/CounterY_4_rstpot
                                                       renderer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (1.321ns logic, 1.758ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterY_3 (SLICE_X11Y44.A3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_9 (FF)
  Destination:          renderer/CounterY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.251ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_9 to renderer/CounterY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.CQ      Tcko                  0.430   renderer/CounterY<9>
                                                       renderer/CounterY_9
    SLICE_X11Y45.A2      net (fanout=3)        0.743   renderer/CounterY<9>
    SLICE_X11Y45.A       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterYmaxed<9>_SW0
    SLICE_X11Y46.D3      net (fanout=1)        0.575   N4
    SLICE_X11Y46.D       Tilo                  0.259   renderer/CounterY<9>
                                                       renderer/CounterYmaxed<9>
    SLICE_X11Y44.A3      net (fanout=7)        0.612   renderer/CounterYmaxed
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/CounterY<6>
                                                       renderer/CounterY_3_rstpot
                                                       renderer/CounterY_3
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (1.321ns logic, 1.930ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_6 (FF)
  Destination:          renderer/CounterY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.241ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_6 to renderer/CounterY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.DQ      Tcko                  0.430   renderer/CounterY<6>
                                                       renderer/CounterY_6
    SLICE_X11Y45.A1      net (fanout=3)        0.733   renderer/CounterY<6>
    SLICE_X11Y45.A       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterYmaxed<9>_SW0
    SLICE_X11Y46.D3      net (fanout=1)        0.575   N4
    SLICE_X11Y46.D       Tilo                  0.259   renderer/CounterY<9>
                                                       renderer/CounterYmaxed<9>
    SLICE_X11Y44.A3      net (fanout=7)        0.612   renderer/CounterYmaxed
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/CounterY<6>
                                                       renderer/CounterY_3_rstpot
                                                       renderer/CounterY_3
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.321ns logic, 1.920ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_8 (FF)
  Destination:          renderer/CounterY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.068ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_8 to renderer/CounterY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.BQ      Tcko                  0.430   renderer/CounterY<9>
                                                       renderer/CounterY_8
    SLICE_X11Y45.A3      net (fanout=3)        0.560   renderer/CounterY<8>
    SLICE_X11Y45.A       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterYmaxed<9>_SW0
    SLICE_X11Y46.D3      net (fanout=1)        0.575   N4
    SLICE_X11Y46.D       Tilo                  0.259   renderer/CounterY<9>
                                                       renderer/CounterYmaxed<9>
    SLICE_X11Y44.A3      net (fanout=7)        0.612   renderer/CounterYmaxed
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/CounterY<6>
                                                       renderer/CounterY_3_rstpot
                                                       renderer/CounterY_3
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (1.321ns logic, 1.747ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point renderer/Hsync (SLICE_X9Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/CounterX_9 (FF)
  Destination:          renderer/Hsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.391 - 0.323)
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/CounterX_9 to renderer/Hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BQ       Tcko                  0.198   renderer/CounterX<9>
                                                       renderer/CounterX_9
    SLICE_X9Y48.A6       net (fanout=3)        0.129   renderer/CounterX<9>
    SLICE_X9Y48.CLK      Tah         (-Th)    -0.215   renderer/Hsync
                                                       renderer/GND_2_o_GND_2_o_equal_12_o<9>1
                                                       renderer/Hsync
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.413ns logic, 0.129ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point renderer/Vsync (SLICE_X11Y45.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/CounterY_5 (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/CounterY_5 to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.CQ      Tcko                  0.198   renderer/CounterY<6>
                                                       renderer/CounterY_5
    SLICE_X11Y45.B6      net (fanout=3)        0.131   renderer/CounterY<5>
    SLICE_X11Y45.CLK     Tah         (-Th)    -0.215   renderer/Vsync
                                                       renderer/GND_2_o_GND_2_o_equal_13_o<9>
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.413ns logic, 0.131ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Paths for end point renderer/Vsync (SLICE_X11Y45.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/CounterY_4 (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/CounterY_4 to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.198   renderer/CounterY<6>
                                                       renderer/CounterY_4
    SLICE_X11Y45.B5      net (fanout=3)        0.181   renderer/CounterY<4>
    SLICE_X11Y45.CLK     Tah         (-Th)    -0.215   renderer/Vsync
                                                       renderer/GND_2_o_GND_2_o_equal_13_o<9>
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.413ns logic, 0.181ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: renderer/CounterX<3>/CLK
  Logical resource: renderer/CounterX_0/CK
  Location pin: SLICE_X9Y45.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: renderer/CounterX<3>/CLK
  Logical resource: renderer/CounterX_1/CK
  Location pin: SLICE_X9Y45.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.461|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 290 paths, 0 nets, and 105 connections

Design statistics:
   Minimum period:   3.461ns{1}   (Maximum frequency: 288.934MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 02 17:52:09 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



