// Seed: 2799163977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd58
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout reg id_5;
  inout wand id_4;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  input wire id_3;
  inout wire _id_2;
  output wire _id_1;
  logic id_6;
  assign id_4 = id_3 == 1;
  logic [7:0][-1 : -1] id_7;
  logic id_8[1 : id_1];
  ;
  logic [7:0] id_9;
  logic id_10;
  assign id_7 = id_7[1];
  logic [7:0] id_11;
  ;
  initial begin : LABEL_0
    id_9[-1'b0 : id_2] <= id_11[id_2];
    id_5 <= -1'h0;
  end
endmodule
