(pcb "D:\Abhishek_Nair_Work\GIT\FoodKiosk\PCB\ESPNOW-FK\ESPNOW-FK.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(6.0.6)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  170034 -37508.8  170466 -37555.4  170893 -37639.5  171310 -37760.4
            171715 -37917.3  172105 -38108.9  172477 -38333.7  172828 -38590.1
            173155 -38876.1  173456 -39189.5  173729 -39527.9  173971 -39888.8
            174180 -40269.4  174356 -40666.9  174496 -41078.1  174600 -41500
            174600 -131500  174537 -131976  174434 -132444  174289 -132902
            174106 -133345  173884 -133771  173626 -134175  173334 -134556
            173010 -134910  172656 -135234  172275 -135526  171871 -135784
            171445 -136006  171002 -136189  170544 -136334  170076 -136437
            169600 -136500  114600 -136500  114124 -136437  113656 -136334
            113198 -136189  112755 -136006  112329 -135784  111925 -135526
            111544 -135234  111190 -134910  110866 -134556  110574 -134175
            110316 -133771  110094 -133345  109911 -132902  109766 -132444
            109663 -131976  109600 -131500  109600 -41500  109704 -41078.1
            109844 -40666.9  110020 -40269.4  110229 -39888.8  110471 -39527.9
            110744 -39189.5  111045 -38876.1  111372 -38590.1  111723 -38333.7
            112095 -38108.9  112485 -37917.3  112890 -37760.5  113307 -37639.5
            113734 -37555.4  114166 -37508.8  114600 -37500  169600 -37500
            170034 -37508.8)
    )
    (via "Via[0-1]_800:500_um" "Via[0-1]_2000:1500_um" "Via[0-1]_1800:1500_um" "Via[0-1]_400:300_um")
    (rule
      (width 750)
      (clearance 350.1)
      (clearance 350.1 (type default_smd))
      (clearance 87.5 (type smd_smd))
    )
  )
  (placement
    (component "VerifygnTech-Modules:MODULE_ESP32_DEVKIT_V1"
      (place U3 149400.000000 -89300.000000 front 0.000000 (PN "ESP32-DEVKIT-V1"))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R7 165480.000000 -101920.000000 front 90.000000 (PN 10k))
    )
    (component MountingHole:MountingHole_3.7mm_Pad
      (place H1 169600.000000 -51200.000000 front 0.000000 (PN MountingHole_Pad))
      (place H3 114600.000000 -51200.000000 front 0.000000 (PN MountingHole_Pad))
      (place H2 114600.000000 -131200.000000 front 0.000000 (PN MountingHole_Pad))
      (place H4 169600.000000 -131200.000000 front 0.000000 (PN MountingHole_Pad))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D1 124840.000000 -72560.000000 front 90.000000 (PN 1N4007))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C1 163200.000000 -59100.000000 front 90.000000 (PN C))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R1 129850.000000 -109990.000000 front 90.000000 (PN 1K))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::2
      (place R4 129940.000000 -72410.000000 front 90.000000 (PN 10k))
    )
    (component "VerifygnTech-Connectors:JST_XH_1x04_P2.50mm_Vertical"
      (place J8 147530.000000 -43085.000000 front 0.000000 (PN "4-Pin"))
    )
    (component "VerifygnTech-Logo:Verifygn-Logo-Small"
      (place G12132 168760.000000 -109700.000000 front 90.000000 (PN LOGO))
      (place G*3e2 148100.000000 -91100.000000 back 90.000000 (PN LOGO))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (place C2 167397.300000 -60400.000000 front 0.000000 (PN C_Polarized_US))
    )
    (component "VerifygnTech-Connectors:JST_XH_1x02_P2.50mm_Vertical"
      (place J3 115722.500000 -86360.000000 front 90.000000 (PN "2-Pin"))
    )
    (component "VerifygnTech-Connectors:JST_XH_1x02_P2.50mm_Vertical::1"
      (place J4 115707.500000 -96780.000000 front 90.000000 (PN "2-Pin"))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::3
      (place R3 124850.000000 -86760.000000 front 90.000000 (PN 1K))
    )
    (component "VerifygnTech-Connectors:TerminalBlock_Phoenix_1x04_P5.08mm_Horizontal"
      (place J5 158840.000000 -126915.000000 front 180.000000 (PN "4-Pin"))
    )
    (component "VerifygnTech-Connectors:TerminalBlock_Phoenix_1x04_P5.08mm_Horizontal::1"
      (place J7 143800.000000 -47095.000000 front 0.000000 (PN "4-Pin"))
    )
    (component "Package_DIP:DIP-4_W7.62mm"
      (place U1 131730.000000 -94935.000000 front 180.000000 (PN PC817))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (place D2 125360.000000 -99900.000000 front -90.000000 (PN 1N4007))
    )
    (component "VerifygnTech-Connectors:JST_XH_1x06_P2.50mm_Vertical"
      (place J9 115200.000000 -117400.000000 front 90.000000 (PN "6-Pin"))
    )
    (component "VerifygnTech-Connectors:JST_XH_1x10_P2.50mm_Vertical"
      (place J12 114400.000000 -43000.000000 front 0.000000 (PN "10-Pin"))
    )
    (component "VerifygnTech-Connectors:JST_XH_1x06_P2.50mm_Vertical::1"
      (place J10 115500.000000 -74800.000000 front 90.000000 (PN "6-Pin"))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::4
      (place R5 121840.000000 -113540.000000 front 0.000000 (PN 10k))
    )
    (component "VerifygnTech-Connectors:JST_XH_1x10_P2.50mm_Vertical::1"
      (place J11 115150.000000 -123375.000000 front 0.000000 (PN "10-Pin"))
    )
    (component "VerifygnTech-Connectors:JST_XH_1x04_P2.50mm_Vertical::1"
      (place J6 154450.000000 -131125.000000 front 180.000000 (PN "4-Pin"))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::5
      (place R2 130050.000000 -86660.000000 front 90.000000 (PN 10k))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place Q1 124820.000000 -57155.000000 front 0.000000 (PN IRF540N))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::6
      (place R6 165460.000000 -78880.000000 front -90.000000 (PN 10k))
    )
  )
  (library
    (image "VerifygnTech-Modules:MODULE_ESP32_DEVKIT_V1"
      (outline (path signal 127  -8910 -25475  8780 -25475))
      (outline (path signal 127  -14280 -25475  -14280 25475))
      (outline (path signal 127  -14280 -25475  -14280 25475))
      (outline (path signal 127  8780 -25475  14230 -25475))
      (outline (path signal 127  3500 25475  14230 25475))
      (outline (path signal 127  -14280 -25475  -8910 -25475))
      (outline (path signal 127  14230 25475  14230 -25475))
      (outline (path signal 127  -3211 25475  3500 25475))
      (outline (path signal 127  -14280 25475  14230 25475))
      (outline (path signal 127  -14280 25475  -3211 25475))
      (outline (path signal 127  14230 25475  14230 -25475))
      (outline (path signal 127  14230 -25475  -14280 -25475))
      (outline (path signal 200  -14750 15515  -14765.9 15460.9  -14808.5 15424  -14864.2 15416
            -14915.5 15439.4  -14945.9 15486.8  -14945.9 15543.2  -14915.5 15590.6
            -14864.2 15614  -14808.5 15606  -14765.9 15569.1  -14750 15515))
      (outline (path signal 50  14480 -25725  14480 25725))
      (outline (path signal 50  -14530 -25725  14480 -25725))
      (outline (path signal 50  14480 25725  -14530 25725))
      (outline (path signal 50  -14530 25725  -14530 -25725))
      (outline (path signal 127  -3211 21585  -3211 25475))
      (outline (path signal 127  -14280 -25475  -14280 25475))
      (outline (path signal 127  -14280 25475  -3211 25475))
      (outline (path signal 127  -8910 -25475  -8910 -18985))
      (outline (path signal 127  3500 25475  3500 21585))
      (outline (path signal 127  -8910 -6355  8780 -6355))
      (outline (path signal 127  -14280 -25475  -8910 -25475))
      (outline (path signal 127  -8910 -18985  8780 -18985))
      (outline (path signal 127  8780 -6355  8780 -18985))
      (outline (path signal 127  -8910 -18985  -8910 -6355))
      (outline (path signal 127  -3211 25475  3500 25475))
      (outline (path signal 127  14230 25475  14230 -25475))
      (outline (path signal 127  8780 -18985  8780 -25475))
      (outline (path signal 127  3500 25475  14230 25475))
      (outline (path signal 127  8780 -25475  14230 -25475))
      (outline (path signal 127  -8910 -25475  8780 -25475))
      (outline (path signal 127  3500 21585  -3211 21585))
      (outline (path signal 200  -14750 15515  -14765.9 15460.9  -14808.5 15424  -14864.2 15416
            -14915.5 15439.4  -14945.9 15486.8  -14945.9 15543.2  -14915.5 15590.6
            -14864.2 15614  -14808.5 15606  -14765.9 15569.1  -14750 15515))
      (pin Rect[A]Pad_2000x2000_um 1 -12700 15515)
      (pin Round[A]Pad_2000_um 2 -12700 12975)
      (pin Round[A]Pad_2000_um 3 -12700 10435)
      (pin Round[A]Pad_2000_um 4 -12700 7895)
      (pin Round[A]Pad_2000_um 5 -12700 5355)
      (pin Round[A]Pad_2000_um 6 -12700 2815)
      (pin Round[A]Pad_2000_um 7 -12700 275)
      (pin Round[A]Pad_2000_um 8 -12700 -2265)
      (pin Round[A]Pad_2000_um 9 -12700 -4805)
      (pin Round[A]Pad_2000_um 10 -12700 -7345)
      (pin Round[A]Pad_2000_um 11 -12700 -9885)
      (pin Round[A]Pad_2000_um 12 -12700 -12425)
      (pin Round[A]Pad_2000_um 13 -12700 -14965)
      (pin Round[A]Pad_2000_um 14 -12700 -17505)
      (pin Round[A]Pad_2000_um 15 -12700 -20045)
      (pin Round[A]Pad_2000_um 16 12700 -20045)
      (pin Round[A]Pad_2000_um 17 12700 -17505)
      (pin Round[A]Pad_2000_um 18 12700 -14965)
      (pin Round[A]Pad_2000_um 19 12700 -12425)
      (pin Round[A]Pad_2000_um 20 12700 -9885)
      (pin Round[A]Pad_2000_um 21 12700 -7345)
      (pin Round[A]Pad_2000_um 22 12700 -4805)
      (pin Round[A]Pad_2000_um 23 12700 -2265)
      (pin Round[A]Pad_2000_um 24 12700 275)
      (pin Round[A]Pad_2000_um 25 12700 2815)
      (pin Round[A]Pad_2000_um 26 12700 5355)
      (pin Round[A]Pad_2000_um 27 12700 7895)
      (pin Round[A]Pad_2000_um 28 12700 10435)
      (pin Round[A]Pad_2000_um 29 12700 12975)
      (pin Round[A]Pad_2000_um 30 12700 15515)
      (keepout "" (circle F.Cu 3000 -12280 -23475))
      (keepout "" (circle B.Cu 3000 -12280 -23475))
      (keepout "" (circle F.Cu 3000 12230 23475))
      (keepout "" (circle B.Cu 3000 12230 23475))
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  10160 0  8230 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image MountingHole:MountingHole_3.7mm_Pad
      (outline (path signal 150  3700 0  3680.39 -380.438  3621.77 -756.843  3524.75 -1125.22
            3390.37 -1481.68  3220.05 -1822.43  3015.61 -2143.86  2779.19 -2442.56
            2513.31 -2715.38  2220.79 -2959.41  1904.73 -3172.06  1568.48 -3351.1
            1215.61 -3494.61  849.845 -3601.08  475.074 -3669.37  95.267 -3698.77
            -285.549 -3688.97  -663.339 -3640.05  -1034.1 -3552.55  -1393.89 -3427.4
            -1738.91 -3265.91  -2065.5 -3069.8  -2370.2 -2841.16  -2649.76 -2582.39
            -2901.24 -2296.26  -3121.97 -1985.78  -3309.6 -1654.25  -3462.15 -1305.18
            -3578 -942.283  -3655.93 -569.395  -3695.09 -190.471  -3695.09 190.471
            -3655.93 569.395  -3578 942.283  -3462.15 1305.18  -3309.6 1654.25
            -3121.97 1985.78  -2901.24 2296.26  -2649.76 2582.39  -2370.2 2841.16
            -2065.5 3069.8  -1738.91 3265.91  -1393.89 3427.4  -1034.1 3552.55
            -663.339 3640.05  -285.549 3688.97  95.267 3698.77  475.074 3669.37
            849.845 3601.08  1215.61 3494.61  1568.48 3351.1  1904.73 3172.06
            2220.79 2959.41  2513.31 2715.38  2779.19 2442.56  3015.61 2143.86
            3220.05 1822.43  3390.37 1481.68  3524.75 1125.22  3621.77 756.843
            3680.39 380.438  3700 0))
      (outline (path signal 50  3950 0  3930.37 -393.293  3871.68 -782.677  3774.51 -1164.28
            3639.83 -1534.32  3468.97 -1889.1  3263.64 -2225.11  3025.88 -2539.01
            2758.03 -2827.67  2462.78 -3088.23  2143.06 -3318.1  1802.03 -3514.99
            1443.1 -3676.95  1069.82 -3802.37  685.91 -3889.99  295.184 -3938.95
            -98.476 -3948.77  -491.158 -3919.34  -878.958 -3850.97  -1258.02 -3744.31
            -1624.58 -3600.45  -1975 -3420.8  -2305.79 -3207.16  -2613.66 -2961.64
            -2895.55 -2686.68  -3148.67 -2385.03  -3370.5 -2059.67  -3558.83 -1713.84
            -3711.79 -1350.98  -3827.86 -974.692  -3905.88 -588.717  -3945.09 -196.891
            -3945.09 196.891  -3905.88 588.717  -3827.86 974.692  -3711.79 1350.98
            -3558.83 1713.84  -3370.5 2059.67  -3148.67 2385.03  -2895.55 2686.68
            -2613.66 2961.64  -2305.79 3207.16  -1975 3420.8  -1624.58 3600.45
            -1258.02 3744.31  -878.958 3850.97  -491.158 3919.34  -98.476 3948.77
            295.184 3938.95  685.91 3889.99  1069.82 3802.37  1443.1 3676.95
            1802.03 3514.99  2143.06 3318.1  2462.78 3088.23  2758.03 2827.67
            3025.88 2539.01  3263.64 2225.11  3468.97 1889.1  3639.83 1534.32
            3774.51 1164.28  3871.68 782.677  3930.37 393.293  3950 0))
      (pin Round[A]Pad_7400_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::2
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "VerifygnTech-Connectors:JST_XH_1x04_P2.50mm_Vertical"
      (outline (path signal 120  6750 1700  6750 2450))
      (outline (path signal 120  9300 -2750  3750 -2750))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  10050 1700  10050 2450))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -2560 -3510  10060 -3510))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  8250 1700  10050 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  10060 2460  -2560 2460))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  6750 2450  750 2450))
      (outline (path signal 120  10050 200  9300 200))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  8250 2450  8250 1700))
      (outline (path signal 120  9300 200  9300 -2750))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  10060 -3510  10060 2460))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -1800 -2750  3750 -2750))
      (outline (path signal 120  750 1700  6750 1700))
      (outline (path signal 120  10050 2450  8250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 50  10450 2850  -2950 2850))
      (outline (path signal 50  10450 -3900  10450 2850))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  10450 -3900))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  9950 -3400  9950 2350))
      (outline (path signal 100  9950 2350  -2450 2350))
      (outline (path signal 100  -2450 -3400  9950 -3400))
      (pin RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
    )
    (image "VerifygnTech-Logo:Verifygn-Logo-Small"
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (outline (path signal 120  6101 1964  6101 -1964))
      (outline (path signal 120  3541 3947  3541 -3947))
      (outline (path signal 120  4341 -1040  4341 -3647))
      (outline (path signal 120  3100 4037  3100 -4037))
      (outline (path signal 120  3701 3902  3701 -3902))
      (outline (path signal 120  4261 3686  4261 1040))
      (outline (path signal 120  5581 2697  5581 1040))
      (outline (path signal 120  2660 4077  2660 -4077))
      (outline (path signal 120  5861 2345  5861 1040))
      (outline (path signal 120  5541 -1040  5541 -2741))
      (outline (path signal 120  6221 1731  6221 -1731))
      (outline (path signal 120  3661 3914  3661 -3914))
      (outline (path signal 120  4541 -1040  4541 -3540))
      (outline (path signal 120  2580 4080  2580 -4080))
      (outline (path signal 120  4341 3647  4341 1040))
      (outline (path signal 120  6301 1552  6301 -1552))
      (outline (path signal 120  4781 -1040  4781 -3392))
      (outline (path signal 120  4581 3517  4581 1040))
      (outline (path signal 120  5301 2983  5301 1040))
      (outline (path signal 120  6501 948  6501 -948))
      (outline (path signal 120  5581 -1040  5581 -2697))
      (outline (path signal 120  5181 -1040  5181 -3090))
      (outline (path signal 120  4861 -1040  4861 -3338))
      (outline (path signal 120  5661 -1040  5661 -2604))
      (outline (path signal 120  3941 3821  3941 -3821))
      (outline (path signal 120  3301 4002  3301 -4002))
      (outline (path signal 120  5461 -1040  5461 -2826))
      (outline (path signal 120  4101 3757  4101 1040))
      (outline (path signal 120  5781 2454  5781 1040))
      (outline (path signal 120  4821 -1040  4821 -3365))
      (outline (path signal 120  3901 3835  3901 -3835))
      (outline (path signal 120  4221 3704  4221 1040))
      (outline (path signal 120  4061 3774  4061 1040))
      (outline (path signal 120  6261 1645  6261 -1645))
      (outline (path signal 120  4421 3606  4421 1040))
      (outline (path signal 120  6461 1098  6461 -1098))
      (outline (path signal 120  5901 2287  5901 1040))
      (outline (path signal 120  5621 -1040  5621 -2651))
      (outline (path signal 120  3861 3850  3861 -3850))
      (outline (path signal 120  3221 4017  3221 -4017))
      (outline (path signal 120  5221 3055  5221 1040))
      (outline (path signal 120  4941 -1040  4941 -3280))
      (outline (path signal 120  4701 3444  4701 1040))
      (outline (path signal 120  5861 -1040  5861 -2345))
      (outline (path signal 120  3621 3925  3621 -3925))
      (outline (path signal 120  5461 2826  5461 1040))
      (outline (path signal 120  6381 1346  6381 -1346))
      (outline (path signal 120  2900 4061  2900 -4061))
      (outline (path signal 120  4781 3392  4781 1040))
      (outline (path signal 120  4821 3365  4821 1040))
      (outline (path signal 120  5501 -1040  5501 -2784))
      (outline (path signal 120  4741 -1040  4741 -3418))
      (outline (path signal 120  4621 -1040  4621 -3493))
      (outline (path signal 120  -1509.7 2715  -1509.7 1915))
      (outline (path signal 120  4301 -1040  4301 -3666))
      (outline (path signal 120  5541 2741  5541 1040))
      (outline (path signal 120  5661 2604  5661 1040))
      (outline (path signal 120  4301 3666  4301 1040))
      (outline (path signal 120  6421 1229  6421 -1229))
      (outline (path signal 120  4501 -1040  4501 -3562))
      (outline (path signal 120  6541 768  6541 -768))
      (outline (path signal 120  2620 4079  2620 -4079))
      (outline (path signal 120  5901 -1040  5901 -2287))
      (outline (path signal 120  5101 -1040  5101 -3156))
      (outline (path signal 120  4661 3469  4661 1040))
      (outline (path signal 120  4621 3493  4621 1040))
      (outline (path signal 120  4861 3338  4861 1040))
      (outline (path signal 120  4501 3562  4501 1040))
      (outline (path signal 120  6581 533  6581 -533))
      (outline (path signal 120  2980 4052  2980 -4052))
      (outline (path signal 120  5221 -1040  5221 -3055))
      (outline (path signal 120  5261 -1040  5261 -3019))
      (outline (path signal 120  5381 2907  5381 1040))
      (outline (path signal 120  5621 2651  5621 1040))
      (outline (path signal 120  6021 2102  6021 1040))
      (outline (path signal 120  5341 -1040  5341 -2945))
      (outline (path signal 120  3741 3889  3741 -3889))
      (outline (path signal 120  3781 3877  3781 -3877))
      (outline (path signal 120  5941 2228  5941 1040))
      (outline (path signal 120  4181 -1040  4181 -3722))
      (outline (path signal 120  6181 1813  6181 -1813))
      (outline (path signal 120  5501 2784  5501 1040))
      (outline (path signal 120  5781 -1040  5781 -2454))
      (outline (path signal 120  4541 3540  4541 1040))
      (outline (path signal 120  4741 3418  4741 1040))
      (outline (path signal 120  5301 -1040  5301 -2983))
      (outline (path signal 120  5061 -1040  5061 -3189))
      (outline (path signal 120  6021 -1040  6021 -2102))
      (outline (path signal 120  4901 -1040  4901 -3309))
      (outline (path signal 120  3381 3985  3381 -3985))
      (outline (path signal 120  3180 4024  3180 -4024))
      (outline (path signal 120  4381 -1040  4381 -3627))
      (outline (path signal 120  2700 4076  2700 -4076))
      (outline (path signal 120  2740 4074  2740 -4074))
      (outline (path signal 120  4461 3584  4461 1040))
      (outline (path signal 120  4421 -1040  4421 -3606))
      (outline (path signal 120  5061 3189  5061 1040))
      (outline (path signal 120  6341 1453  6341 -1453))
      (outline (path signal 120  4981 3250  4981 1040))
      (outline (path signal 120  5981 -1040  5981 -2166))
      (outline (path signal 120  4141 3740  4141 1040))
      (outline (path signal 120  2940 4057  2940 -4057))
      (outline (path signal 120  5021 3220  5021 1040))
      (outline (path signal 120  4381 3627  4381 1040))
      (outline (path signal 120  4981 -1040  4981 -3250))
      (outline (path signal 120  4221 -1040  4221 -3704))
      (outline (path signal 120  5141 3124  5141 1040))
      (outline (path signal 120  5181 3090  5181 1040))
      (outline (path signal 120  4461 -1040  4461 -3584))
      (outline (path signal 120  3341 3994  3341 -3994))
      (outline (path signal 120  3140 4030  3140 -4030))
      (outline (path signal 120  4101 -1040  4101 -3757))
      (outline (path signal 120  2500 4080  2500 -4080))
      (outline (path signal 120  4581 -1040  4581 -3517))
      (outline (path signal 120  2780 4071  2780 -4071))
      (outline (path signal 120  -1909.7 2315  -1109.7 2315))
      (outline (path signal 120  5981 2166  5981 1040))
      (outline (path signal 120  5381 -1040  5381 -2907))
      (outline (path signal 120  5821 -1040  5821 -2400))
      (outline (path signal 120  4021 -1040  4021 -3790))
      (outline (path signal 120  5261 3019  5261 1040))
      (outline (path signal 120  4901 3309  4901 1040))
      (outline (path signal 120  5741 2505  5741 1040))
      (outline (path signal 120  5821 2400  5821 1040))
      (outline (path signal 120  4261 -1040  4261 -3686))
      (outline (path signal 120  4181 3722  4181 1040))
      (outline (path signal 120  3581 3936  3581 -3936))
      (outline (path signal 120  2860 4065  2860 -4065))
      (outline (path signal 120  6141 1890  6141 -1890))
      (outline (path signal 120  5101 3156  5101 1040))
      (outline (path signal 120  3981 -1040  3981 -3805))
      (outline (path signal 120  3461 3967  3461 -3967))
      (outline (path signal 120  4941 3280  4941 1040))
      (outline (path signal 120  5341 2945  5341 1040))
      (outline (path signal 120  5421 -1040  5421 -2867))
      (outline (path signal 120  4061 -1040  4061 -3774))
      (outline (path signal 120  3501 3957  3501 -3957))
      (outline (path signal 120  3421 3976  3421 -3976))
      (outline (path signal 120  3981 3805  3981 1040))
      (outline (path signal 120  3821 3863  3821 -3863))
      (outline (path signal 120  5021 -1040  5021 -3220))
      (outline (path signal 120  3060 4042  3060 -4042))
      (outline (path signal 120  3020 4048  3020 -4048))
      (outline (path signal 120  4661 -1040  4661 -3469))
      (outline (path signal 120  5701 -1040  5701 -2556))
      (outline (path signal 120  5141 -1040  5141 -3124))
      (outline (path signal 120  5701 2556  5701 1040))
      (outline (path signal 120  2540 4080  2540 -4080))
      (outline (path signal 120  4021 3790  4021 1040))
      (outline (path signal 120  4141 -1040  4141 -3740))
      (outline (path signal 120  4701 -1040  4701 -3444))
      (outline (path signal 120  6061 2034  6061 -2034))
      (outline (path signal 120  5421 2867  5421 1040))
      (outline (path signal 120  5941 -1040  5941 -2228))
      (outline (path signal 120  5741 -1040  5741 -2505))
      (outline (path signal 120  3261 4010  3261 -4010))
      (outline (path signal 120  2820 4068  2820 -4068))
      (outline (path signal 120  6620 0  6600.77 -397.637  6543.24 -791.562  6447.97 -1178.1
            6315.84 -1553.63  6148.08 -1914.66  5946.26 -2257.81  5712.26 -2579.88
            5448.27 -2877.87  5156.75 -3148.98  4840.43 -3390.69  4502.25 -3600.75
            4145.38 -3777.18  3773.15 -3918.35  3389.03 -4022.94  2996.61 -4089.96
            2599.55 -4118.8  2201.57 -4109.18  1806.37 -4061.19  1417.65 -3975.29
            1039.03 -3852.27  674.051 -3693.28  326.122 -3499.81  -1.51 -3273.66
            -305.785 -3016.95  -583.864 -2732.07  -833.15 -2421.68  -1051.32 -2088.68
            -1236.32 -1736.17  -1386.44 -1367.46  -1500.28 -985.981  -1576.77 -595.295
            -1615.19 -199.051  -1615.19 199.051  -1576.77 595.295  -1500.28 985.981
            -1386.44 1367.46  -1236.32 1736.17  -1051.32 2088.68  -833.15 2421.68
            -583.864 2732.07  -305.785 3016.95  -1.51 3273.66  326.122 3499.81
            674.051 3693.28  1039.03 3852.27  1417.65 3975.29  1806.37 4061.19
            2201.57 4109.18  2599.55 4118.8  2996.61 4089.96  3389.03 4022.94
            3773.15 3918.35  4145.38 3777.18  4502.25 3600.75  4840.43 3390.69
            5156.75 3148.98  5448.27 2877.87  5712.26 2579.88  5946.26 2257.81
            6148.08 1914.66  6315.84 1553.63  6447.97 1178.1  6543.24 791.562
            6600.77 397.637  6620 0))
      (outline (path signal 50  6750 0  6730.76 -403.988  6673.2 -804.318  6577.85 -1197.36
            6445.56 -1579.57  6277.55 -1947.46  6075.33 -2297.72  5840.73 -2627.18
            5575.87 -2932.84  5283.16 -3211.94  4965.24 -3461.95  4625 -3680.61
            4265.51 -3865.94  3890.04 -4016.25  3501.97 -4130.2  3104.84 -4206.74
            2702.22 -4245.19  2297.78 -4245.19  1895.16 -4206.74  1498.03 -4130.2
            1109.96 -4016.25  734.486 -3865.94  375 -3680.61  34.758 -3461.95
            -283.158 -3211.94  -575.87 -2932.84  -840.726 -2627.18  -1075.33 -2297.72
            -1277.55 -1947.46  -1445.56 -1579.57  -1577.85 -1197.36  -1673.2 -804.318
            -1730.76 -403.988  -1750 0  -1730.76 403.988  -1673.2 804.318
            -1577.85 1197.36  -1445.56 1579.57  -1277.55 1947.46  -1075.33 2297.72
            -840.726 2627.18  -575.87 2932.84  -283.158 3211.94  34.758 3461.95
            375 3680.61  734.486 3865.94  1109.96 4016.25  1498.03 4130.2
            1895.16 4206.74  2297.78 4245.19  2702.22 4245.19  3104.84 4206.74
            3501.97 4130.2  3890.04 4016.25  4265.51 3865.94  4625 3680.61
            4965.24 3461.95  5283.16 3211.94  5575.87 2932.84  5840.73 2627.18
            6075.33 2297.72  6277.55 1947.46  6445.56 1579.57  6577.85 1197.36
            6673.2 804.318  6730.76 403.988  6750 0))
      (outline (path signal 100  -526.759 2147.5  -526.759 1347.5))
      (outline (path signal 100  -926.759 1747.5  -126.759 1747.5))
      (outline (path signal 100  6500 0  6480.74 -392.069  6423.14 -780.361  6327.76 -1161.14
            6195.52 -1530.73  6027.69 -1885.59  5825.88 -2222.28  5592.04 -2537.57
            5328.43 -2828.43  5037.57 -3092.04  4722.28 -3325.88  4385.59 -3527.68
            4030.73 -3695.52  3661.14 -3827.76  3280.36 -3923.14  2892.07 -3980.74
            2500 -4000  2107.93 -3980.74  1719.64 -3923.14  1338.86 -3827.76
            969.266 -3695.52  614.413 -3527.68  277.719 -3325.88  -37.573 -3092.04
            -328.427 -2828.43  -592.042 -2537.57  -825.878 -2222.28  -1027.68 -1885.59
            -1195.52 -1530.73  -1327.76 -1161.14  -1423.14 -780.361  -1480.74 -392.069
            -1500 0  -1480.74 392.069  -1423.14 780.361  -1327.76 1161.14
            -1195.52 1530.73  -1027.68 1885.59  -825.878 2222.28  -592.042 2537.57
            -328.427 2828.43  -37.573 3092.04  277.719 3325.88  614.413 3527.68
            969.266 3695.52  1338.86 3827.76  1719.64 3923.14  2107.93 3980.74
            2500 4000  2892.07 3980.74  3280.36 3923.14  3661.14 3827.76
            4030.73 3695.52  4385.59 3527.68  4722.28 3325.88  5037.57 3092.04
            5328.43 2828.43  5592.04 2537.57  5825.88 2222.28  6027.69 1885.59
            6195.52 1530.73  6327.76 1161.14  6423.14 780.361  6480.74 392.069
            6500 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "VerifygnTech-Connectors:JST_XH_1x02_P2.50mm_Vertical"
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  5050 2450  3250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  750 1700  1750 1700))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  4300 200  4300 -2750))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -1800 -2750  1250 -2750))
      (outline (path signal 120  -2560 -3510  5060 -3510))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  1750 1700  1750 2450))
      (outline (path signal 120  5060 -3510  5060 2460))
      (outline (path signal 120  5050 1700  5050 2450))
      (outline (path signal 120  3250 2450  3250 1700))
      (outline (path signal 120  5060 2460  -2560 2460))
      (outline (path signal 120  1750 2450  750 2450))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  4300 -2750  1250 -2750))
      (outline (path signal 120  5050 200  4300 200))
      (outline (path signal 120  3250 1700  5050 1700))
      (outline (path signal 50  5450 2850  -2950 2850))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  5450 -3900))
      (outline (path signal 50  5450 -3900  5450 2850))
      (outline (path signal 100  4950 -3400  4950 2350))
      (outline (path signal 100  4950 2350  -2450 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  -2450 -3400  4950 -3400))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  0 1350  625 2350))
      (pin RoundRect[A]Pad_1700x2000_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x2000_um 2 2500 0)
    )
    (image "VerifygnTech-Connectors:JST_XH_1x02_P2.50mm_Vertical::1"
      (outline (path signal 120  4300 200  4300 -2750))
      (outline (path signal 120  5060 2460  -2560 2460))
      (outline (path signal 120  5050 200  4300 200))
      (outline (path signal 120  5060 -3510  5060 2460))
      (outline (path signal 120  -2560 -3510  5060 -3510))
      (outline (path signal 120  1750 1700  1750 2450))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  5050 2450  3250 2450))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  5050 1700  5050 2450))
      (outline (path signal 120  3250 1700  5050 1700))
      (outline (path signal 120  3250 2450  3250 1700))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  1750 2450  750 2450))
      (outline (path signal 120  -1800 -2750  1250 -2750))
      (outline (path signal 120  4300 -2750  1250 -2750))
      (outline (path signal 120  750 1700  1750 1700))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 50  5450 2850  -2950 2850))
      (outline (path signal 50  5450 -3900  5450 2850))
      (outline (path signal 50  -2950 -3900  5450 -3900))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  4950 -3400))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  4950 2350  -2450 2350))
      (outline (path signal 100  4950 -3400  4950 2350))
      (pin RoundRect[A]Pad_1700x2000_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x2000_um 2 2500 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::3
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "VerifygnTech-Connectors:TerminalBlock_Phoenix_1x04_P5.08mm_Horizontal"
      (outline (path signal 120  6355 1069  6308 1023))
      (outline (path signal 120  17840 5261  17840 -4660))
      (outline (path signal 120  -2600 5261  17840 5261))
      (outline (path signal 120  -2600 -2600  17840 -2600))
      (outline (path signal 120  16515 1069  16468 1023))
      (outline (path signal 120  16310 1275  16275 1239))
      (outline (path signal 120  9126 -1239  9091 -1274))
      (outline (path signal 120  14013 -1023  13966 -1069))
      (outline (path signal 120  11230 1275  11195 1239))
      (outline (path signal 120  -2840 -4900  -2340 -4900))
      (outline (path signal 120  8933 -1023  8886 -1069))
      (outline (path signal 120  -2600 -4660  17840 -4660))
      (outline (path signal 120  4046 -1239  4011 -1274))
      (outline (path signal 120  -2600 5261  -2600 -4660))
      (outline (path signal 120  6150 1275  6115 1239))
      (outline (path signal 120  -2840 -4160  -2840 -4900))
      (outline (path signal 120  11435 1069  11388 1023))
      (outline (path signal 120  3853 -1023  3806 -1069))
      (outline (path signal 120  14206 -1239  14171 -1274))
      (outline (path signal 120  -2600 2301  17840 2301))
      (outline (path signal 0  -1492.57 726.426  -1475 684  -1484.35 661.43  -1480.2 659.579
            -1557.59 447.157  -1604.66 226.031  -1620.5 0.506  -1604.8 -225.029
            -1557.87 -446.184  -1480.61 -658.655  -1484.76 -660.504  -1475.43 -683.042
            -1493 -725.468  -1535.43 -743.042  -1577.85 -725.468  -1586.09 -705.58
            -1590.25 -707.429  -1663.34 -512.503  -1712.63 -310.244  -1737.42 -103.547
            -1737.35 104.631  -1712.43 311.313  -1663.02 513.541  -1589.81 708.422
            -1585.65 706.57  -1577.43 726.426  -1535 744))
      (outline (path signal 0  42.426 1722.43  60 1680  42.426 1637.57  0 1620  -169.336 1611.12
            -336.817 1584.6  -500.608 1540.71  -658.914 1479.94  -660.764 1484.1
            -683.318 1474.76  -725.744 1492.33  -743.318 1534.76  -725.744 1577.18
            -705.872 1585.41  -707.722 1589.57  -537.69 1654.84  -361.767 1701.98
            -181.88 1730.47  0 1740))
      (outline (path signal 0  -28.681 1740.2  159.797 1733.15  347.53 1705.45  531.131 1657.48
            708.419 1589.81  706.568 1585.65  726.424 1577.43  743.998 1535
            726.424 1492.58  683.998 1475  661.428 1484.35  659.577 1480.2
            494.512 1543.21  323.569 1587.87  148.78 1613.66  -27.779 1620.26
            -27.786 1620.68  -28.807 1620.26  -71.233 1637.83  -88.807 1680.26
            -71.233 1722.68  -29.828 1739.83  -29.835 1740.25  -28.912 1740.21
            -28.807 1740.26))
      (outline (path signal 0  -661.431 -1484.34  -659.58 -1480.18  -447.158 -1557.57  -226.033 -1604.65
            -0.508 -1620.49  225.027 -1604.79  446.182 -1557.85  658.653 -1480.59
            660.502 -1484.75  683.04 -1475.41  725.466 -1492.99  743.04 -1535.41
            725.466 -1577.84  705.578 -1586.08  707.427 -1590.23  512.501 -1663.32
            310.242 -1712.61  103.545 -1737.4  -104.633 -1737.34  -311.315 -1712.42
            -513.542 -1663  -708.423 -1589.79  -706.572 -1585.64  -726.428 -1577.41
            -744.002 -1534.99  -726.428 -1492.56  -684.002 -1474.99))
      (outline (path signal 0  1577.84 725.466  1586.08 705.578  1590.23 707.427  1663.32 512.501
            1712.61 310.242  1737.4 103.545  1737.34 -104.633  1712.42 -311.315
            1663 -513.542  1589.79 -708.423  1585.64 -706.572  1577.41 -726.428
            1534.99 -744.002  1492.56 -726.428  1474.99 -684.002  1484.34 -661.431
            1480.18 -659.58  1557.57 -447.158  1604.65 -226.033  1620.49 -0.508
            1604.79 225.027  1557.85 446.182  1480.59 658.653  1484.75 660.502
            1475.41 683.04  1492.99 725.466  1535.41 743.04))
      (outline (path signal 120  11840 0  11821.2 -250.391  11765.4 -495.189  11673.6 -728.925
            11548.1 -946.378  11391.5 -1142.69  11207.5 -1313.48  11000 -1454.92
            10773.8 -1563.87  10533.8 -1637.88  10285.5 -1675.3  10034.5 -1675.3
            9786.17 -1637.88  9546.23 -1563.87  9320 -1454.92  9112.54 -1313.48
            8928.47 -1142.69  8771.92 -946.378  8646.37 -728.925  8554.64 -495.189
            8498.76 -250.391  8480 0  8498.76 250.391  8554.64 495.189  8646.37 728.925
            8771.92 946.378  8928.47 1142.69  9112.54 1313.48  9320 1454.92
            9546.23 1563.87  9786.17 1637.88  10034.5 1675.3  10285.5 1675.3
            10533.8 1637.88  10773.8 1563.87  11000 1454.92  11207.5 1313.48
            11391.5 1142.69  11548.1 946.378  11673.6 728.925  11765.4 495.189
            11821.2 250.391  11840 0))
      (outline (path signal 120  16920 0  16901.2 -250.391  16845.4 -495.189  16753.6 -728.925
            16628.1 -946.378  16471.5 -1142.69  16287.5 -1313.48  16080 -1454.92
            15853.8 -1563.87  15613.8 -1637.88  15365.5 -1675.3  15114.5 -1675.3
            14866.2 -1637.88  14626.2 -1563.87  14400 -1454.92  14192.5 -1313.48
            14008.5 -1142.69  13851.9 -946.378  13726.4 -728.925  13634.6 -495.189
            13578.8 -250.391  13560 0  13578.8 250.391  13634.6 495.189
            13726.4 728.925  13851.9 946.378  14008.5 1142.69  14192.5 1313.48
            14400 1454.92  14626.2 1563.87  14866.2 1637.88  15114.5 1675.3
            15365.5 1675.3  15613.8 1637.88  15853.8 1563.87  16080 1454.92
            16287.5 1313.48  16471.5 1142.69  16628.1 946.378  16753.6 728.925
            16845.4 495.189  16901.2 250.391  16920 0))
      (outline (path signal 120  6760 0  6741.24 -250.391  6685.36 -495.189  6593.63 -728.925
            6468.08 -946.378  6311.53 -1142.69  6127.46 -1313.48  5920 -1454.92
            5693.77 -1563.87  5453.84 -1637.88  5205.55 -1675.3  4954.45 -1675.3
            4706.16 -1637.88  4466.23 -1563.87  4240 -1454.92  4032.54 -1313.48
            3848.47 -1142.69  3691.92 -946.378  3566.37 -728.925  3474.64 -495.189
            3418.76 -250.391  3400 0  3418.76 250.391  3474.64 495.189  3566.37 728.925
            3691.92 946.378  3848.47 1142.69  4032.54 1313.48  4240 1454.92
            4466.23 1563.87  4706.16 1637.88  4954.45 1675.3  5205.55 1675.3
            5453.84 1637.88  5693.77 1563.87  5920 1454.92  6127.46 1313.48
            6311.53 1142.69  6468.08 946.378  6593.63 728.925  6685.36 495.189
            6741.24 250.391  6760 0))
      (outline (path signal 120  -2600 -4100  17840 -4100))
      (outline (path signal 50  18280 -5100  18280 5710))
      (outline (path signal 50  -3040 -5100  18280 -5100))
      (outline (path signal 50  18280 5710  -3040 5710))
      (outline (path signal 50  -3040 5710  -3040 -5100))
      (outline (path signal 100  16378 955  14286 -1138))
      (outline (path signal 100  -2540 -4100  -2540 5200))
      (outline (path signal 100  17780 -4600  -2040 -4600))
      (outline (path signal 100  -2540 2300  17780 2300))
      (outline (path signal 100  -2540 5200  17780 5200))
      (outline (path signal 100  16195 1138  14103 -955))
      (outline (path signal 100  -2040 -4600  -2540 -4100))
      (outline (path signal 100  955 1138  -1138 -955))
      (outline (path signal 100  -2540 -4100  17780 -4100))
      (outline (path signal 100  11298 955  9206 -1138))
      (outline (path signal 100  11115 1138  9023 -955))
      (outline (path signal 100  1138 955  -955 -1138))
      (outline (path signal 100  6218 955  4126 -1138))
      (outline (path signal 100  17780 5200  17780 -4600))
      (outline (path signal 100  -2540 -2600  17780 -2600))
      (outline (path signal 100  6035 1138  3943 -955))
      (outline (path signal 100  16740 0  16720.6 -240.617  16662.8 -475.002  16568.2 -697.085
            16439.2 -901.113  16279.1 -1081.8  16092.1 -1234.48  15883 -1355.18
            15657.3 -1440.78  15420.8 -1489.06  15179.6 -1498.78  14940 -1469.69
            14708.1 -1402.52  14490 -1299.04  14291.3 -1161.91  14117.2 -994.684
            13972.2 -801.699  13860 -587.95  13783.6 -358.973  13744.9 -120.7
            13744.9 120.7  13783.6 358.973  13860 587.95  13972.2 801.699
            14117.2 994.684  14291.3 1161.91  14490 1299.04  14708.1 1402.52
            14940 1469.69  15179.6 1498.78  15420.8 1489.06  15657.3 1440.78
            15883 1355.18  16092.1 1234.48  16279.1 1081.8  16439.2 901.113
            16568.2 697.085  16662.8 475.002  16720.6 240.617  16740 0))
      (outline (path signal 100  1500 0  1480.58 -240.617  1422.81 -475.002  1328.18 -697.085
            1199.16 -901.113  1039.09 -1081.8  852.097 -1234.48  643.039 -1355.18
            417.326 -1440.78  180.805 -1489.06  -60.399 -1498.78  -300.039 -1469.69
            -531.907 -1402.52  -750 -1299.04  -948.668 -1161.91  -1122.77 -994.684
            -1267.79 -801.699  -1379.97 -587.95  -1456.41 -358.973  -1495.14 -120.7
            -1495.14 120.7  -1456.41 358.973  -1379.97 587.95  -1267.79 801.699
            -1122.77 994.684  -948.668 1161.91  -750 1299.04  -531.907 1402.52
            -300.039 1469.69  -60.399 1498.78  180.805 1489.06  417.326 1440.78
            643.039 1355.18  852.097 1234.48  1039.09 1081.8  1199.16 901.113
            1328.18 697.085  1422.81 475.002  1480.58 240.617  1500 0))
      (outline (path signal 100  6580 0  6560.57 -240.617  6502.81 -475.002  6408.18 -697.085
            6279.16 -901.113  6119.09 -1081.8  5932.1 -1234.48  5723.04 -1355.18
            5497.33 -1440.78  5260.81 -1489.06  5019.6 -1498.78  4779.96 -1469.69
            4548.09 -1402.52  4330 -1299.04  4131.33 -1161.91  3957.23 -994.684
            3812.22 -801.699  3700.03 -587.95  3623.59 -358.973  3584.86 -120.7
            3584.86 120.7  3623.59 358.973  3700.03 587.95  3812.22 801.699
            3957.23 994.684  4131.33 1161.91  4330 1299.04  4548.09 1402.52
            4779.96 1469.69  5019.6 1498.78  5260.81 1489.06  5497.33 1440.78
            5723.04 1355.18  5932.1 1234.48  6119.09 1081.8  6279.16 901.113
            6408.18 697.085  6502.81 475.002  6560.57 240.617  6580 0))
      (outline (path signal 100  11660 0  11640.6 -240.617  11582.8 -475.002  11488.2 -697.085
            11359.2 -901.113  11199.1 -1081.8  11012.1 -1234.48  10803 -1355.18
            10577.3 -1440.78  10340.8 -1489.06  10099.6 -1498.78  9859.96 -1469.69
            9628.09 -1402.52  9410 -1299.04  9211.33 -1161.91  9037.23 -994.684
            8892.22 -801.699  8780.03 -587.95  8703.59 -358.973  8664.86 -120.7
            8664.86 120.7  8703.59 358.973  8780.03 587.95  8892.22 801.699
            9037.23 994.684  9211.33 1161.91  9410 1299.04  9628.09 1402.52
            9859.96 1469.69  10099.6 1498.78  10340.8 1489.06  10577.3 1440.78
            10803 1355.18  11012.1 1234.48  11199.1 1081.8  11359.2 901.113
            11488.2 697.085  11582.8 475.002  11640.6 240.617  11660 0))
      (pin Rect[A]Pad_2600x2600_um 1 0 0)
      (pin Round[A]Pad_2600_um 2 5080 0)
      (pin Round[A]Pad_2600_um 3 10160 0)
      (pin Round[A]Pad_2600_um 4 15240 0)
    )
    (image "VerifygnTech-Connectors:TerminalBlock_Phoenix_1x04_P5.08mm_Horizontal::1"
      (outline (path signal 120  -2840 -4900  -2340 -4900))
      (outline (path signal 120  -2600 2301  17840 2301))
      (outline (path signal 120  -2600 5261  17840 5261))
      (outline (path signal 120  11230 1275  11195 1239))
      (outline (path signal 120  -2840 -4160  -2840 -4900))
      (outline (path signal 120  14013 -1023  13966 -1069))
      (outline (path signal 120  11435 1069  11388 1023))
      (outline (path signal 120  6150 1275  6115 1239))
      (outline (path signal 120  6355 1069  6308 1023))
      (outline (path signal 120  17840 5261  17840 -4660))
      (outline (path signal 120  -2600 5261  -2600 -4660))
      (outline (path signal 120  16515 1069  16468 1023))
      (outline (path signal 120  14206 -1239  14171 -1274))
      (outline (path signal 120  -2600 -4660  17840 -4660))
      (outline (path signal 120  8933 -1023  8886 -1069))
      (outline (path signal 120  4046 -1239  4011 -1274))
      (outline (path signal 120  3853 -1023  3806 -1069))
      (outline (path signal 120  9126 -1239  9091 -1274))
      (outline (path signal 120  -2600 -2600  17840 -2600))
      (outline (path signal 120  16310 1275  16275 1239))
      (outline (path signal 0  1577.85 725.468  1586.09 705.58  1590.25 707.429  1663.34 512.503
            1712.63 310.244  1737.42 103.547  1737.35 -104.631  1712.43 -311.313
            1663.02 -513.541  1589.81 -708.422  1585.65 -706.57  1577.43 -726.426
            1535 -744  1492.57 -726.426  1475 -684  1484.35 -661.43  1480.2 -659.579
            1557.59 -447.157  1604.66 -226.031  1620.5 -0.506  1604.8 225.029
            1557.87 446.184  1480.61 658.655  1484.76 660.504  1475.43 683.042
            1493 725.468  1535.43 743.042))
      (outline (path signal 0  104.631 1737.35  311.313 1712.43  513.54 1663.02  708.421 1589.81
            706.57 1585.65  726.426 1577.43  744 1535  726.426 1492.57  684 1475
            661.429 1484.35  659.578 1480.19  447.156 1557.59  226.031 1604.66
            0.506 1620.5  -225.029 1604.8  -446.184 1557.87  -658.655 1480.61
            -660.504 1484.76  -683.042 1475.43  -725.468 1493  -743.042 1535.43
            -725.468 1577.85  -705.58 1586.09  -707.429 1590.25  -512.503 1663.34
            -310.244 1712.63  -103.547 1737.42))
      (outline (path signal 0  -60 -1680  -42.426 -1637.57  0 -1620  169.336 -1611.12  336.817 -1584.6
            500.608 -1540.71  658.914 -1479.94  660.764 -1484.1  683.318 -1474.76
            725.744 -1492.33  743.318 -1534.76  725.744 -1577.18  705.872 -1585.41
            707.722 -1589.57  537.69 -1654.84  361.767 -1701.98  181.88 -1730.47
            0 -1740  -42.426 -1722.43))
      (outline (path signal 0  -661.43 -1484.35  -659.579 -1480.19  -494.514 -1543.2  -323.571 -1587.87
            -148.782 -1613.66  27.777 -1620.26  27.784 -1620.68  28.805 -1620.25
            71.231 -1637.83  88.805 -1680.25  71.231 -1722.68  29.826 -1739.83
            29.833 -1740.24  28.91 -1740.21  28.805 -1740.25  28.679 -1740.2
            -159.799 -1733.15  -347.532 -1705.45  -531.133 -1657.48  -708.421 -1589.81
            -706.57 -1585.65  -726.426 -1577.43  -744 -1535  -726.426 -1492.57
            -684 -1475))
      (outline (path signal 0  -1492.57 726.426  -1475 684  -1484.35 661.429  -1480.19 659.578
            -1557.59 447.156  -1604.66 226.031  -1620.5 0.506  -1604.8 -225.029
            -1557.87 -446.184  -1480.61 -658.655  -1484.76 -660.504  -1475.43 -683.042
            -1493 -725.468  -1535.43 -743.042  -1577.85 -725.468  -1586.09 -705.58
            -1590.25 -707.429  -1663.34 -512.503  -1712.63 -310.244  -1737.42 -103.547
            -1737.35 104.631  -1712.43 311.313  -1663.02 513.54  -1589.81 708.421
            -1585.65 706.57  -1577.43 726.426  -1535 744))
      (outline (path signal 120  11840 0  11821.2 -250.391  11765.4 -495.189  11673.6 -728.925
            11548.1 -946.378  11391.5 -1142.69  11207.5 -1313.48  11000 -1454.92
            10773.8 -1563.87  10533.8 -1637.88  10285.5 -1675.3  10034.5 -1675.3
            9786.17 -1637.88  9546.23 -1563.87  9320 -1454.92  9112.54 -1313.48
            8928.47 -1142.69  8771.92 -946.378  8646.37 -728.925  8554.64 -495.189
            8498.76 -250.391  8480 0  8498.76 250.391  8554.64 495.189  8646.37 728.925
            8771.92 946.378  8928.47 1142.69  9112.54 1313.48  9320 1454.92
            9546.23 1563.87  9786.17 1637.88  10034.5 1675.3  10285.5 1675.3
            10533.8 1637.88  10773.8 1563.87  11000 1454.92  11207.5 1313.48
            11391.5 1142.69  11548.1 946.378  11673.6 728.925  11765.4 495.189
            11821.2 250.391  11840 0))
      (outline (path signal 120  16920 0  16901.2 -250.391  16845.4 -495.189  16753.6 -728.925
            16628.1 -946.378  16471.5 -1142.69  16287.5 -1313.48  16080 -1454.92
            15853.8 -1563.87  15613.8 -1637.88  15365.5 -1675.3  15114.5 -1675.3
            14866.2 -1637.88  14626.2 -1563.87  14400 -1454.92  14192.5 -1313.48
            14008.5 -1142.69  13851.9 -946.378  13726.4 -728.925  13634.6 -495.189
            13578.8 -250.391  13560 0  13578.8 250.391  13634.6 495.189
            13726.4 728.925  13851.9 946.378  14008.5 1142.69  14192.5 1313.48
            14400 1454.92  14626.2 1563.87  14866.2 1637.88  15114.5 1675.3
            15365.5 1675.3  15613.8 1637.88  15853.8 1563.87  16080 1454.92
            16287.5 1313.48  16471.5 1142.69  16628.1 946.378  16753.6 728.925
            16845.4 495.189  16901.2 250.391  16920 0))
      (outline (path signal 120  6760 0  6741.24 -250.391  6685.36 -495.189  6593.63 -728.925
            6468.08 -946.378  6311.53 -1142.69  6127.46 -1313.48  5920 -1454.92
            5693.77 -1563.87  5453.84 -1637.88  5205.55 -1675.3  4954.45 -1675.3
            4706.16 -1637.88  4466.23 -1563.87  4240 -1454.92  4032.54 -1313.48
            3848.47 -1142.69  3691.92 -946.378  3566.37 -728.925  3474.64 -495.189
            3418.76 -250.391  3400 0  3418.76 250.391  3474.64 495.189  3566.37 728.925
            3691.92 946.378  3848.47 1142.69  4032.54 1313.48  4240 1454.92
            4466.23 1563.87  4706.16 1637.88  4954.45 1675.3  5205.55 1675.3
            5453.84 1637.88  5693.77 1563.87  5920 1454.92  6127.46 1313.48
            6311.53 1142.69  6468.08 946.378  6593.63 728.925  6685.36 495.189
            6741.24 250.391  6760 0))
      (outline (path signal 120  -2600 -4100  17840 -4100))
      (outline (path signal 50  -3040 -5100  18280 -5100))
      (outline (path signal 50  18280 -5100  18280 5710))
      (outline (path signal 50  -3040 5710  -3040 -5100))
      (outline (path signal 50  18280 5710  -3040 5710))
      (outline (path signal 100  11115 1138  9023 -955))
      (outline (path signal 100  -2540 2300  17780 2300))
      (outline (path signal 100  6035 1138  3943 -955))
      (outline (path signal 100  6218 955  4126 -1138))
      (outline (path signal 100  -2540 5200  17780 5200))
      (outline (path signal 100  -2040 -4600  -2540 -4100))
      (outline (path signal 100  16195 1138  14103 -955))
      (outline (path signal 100  16378 955  14286 -1138))
      (outline (path signal 100  1138 955  -955 -1138))
      (outline (path signal 100  17780 -4600  -2040 -4600))
      (outline (path signal 100  11298 955  9206 -1138))
      (outline (path signal 100  17780 5200  17780 -4600))
      (outline (path signal 100  -2540 -2600  17780 -2600))
      (outline (path signal 100  -2540 -4100  17780 -4100))
      (outline (path signal 100  955 1138  -1138 -955))
      (outline (path signal 100  -2540 -4100  -2540 5200))
      (outline (path signal 100  1500 0  1480.58 -240.617  1422.81 -475.002  1328.18 -697.085
            1199.16 -901.113  1039.09 -1081.8  852.097 -1234.48  643.039 -1355.18
            417.326 -1440.78  180.805 -1489.06  -60.399 -1498.78  -300.039 -1469.69
            -531.907 -1402.52  -750 -1299.04  -948.668 -1161.91  -1122.77 -994.684
            -1267.79 -801.699  -1379.97 -587.95  -1456.41 -358.973  -1495.14 -120.7
            -1495.14 120.7  -1456.41 358.973  -1379.97 587.95  -1267.79 801.699
            -1122.77 994.684  -948.668 1161.91  -750 1299.04  -531.907 1402.52
            -300.039 1469.69  -60.399 1498.78  180.805 1489.06  417.326 1440.78
            643.039 1355.18  852.097 1234.48  1039.09 1081.8  1199.16 901.113
            1328.18 697.085  1422.81 475.002  1480.58 240.617  1500 0))
      (outline (path signal 100  11660 0  11640.6 -240.617  11582.8 -475.002  11488.2 -697.085
            11359.2 -901.113  11199.1 -1081.8  11012.1 -1234.48  10803 -1355.18
            10577.3 -1440.78  10340.8 -1489.06  10099.6 -1498.78  9859.96 -1469.69
            9628.09 -1402.52  9410 -1299.04  9211.33 -1161.91  9037.23 -994.684
            8892.22 -801.699  8780.03 -587.95  8703.59 -358.973  8664.86 -120.7
            8664.86 120.7  8703.59 358.973  8780.03 587.95  8892.22 801.699
            9037.23 994.684  9211.33 1161.91  9410 1299.04  9628.09 1402.52
            9859.96 1469.69  10099.6 1498.78  10340.8 1489.06  10577.3 1440.78
            10803 1355.18  11012.1 1234.48  11199.1 1081.8  11359.2 901.113
            11488.2 697.085  11582.8 475.002  11640.6 240.617  11660 0))
      (outline (path signal 100  6580 0  6560.57 -240.617  6502.81 -475.002  6408.18 -697.085
            6279.16 -901.113  6119.09 -1081.8  5932.1 -1234.48  5723.04 -1355.18
            5497.33 -1440.78  5260.81 -1489.06  5019.6 -1498.78  4779.96 -1469.69
            4548.09 -1402.52  4330 -1299.04  4131.33 -1161.91  3957.23 -994.684
            3812.22 -801.699  3700.03 -587.95  3623.59 -358.973  3584.86 -120.7
            3584.86 120.7  3623.59 358.973  3700.03 587.95  3812.22 801.699
            3957.23 994.684  4131.33 1161.91  4330 1299.04  4548.09 1402.52
            4779.96 1469.69  5019.6 1498.78  5260.81 1489.06  5497.33 1440.78
            5723.04 1355.18  5932.1 1234.48  6119.09 1081.8  6279.16 901.113
            6408.18 697.085  6502.81 475.002  6560.57 240.617  6580 0))
      (outline (path signal 100  16740 0  16720.6 -240.617  16662.8 -475.002  16568.2 -697.085
            16439.2 -901.113  16279.1 -1081.8  16092.1 -1234.48  15883 -1355.18
            15657.3 -1440.78  15420.8 -1489.06  15179.6 -1498.78  14940 -1469.69
            14708.1 -1402.52  14490 -1299.04  14291.3 -1161.91  14117.2 -994.684
            13972.2 -801.699  13860 -587.95  13783.6 -358.973  13744.9 -120.7
            13744.9 120.7  13783.6 358.973  13860 587.95  13972.2 801.699
            14117.2 994.684  14291.3 1161.91  14490 1299.04  14708.1 1402.52
            14940 1469.69  15179.6 1498.78  15420.8 1489.06  15657.3 1440.78
            15883 1355.18  16092.1 1234.48  16279.1 1081.8  16439.2 901.113
            16568.2 697.085  16662.8 475.002  16720.6 240.617  16740 0))
      (pin Rect[A]Pad_2600x2600_um 1 0 0)
      (pin Round[A]Pad_2600_um 2 5080 0)
      (pin Round[A]Pad_2600_um 3 10160 0)
      (pin Round[A]Pad_2600_um 4 15240 0)
    )
    (image "Package_DIP:DIP-4_W7.62mm"
      (outline (path signal 120  6460 -3870  6460 1330))
      (outline (path signal 120  1160 1330  1160 -3870))
      (outline (path signal 120  1160 -3870  6460 -3870))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68  4332.24 2111.58
            4169.72 2198.45  3993.39 2251.94  3810 2270  3626.61 2251.94
            3450.28 2198.45  3287.76 2111.58  3145.32 1994.68  3028.42 1852.24
            2941.55 1689.72  2888.06 1513.38  2870 1330  2852.43 1287.57
            2810 1270  2767.57 1287.57  2750 1330  2768.05 1524.77  2821.58 1712.92
            2908.77 1888.02  3026.65 2044.12  3171.21 2175.9  3337.52 2278.87
            3519.92 2349.53  3712.2 2385.48  3907.8 2385.48  4100.08 2349.53
            4282.48 2278.87  4448.79 2175.9  4593.35 2044.12  4711.23 1888.02
            4798.42 1712.92  4851.95 1524.77  4870 1330  4852.43 1287.57
            4810 1270  4767.57 1287.57  4750 1330  4731.94 1513.38))
      (outline (path signal 50  8700 -4100  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 -4100  8700 -4100))
      (outline (path signal 50  -1100 1550  -1100 -4100))
      (outline (path signal 100  6985 1270  6985 -3810))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -3810  635 -3810))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -3810  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
    )
    (image "VerifygnTech-Connectors:JST_XH_1x06_P2.50mm_Vertical"
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 100  14950 2350  -2450 2350))
      (outline (path signal 100  14950 -3400  14950 2350))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  -2450 -3400  14950 -3400))
      (pin RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 5 10000 0)
      (pin Oval[A]Pad_1700x1950_um 6 12500 0)
    )
    (image "VerifygnTech-Connectors:JST_XH_1x10_P2.50mm_Vertical"
      (outline (path signal 100  -2450 -3400  24950 -3400))
      (outline (path signal 100  24950 -3400  24950 2350))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  24950 2350  -2450 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (pin RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 5 10000 0)
      (pin Oval[A]Pad_1700x1950_um 6 12500 0)
      (pin Oval[A]Pad_1700x1950_um 7 15000 0)
      (pin Oval[A]Pad_1700x1950_um 8 17500 0)
      (pin Oval[A]Pad_1700x1950_um 9 20000 0)
      (pin Oval[A]Pad_1700x1950_um 10 22500 0)
    )
    (image "VerifygnTech-Connectors:JST_XH_1x06_P2.50mm_Vertical::1"
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 100  -2450 -3400  14950 -3400))
      (outline (path signal 100  14950 2350  -2450 2350))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  14950 -3400  14950 2350))
      (pin RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 5 10000 0)
      (pin Oval[A]Pad_1700x1950_um 6 12500 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::4
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  10160 0  8230 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "VerifygnTech-Connectors:JST_XH_1x10_P2.50mm_Vertical::1"
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  24950 -3400  24950 2350))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  24950 2350  -2450 2350))
      (outline (path signal 100  -2450 -3400  24950 -3400))
      (outline (path signal 100  -625 2350  0 1350))
      (pin RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 5 10000 0)
      (pin Oval[A]Pad_1700x1950_um 6 12500 0)
      (pin Oval[A]Pad_1700x1950_um 7 15000 0)
      (pin Oval[A]Pad_1700x1950_um 8 17500 0)
      (pin Oval[A]Pad_1700x1950_um 9 20000 0)
      (pin Oval[A]Pad_1700x1950_um 10 22500 0)
    )
    (image "VerifygnTech-Connectors:JST_XH_1x04_P2.50mm_Vertical::1"
      (outline (path signal 120  8250 1700  10050 1700))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  10050 2450  8250 2450))
      (outline (path signal 120  10050 200  9300 200))
      (outline (path signal 120  -1800 -2750  3750 -2750))
      (outline (path signal 120  10060 -3510  10060 2460))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  8250 2450  8250 1700))
      (outline (path signal 120  750 1700  6750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  6750 1700  6750 2450))
      (outline (path signal 120  9300 200  9300 -2750))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  6750 2450  750 2450))
      (outline (path signal 120  -2560 -3510  10060 -3510))
      (outline (path signal 120  10060 2460  -2560 2460))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  10050 1700  10050 2450))
      (outline (path signal 120  9300 -2750  3750 -2750))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 50  10450 -3900  10450 2850))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  10450 2850  -2950 2850))
      (outline (path signal 50  -2950 -3900  10450 -3900))
      (outline (path signal 100  9950 2350  -2450 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  9950 -3400))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  9950 -3400  9950 2350))
      (pin RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::5
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 120  7660 3200  7660 -1371))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3200  -2580 -1371))
      (outline (path signal 120  -2580 3200  7660 3200))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 50  7790 3400  -2710 3400))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (outline (path signal 100  4390 3150  4390 1880))
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::6
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2600_um
      (shape (circle F.Cu 2600))
      (shape (circle B.Cu 2600))
      (attach off)
    )
    (padstack Round[A]Pad_7400_um
      (shape (circle F.Cu 7400))
      (shape (circle B.Cu 7400))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1950_um
      (shape (path F.Cu 1700  0 -125  0 125))
      (shape (path B.Cu 1700  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x2000_um
      (shape (path F.Cu 1700  0 -150  0 150))
      (shape (path B.Cu 1700  0 -150  0 150))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 725  -831.848 821.035  -777.449 902.449  -696.035 956.848
            -599.999 975.95  600 975.951  696.035 956.848  777.449 902.449
            831.848 821.035  850.95 724.999  850.951 -725  831.848 -821.035
            777.449 -902.449  696.035 -956.848  599.999 -975.95  -600 -975.951
            -696.035 -956.848  -777.449 -902.449  -831.848 -821.035  -850.95 -724.999
            -850.951 725))
      (shape (polygon B.Cu 0  -850.951 725  -831.848 821.035  -777.449 902.449  -696.035 956.848
            -599.999 975.95  600 975.951  696.035 956.848  777.449 902.449
            831.848 821.035  850.95 724.999  850.951 -725  831.848 -821.035
            777.449 -902.449  696.035 -956.848  599.999 -975.95  -600 -975.951
            -696.035 -956.848  -777.449 -902.449  -831.848 -821.035  -850.95 -724.999
            -850.951 725))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x2000_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 750  -831.848 846.035  -777.449 927.449  -696.035 981.848
            -599.999 1000.95  600 1000.95  696.035 981.848  777.449 927.449
            831.848 846.035  850.95 749.999  850.951 -750  831.848 -846.035
            777.449 -927.449  696.035 -981.848  599.999 -1000.95  -600 -1000.95
            -696.035 -981.848  -777.449 -927.449  -831.848 -846.035  -850.95 -749.999
            -850.951 750))
      (shape (polygon B.Cu 0  -850.951 750  -831.848 846.035  -777.449 927.449  -696.035 981.848
            -599.999 1000.95  600 1000.95  696.035 981.848  777.449 927.449
            831.848 846.035  850.95 749.999  850.951 -750  831.848 -846.035
            777.449 -927.449  696.035 -981.848  599.999 -1000.95  -600 -1000.95
            -696.035 -981.848  -777.449 -927.449  -831.848 -846.035  -850.95 -749.999
            -850.951 750))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_2600x2600_um
      (shape (rect F.Cu -1300 -1300 1300 1300))
      (shape (rect B.Cu -1300 -1300 1300 1300))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:500_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-1]_2000:1500_um"
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack "Via[0-1]_1800:1500_um"
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack "Via[0-1]_400:300_um"
      (shape (circle F.Cu 400))
      (shape (circle B.Cu 400))
      (attach off)
    )
  )
  (network
    (net "unconnected-(U3-Pad3)"
      (pins U3-3)
    )
    (net "unconnected-(U3-Pad4)"
      (pins U3-4)
    )
    (net "unconnected-(U3-Pad5)"
      (pins U3-5)
    )
    (net "unconnected-(U3-Pad8)"
      (pins U3-8)
    )
    (net "unconnected-(U3-Pad12)"
      (pins U3-12)
    )
    (net "unconnected-(U3-Pad13)"
      (pins U3-13)
    )
    (net "unconnected-(U3-Pad27)"
      (pins U3-27)
    )
    (net "unconnected-(U3-Pad26)"
      (pins U3-26)
    )
    (net "unconnected-(U3-Pad18)"
      (pins U3-18)
    )
    (net "unconnected-(U3-Pad17)"
      (pins U3-17)
    )
    (net "unconnected-(U3-Pad16)"
      (pins U3-16)
    )
    (net "unconnected-(H1-Pad1)"
      (pins H1-1)
    )
    (net "unconnected-(H2-Pad1)"
      (pins H2-1)
    )
    (net "unconnected-(H3-Pad1)"
      (pins H3-1)
    )
    (net "unconnected-(H4-Pad1)"
      (pins H4-1)
    )
    (net +12V
      (pins D1-1 J8-1 J3-1 J5-4 J7-1 J6-4)
    )
    (net LOAD
      (pins D1-2 J3-2 Q1-2)
    )
    (net "Net-(Q1-Pad1)"
      (pins R4-1 R3-2 Q1-1)
    )
    (net GND
      (pins U3-2 U3-29 C1-2 R4-2 J8-2 J8-3 C2-2 J4-2 J5-2 J5-3 J7-2 J7-3 U1-2 J9-1
        J9-2 J10-1 J10-2 J6-2 J6-3 R2-2 Q1-3)
    )
    (net Solenoid
      (pins U3-14 R1-1 J11-7)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 U1-1)
    )
    (net "Net-(R2-Pad1)"
      (pins R3-1 U1-3 R2-1)
    )
    (net +5V
      (pins U3-30 C1-1 J8-4 C2-1 J5-1 J7-4 U1-4 J9-3 J10-3 J6-1)
    )
    (net Feedback
      (pins J4-1 D2-1 J9-5)
    )
    (net R1
      (pins J9-4)
    )
    (net B1
      (pins J9-6)
    )
    (net R
      (pins U3-11 J10-4 J11-8)
    )
    (net G
      (pins U3-10 J10-5 J11-9)
    )
    (net B
      (pins U3-9 J10-6 J11-10)
    )
    (net +3.3V
      (pins U3-1 R7-2 R5-2 R6-2)
    )
    (net Lock_Status
      (pins U3-15 D2-2 R5-1 J11-6)
    )
    (net "Lock_Status-1"
      (pins U3-20 J12-6 J11-1 R6-1)
    )
    (net "Solenoid-1"
      (pins U3-7 J12-7 J11-2)
    )
    (net "R-1"
      (pins U3-25 J12-8 J11-3)
    )
    (net "G-1"
      (pins U3-24 J12-9 J11-4)
    )
    (net "B-1"
      (pins U3-23 J12-10 J11-5)
    )
    (net "Lock_Status-2"
      (pins U3-19 R7-1 J12-1)
    )
    (net "Solenoid-2"
      (pins U3-6 J12-2)
    )
    (net "R-2"
      (pins U3-28 J12-3)
    )
    (net "G-2"
      (pins U3-22 J12-4)
    )
    (net "B-2"
      (pins U3-21 J12-5)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-1]_800:500_um)
      )
      (rule
        (width 750)
        (clearance 350.1)
      )
    )
    (class 12v +12V
      (circuit
        (use_via Via[0-1]_2000:1500_um)
      )
      (rule
        (width 3000)
        (clearance 500.1)
      )
    )
    (class 3.3v +3.3V
      (circuit
        (use_via Via[0-1]_800:500_um)
      )
      (rule
        (width 450)
        (clearance 300.1)
      )
    )
    (class 5v +5V
      (circuit
        (use_via Via[0-1]_1800:1500_um)
      )
      (rule
        (width 2000)
        (clearance 400.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-1]_400:300_um)
      )
      (rule
        (width 300)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
