---
layout: archive
title: ""
permalink: /experience/
author_profile: true
---

## Intel Corporation, Santa Clara, California
### Staff Systems Research Scientist (Mar 2018 - Present)
<font size="-1"><i>IP, Design and Platform (IDP) Research, Intel Labs</i></font>
* Working on the software/compiler stack for domain specific accelerators for future Intel products
* Created an optimized and highly performant compiler on the TVM stack for a parameterized DNN inference accelerator
  *  Paper: [A Highly Configurable Hardware/Software stack for DNN inference accelerator](https://arxiv.org/pdf/2111.15024)
  *  Source: [GitHub](https://github.com/pasqoc/incubator-tvm/tree/il_contrib_0421)
*  Created a [Z3](https://github.com/Z3Prover/z3) based verification stack for formal verification of an homomorphic encryption assembler in the [HERACLES](https://community.intel.com/t5/Blogs/Tech-Innovation/Data-Center/Intel-Labs-Continues-Focused-Research-and-Standards-Efforts-to/post/1488532) project

## SRC (Semiconductor Research Corporation)
### Research Liaison (2020 - Present)
<font size="-1"><i>Served as Intel liaison for SRC funded projects in UT Dallas</i></font>
* Mentored UT Dallas PhD students on building resilient [systolic-array based DNN accelerators](https://ieeexplore.ieee.org/abstract/document/9327486) and [GAN-based functional safety enhancement](https://ieeexplore.ieee.org/abstract/document/10050565) in DNN accelerators

## Georgia Institute of  Technology, Atlanta, Georgia
### Graduate Research Assistant, School of Electrical and Computer Engineering (Aug 2012 - Dec 2017)
<font size="-1"><i>Advisor: Dr. Abhijit Chatterjee</i></font>
* Created a reinforcement learning based fault resilience algorithm for real-time adaptation of non-linear control systems
  * Paper: [ALERA](https://dl.acm.org/doi/abs/10.1145/3338123)
* Created a machine learning based algorithm for error detection in non-linear control systems
  * Paper: [Real-time error detection](https://ieeexplore.ieee.org/abstract/document/8658148)

## Intel Corporation, Santa Clara, California
### Graduate Research Intern (Summer 2014 and Summer 2015)
* Created a novel stress acceleration algorithm for analog and mixed-signal circuits
  * Paper: [Infant mortality tests](https://ieeexplore.ieee.org/abstract/document/7477262)
