#--  Synopsys, Inc.
#--  Version Q-2020.03M
#--  Project file C:\Users\Kai\Desktop\test2_RP\synthesis\test2_syn.prj
#--  Written on Tue Feb  8 01:35:14 2022


#project files
add_file -verilog "../component/polarfire_syn_comps.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/hdl/comb.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/component/work/PF_TPSRAM_C0/PF_TPSRAM_C0.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/component/work/test2/test2.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/hdl/PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/hdl/test2_RP_HDL/delay_a_clock.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/hdl/test2_RP_HDL/error_gen.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/hdl/test2_RP_HDL/HDL_RP/de_v1/de64_1.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/hdl/test2_RP_HDL/HDL_RP/de_v1/de64_2.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/hdl/test2_RP_HDL/HDL_RP/de_v1/de_v1.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/hdl/test2_RP_HDL/HDL_RP/en64_RP.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/hdl/test2_RP_HDL/test5.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/hdl/test2_RP_HDL/test6.v"
add_file -verilog "C:/Users/Kai/Desktop/test2_RP/component/work/PF_TPSRAM_C0/PF_TPSRAM_C0_0/PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM.v"
add_file -fpga_constraint "C:/Users/Kai/Desktop/test2_RP/designer/test2/synthesis.fdc"


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std sysv

#device options
set_option -technology PolarFire
set_option -part MPF300T
set_option -package FCG1152
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "test2"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 800
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66
set_option -pack_uram_addr_reg 1

# Microchip PolarFire
set_option -automatic_compile_point 1
set_option -rom_map_logic 1
set_option -polarfire_ram_init 1
set_option -gclkint_threshold 1000
set_option -rgclkint_threshold 100
set_option -low_power_gated_clock 0
set_option -gclk_resource_count 24

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./test2.vm"
impl -active "synthesis"
