-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed Jan 10 14:00:32 2024
-- Host        : ALEXIVENSKY1668 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/alexivensky/ADDLabs/Lab-1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_0_0/Lab_1_adder_0_0_sim_netlist.vhdl
-- Design      : Lab_1_adder_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_1_adder_0_0_adder is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_1_adder_0_0_adder : entity is "adder";
end Lab_1_adder_0_0_adder;

architecture STRUCTURE of Lab_1_adder_0_0_adder is
  signal \S[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \S[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \S[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \S[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \S[0]_INST_0_n_0\ : STD_LOGIC;
  signal \S[0]_INST_0_n_1\ : STD_LOGIC;
  signal \S[0]_INST_0_n_2\ : STD_LOGIC;
  signal \S[0]_INST_0_n_3\ : STD_LOGIC;
  signal \S[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \S[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \S[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \S[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \S[4]_INST_0_n_1\ : STD_LOGIC;
  signal \S[4]_INST_0_n_2\ : STD_LOGIC;
  signal \S[4]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_S[4]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\S[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S[0]_INST_0_n_0\,
      CO(2) => \S[0]_INST_0_n_1\,
      CO(1) => \S[0]_INST_0_n_2\,
      CO(0) => \S[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(3 downto 0),
      O(3 downto 0) => S(3 downto 0),
      S(3) => \S[0]_INST_0_i_1_n_0\,
      S(2) => \S[0]_INST_0_i_2_n_0\,
      S(1) => \S[0]_INST_0_i_3_n_0\,
      S(0) => \S[0]_INST_0_i_4_n_0\
    );
\S[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(3),
      I1 => B(3),
      O => \S[0]_INST_0_i_1_n_0\
    );
\S[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(2),
      I1 => B(2),
      O => \S[0]_INST_0_i_2_n_0\
    );
\S[0]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(1),
      I1 => B(1),
      O => \S[0]_INST_0_i_3_n_0\
    );
\S[0]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(0),
      I1 => B(0),
      O => \S[0]_INST_0_i_4_n_0\
    );
\S[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \S[0]_INST_0_n_0\,
      CO(3) => \NLW_S[4]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \S[4]_INST_0_n_1\,
      CO(1) => \S[4]_INST_0_n_2\,
      CO(0) => \S[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => A(6 downto 4),
      O(3 downto 0) => S(7 downto 4),
      S(3) => \S[4]_INST_0_i_1_n_0\,
      S(2) => \S[4]_INST_0_i_2_n_0\,
      S(1) => \S[4]_INST_0_i_3_n_0\,
      S(0) => \S[4]_INST_0_i_4_n_0\
    );
\S[4]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(7),
      I1 => B(7),
      O => \S[4]_INST_0_i_1_n_0\
    );
\S[4]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(6),
      I1 => B(6),
      O => \S[4]_INST_0_i_2_n_0\
    );
\S[4]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(5),
      I1 => B(5),
      O => \S[4]_INST_0_i_3_n_0\
    );
\S[4]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(4),
      I1 => B(4),
      O => \S[4]_INST_0_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_1_adder_0_0 is
  port (
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Lab_1_adder_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Lab_1_adder_0_0 : entity is "Lab_1_adder_0_0,adder,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Lab_1_adder_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of Lab_1_adder_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of Lab_1_adder_0_0 : entity is "adder,Vivado 2018.3";
end Lab_1_adder_0_0;

architecture STRUCTURE of Lab_1_adder_0_0 is
begin
U0: entity work.Lab_1_adder_0_0_adder
     port map (
      A(7 downto 0) => A(7 downto 0),
      B(7 downto 0) => B(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
end STRUCTURE;
