

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_cordic_loop'
================================================================
* Date:           Sun Nov 13 22:57:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cordic_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.60 ns|  6.581 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  92.400 ns|  92.400 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cordic_loop  |       12|       12|         3|          1|          1|    11|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    253|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      12|      3|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     114|    337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                          Module                          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |angles_V_U  |cordiccart2pol_Pipeline_cordic_loop_angles_V_ROM_AUTO_1R  |        0|  12|   3|    0|    11|   12|     1|          132|
    +------------+----------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                          |        0|  12|   3|    0|    11|   12|     1|          132|
    +------------+----------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_130_p2       |         +|   0|  0|  13|           4|           1|
    |theta_out_V_1_fu_221_p2  |         +|   0|  0|  20|          15|          15|
    |x_cordic_V_1_fu_175_p2   |         +|   0|  0|  20|          15|          15|
    |y_cordic_V_1_fu_193_p2   |         +|   0|  0|  20|          15|          15|
    |theta_out_V_2_fu_227_p2  |         -|   0|  0|  20|          15|          15|
    |x_cordic_V_2_fu_187_p2   |         -|   0|  0|  20|          15|          15|
    |y_cordic_V_fu_181_p2     |         -|   0|  0|  20|          15|          15|
    |r_V_1_fu_161_p2          |      ashr|   0|  0|  32|          15|          15|
    |r_V_fu_155_p2            |      ashr|   0|  0|  32|          15|          15|
    |icmp_ln36_fu_124_p2      |      icmp|   0|  0|   9|           4|           4|
    |theta_out_V_3_fu_233_p3  |    select|   0|  0|  15|           1|          15|
    |x_cordic_V_3_fu_199_p3   |    select|   0|  0|  15|           1|          15|
    |y_cordic_V_2_fu_207_p3   |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 253|         132|         172|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                |   9|          2|    4|          8|
    |ap_sig_allocacmp_p_Val2_load        |   9|          2|   15|         30|
    |ap_sig_allocacmp_x_cordic_V_load_1  |   9|          2|   15|         30|
    |i_fu_58                             |   9|          2|    4|          8|
    |p_Val2_s_fu_54                      |   9|          2|   15|         30|
    |theta_out_V_fu_46                   |   9|          2|   15|         30|
    |x_cordic_V_fu_50                    |   9|          2|   15|         30|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  81|         18|   85|        170|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |angles_V_load_reg_310             |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_291                       |   4|   0|    4|          0|
    |i_fu_58                           |   4|   0|    4|          0|
    |icmp_ln36_reg_296                 |   1|   0|    1|          0|
    |p_Val2_s_fu_54                    |  15|   0|   15|          0|
    |theta_out_V_fu_46                 |  15|   0|   15|          0|
    |tmp_reg_305                       |   1|   0|    1|          0|
    |x_cordic_V_3_reg_315              |  15|   0|   15|          0|
    |x_cordic_V_fu_50                  |  15|   0|   15|          0|
    |y_cordic_V_2_reg_320              |  15|   0|   15|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 102|   0|  102|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|select_ln1697            |   in|   15|     ap_none|                        select_ln1697|        scalar|
|select_ln1697_1          |   in|   15|     ap_none|                      select_ln1697_1|        scalar|
|x_cordic_V_1_out         |  out|   15|      ap_vld|                     x_cordic_V_1_out|       pointer|
|x_cordic_V_1_out_ap_vld  |  out|    1|      ap_vld|                     x_cordic_V_1_out|       pointer|
|theta_out_V_out          |  out|   15|      ap_vld|                      theta_out_V_out|       pointer|
|theta_out_V_out_ap_vld   |  out|    1|      ap_vld|                      theta_out_V_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

