// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="accelerator_accelerator,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sfvc784-1-e,HLS_INPUT_CLOCK=30.302999,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=20.707458,HLS_SYN_LAT=10765,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3934,HLS_SYN_LUT=4706,HLS_VERSION=2024_1}" *)

module accelerator (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        w1_address0,
        w1_ce0,
        w1_q0,
        w1_address1,
        w1_ce1,
        w1_q1,
        w2_address0,
        w2_ce0,
        w2_q0,
        w2_address1,
        w2_ce1,
        w2_q1,
        bias_1_address0,
        bias_1_ce0,
        bias_1_q0,
        bias_2_address0,
        bias_2_ce0,
        bias_2_q0,
        training,
        ap_return
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] w1_address0;
output   w1_ce0;
input  [15:0] w1_q0;
output  [1:0] w1_address1;
output   w1_ce1;
input  [15:0] w1_q1;
output  [1:0] w2_address0;
output   w2_ce0;
input  [15:0] w2_q0;
output  [1:0] w2_address1;
output   w2_ce1;
input  [15:0] w2_q1;
output  [0:0] bias_1_address0;
output   bias_1_ce0;
input  [15:0] bias_1_q0;
output  [0:0] bias_2_address0;
output   bias_2_ce0;
input  [15:0] bias_2_q0;
input  [15:0] training;
output  [255:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [0:0] cmp_i_i100_fu_801_p2;
reg   [0:0] cmp_i_i100_reg_2222;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln65_fu_994_p2;
reg   [0:0] icmp_ln65_reg_2283;
wire   [8:0] i_2_fu_1000_p2;
reg   [8:0] i_2_reg_2287;
wire   [0:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_return;
reg   [0:0] targetBlock_reg_2328;
wire    ap_CS_fsm_state5;
wire   [15:0] select_ln69_24_fu_1366_p3;
wire    ap_CS_fsm_state6;
wire   [15:0] select_ln69_25_fu_1373_p3;
wire   [15:0] select_ln69_26_fu_1380_p3;
wire   [15:0] select_ln69_27_fu_1387_p3;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_done;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_idle;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_ready;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce0;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address1;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce1;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce0;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address1;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce1;
wire   [0:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_ce0;
wire   [0:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_ce0;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out_ap_vld;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_done;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_idle;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_ready;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out_ap_vld;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_done;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_idle;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_ready;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_1_0_0_0_load107_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_1_0_0_0_load107_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_0_0_0_0_load105_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_0_0_0_0_load105_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_1_0_0_0_load103_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_1_0_0_0_load103_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_0_0_0_0_load101_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_0_0_0_0_load101_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_1_0_0_0_load99_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_1_0_0_0_load99_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_0_0_0_0_load97_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_0_0_0_0_load97_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_1_0_0_0_load95_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_1_0_0_0_load95_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_0_0_0_0_load93_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_0_0_0_0_load93_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_1_0_0_0_load91_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_1_0_0_0_load91_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_0_0_0_0_load89_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_0_0_0_0_load89_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_1_0_0_0_load87_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_1_0_0_0_load87_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_0_0_0_0_load85_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_0_0_0_0_load85_out_ap_vld;
reg   [15:0] mux_case_156_reg_458;
wire   [15:0] select_ln69_12_fu_1270_p3;
reg   [15:0] mux_case_055_reg_468;
wire   [15:0] select_ln69_13_fu_1278_p3;
reg   [15:0] mux_case_154_reg_478;
wire   [15:0] select_ln69_14_fu_1286_p3;
reg   [15:0] mux_case_053_reg_488;
wire   [15:0] select_ln69_15_fu_1294_p3;
reg   [15:0] mux_case_152_reg_498;
wire   [15:0] select_ln69_16_fu_1302_p3;
reg   [15:0] mux_case_051_reg_508;
wire   [15:0] select_ln69_17_fu_1310_p3;
reg   [15:0] mux_case_150_reg_518;
wire   [15:0] select_ln69_18_fu_1318_p3;
reg   [15:0] mux_case_049_reg_528;
wire   [15:0] select_ln69_19_fu_1326_p3;
reg   [15:0] mux_case_148_reg_538;
wire   [15:0] select_ln69_20_fu_1334_p3;
reg   [15:0] mux_case_047_reg_548;
wire   [15:0] select_ln69_21_fu_1342_p3;
reg   [15:0] mux_case_146_reg_558;
wire   [15:0] select_ln69_22_fu_1350_p3;
reg   [15:0] mux_case_045_reg_568;
wire   [15:0] select_ln69_23_fu_1358_p3;
reg   [15:0] retval_0_3_0_0_0_load_lcssa_lcssa_reg_578;
reg   [15:0] retval_0_2_0_0_0_load_lcssa_lcssa_reg_588;
reg   [15:0] retval_0_1_0_0_0_load_lcssa_lcssa_reg_598;
reg   [15:0] retval_0_0_0_0_0_load_lcssa_lcssa_reg_608;
reg    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg;
reg   [15:0] bias_2_local_1_1_loc_fu_400;
reg   [15:0] bias_2_local_193_loc_fu_396;
reg   [15:0] bias_1_local_1_1_loc_fu_392;
reg   [15:0] bias_1_local_191_loc_fu_388;
reg   [15:0] w2_local_3_1_loc_fu_384;
reg   [15:0] w2_local_2_1_loc_fu_380;
reg   [15:0] w2_local_1_1_loc_fu_376;
reg   [15:0] w2_local_189_loc_fu_372;
reg   [15:0] w1_local_3_1_loc_fu_368;
reg   [15:0] w1_local_2_1_loc_fu_364;
reg   [15:0] w1_local_1_1_loc_fu_360;
reg   [15:0] w1_local_187_loc_fu_356;
reg   [15:0] mux_case_15663_loc_fu_352;
reg   [15:0] mux_case_05559_loc_fu_348;
reg   [15:0] mux_case_15455_loc_fu_344;
reg   [15:0] mux_case_05351_loc_fu_340;
reg   [15:0] mux_case_15247_loc_fu_336;
reg   [15:0] mux_case_05143_loc_fu_332;
reg   [15:0] mux_case_15039_loc_fu_328;
reg   [15:0] mux_case_04935_loc_fu_324;
reg   [15:0] mux_case_14831_loc_fu_320;
reg   [15:0] mux_case_04727_loc_fu_316;
reg   [15:0] mux_case_14623_loc_fu_312;
reg   [15:0] mux_case_04519_loc_fu_308;
reg   [15:0] retval_0_3_0_0_0_load81_loc_fu_304;
reg   [15:0] retval_0_2_0_0_0_load75_loc_fu_300;
reg   [15:0] retval_0_1_0_0_0_load69_loc_fu_296;
reg   [15:0] retval_0_0_0_0_0_load63_loc_fu_292;
reg   [15:0] retval_0_3_0_0_0_load_loc_fu_288;
reg   [15:0] retval_0_2_0_0_0_load_loc_fu_284;
reg   [15:0] retval_0_1_0_0_0_load_loc_fu_280;
reg   [15:0] retval_0_0_0_0_0_load_loc_fu_276;
reg   [15:0] array_back2_weight_changes_loc_fu_272;
reg   [15:0] array_back2_weight_changes_4_loc_fu_268;
reg   [15:0] array_back2_weight_changes_5_loc_fu_264;
reg   [15:0] array_back2_weight_changes_6_loc_fu_260;
reg   [15:0] array_back2_bias_change_loc_fu_256;
reg   [15:0] array_back2_bias_change_2_loc_fu_252;
reg   [15:0] array_back1_weight_changes_loc_fu_248;
reg   [15:0] array_back1_weight_changes_4_loc_fu_244;
reg   [15:0] array_back1_weight_changes_5_loc_fu_240;
reg   [15:0] array_back1_weight_changes_6_loc_fu_236;
reg   [15:0] array_back1_bias_change_loc_fu_232;
reg   [15:0] array_back1_bias_change_2_loc_fu_228;
reg    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [8:0] i_fu_64;
reg   [15:0] w1_local_0_fu_68;
wire   [15:0] select_ln69_11_fu_1263_p3;
reg   [15:0] w1_local_1_0_fu_72;
wire   [15:0] select_ln69_10_fu_1256_p3;
reg   [15:0] w1_local_2_0_fu_76;
wire   [15:0] select_ln69_9_fu_1249_p3;
reg   [15:0] w1_local_3_0_fu_80;
wire   [15:0] select_ln69_8_fu_1242_p3;
reg   [15:0] w2_local_0_fu_84;
wire   [15:0] select_ln69_7_fu_1235_p3;
reg   [15:0] w2_local_1_0_fu_88;
wire   [15:0] select_ln69_6_fu_1228_p3;
reg   [15:0] w2_local_2_0_fu_92;
wire   [15:0] select_ln69_5_fu_1221_p3;
reg   [15:0] w2_local_3_0_fu_96;
wire   [15:0] select_ln69_4_fu_1214_p3;
reg   [15:0] bias_1_local_0_fu_100;
wire   [15:0] select_ln69_3_fu_1207_p3;
reg   [15:0] bias_1_local_1_0_fu_104;
wire   [15:0] select_ln69_2_fu_1200_p3;
reg   [15:0] bias_2_local_0_fu_108;
wire   [15:0] select_ln69_1_fu_1193_p3;
reg   [15:0] bias_2_local_1_0_fu_112;
wire   [15:0] select_ln69_fu_1186_p3;
reg   [15:0] retval_0_0_0_0_0_load64_fu_116;
reg   [15:0] retval_0_1_0_0_0_load70_fu_120;
reg   [15:0] retval_0_2_0_0_0_load76_fu_124;
reg   [15:0] retval_0_3_0_0_0_load82_fu_128;
reg   [15:0] mux_case_04520_fu_132;
reg   [15:0] mux_case_14624_fu_136;
reg   [15:0] mux_case_04728_fu_140;
reg   [15:0] mux_case_14832_fu_144;
reg   [15:0] mux_case_04936_fu_148;
reg   [15:0] mux_case_15040_fu_152;
reg   [15:0] mux_case_05144_fu_156;
reg   [15:0] mux_case_15248_fu_160;
reg   [15:0] mux_case_05352_fu_164;
reg   [15:0] mux_case_15456_fu_168;
reg   [15:0] mux_case_05560_fu_172;
reg   [15:0] mux_case_15664_fu_176;
wire    ap_CS_fsm_state8;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg = 1'b0;
#0 grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg = 1'b0;
#0 grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg = 1'b0;
#0 i_fu_64 = 9'd0;
#0 w1_local_0_fu_68 = 16'd0;
#0 w1_local_1_0_fu_72 = 16'd0;
#0 w1_local_2_0_fu_76 = 16'd0;
#0 w1_local_3_0_fu_80 = 16'd0;
#0 w2_local_0_fu_84 = 16'd0;
#0 w2_local_1_0_fu_88 = 16'd0;
#0 w2_local_2_0_fu_92 = 16'd0;
#0 w2_local_3_0_fu_96 = 16'd0;
#0 bias_1_local_0_fu_100 = 16'd0;
#0 bias_1_local_1_0_fu_104 = 16'd0;
#0 bias_2_local_0_fu_108 = 16'd0;
#0 bias_2_local_1_0_fu_112 = 16'd0;
#0 retval_0_0_0_0_0_load64_fu_116 = 16'd0;
#0 retval_0_1_0_0_0_load70_fu_120 = 16'd0;
#0 retval_0_2_0_0_0_load76_fu_124 = 16'd0;
#0 retval_0_3_0_0_0_load82_fu_128 = 16'd0;
#0 mux_case_04520_fu_132 = 16'd0;
#0 mux_case_14624_fu_136 = 16'd0;
#0 mux_case_04728_fu_140 = 16'd0;
#0 mux_case_14832_fu_144 = 16'd0;
#0 mux_case_04936_fu_148 = 16'd0;
#0 mux_case_15040_fu_152 = 16'd0;
#0 mux_case_05144_fu_156 = 16'd0;
#0 mux_case_15248_fu_160 = 16'd0;
#0 mux_case_05352_fu_164 = 16'd0;
#0 mux_case_15456_fu_168 = 16'd0;
#0 mux_case_05560_fu_172 = 16'd0;
#0 mux_case_15664_fu_176 = 16'd0;
end

accelerator_accelerator_Pipeline_VITIS_LOOP_47_1 grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start),
    .ap_done(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_done),
    .ap_idle(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_idle),
    .ap_ready(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_ready),
    .w1_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address0),
    .w1_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce0),
    .w1_q0(w1_q0),
    .w1_address1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address1),
    .w1_ce1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce1),
    .w1_q1(w1_q1),
    .w2_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address0),
    .w2_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce0),
    .w2_q0(w2_q0),
    .w2_address1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address1),
    .w2_ce1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce1),
    .w2_q1(w2_q1),
    .bias_1_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_address0),
    .bias_1_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_ce0),
    .bias_1_q0(bias_1_q0),
    .bias_2_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_address0),
    .bias_2_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_ce0),
    .bias_2_q0(bias_2_q0),
    .w2_local_3_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out),
    .w2_local_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out_ap_vld),
    .w2_local_2_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out),
    .w2_local_2_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out_ap_vld),
    .w1_local_3_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out),
    .w1_local_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out_ap_vld),
    .w1_local_2_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out),
    .w1_local_2_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out_ap_vld),
    .bias_2_local_1_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out),
    .bias_2_local_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out_ap_vld),
    .bias_1_local_1_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out),
    .bias_1_local_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out_ap_vld),
    .w2_local_1_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out),
    .w2_local_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out_ap_vld),
    .w2_local_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out),
    .w2_local_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out_ap_vld),
    .w1_local_1_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out),
    .w1_local_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out_ap_vld),
    .w1_local_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out),
    .w1_local_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out_ap_vld),
    .bias_2_local_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out),
    .bias_2_local_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out_ap_vld),
    .bias_1_local_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out),
    .bias_1_local_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out_ap_vld)
);

accelerator_accelerator_Pipeline_VITIS_LOOP_69_4 grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start),
    .ap_done(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_done),
    .ap_idle(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_idle),
    .ap_ready(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_ready),
    .bias_2_local_1_0(bias_2_local_1_0_fu_112),
    .bias_2_local_0(bias_2_local_0_fu_108),
    .bias_1_local_1_0(bias_1_local_1_0_fu_104),
    .bias_1_local_0(bias_1_local_0_fu_100),
    .w2_local_3_0(w2_local_3_0_fu_96),
    .w2_local_2_0(w2_local_2_0_fu_92),
    .w2_local_1_0(w2_local_1_0_fu_88),
    .w2_local_0(w2_local_0_fu_84),
    .w1_local_3_0(w1_local_3_0_fu_80),
    .w1_local_2_0(w1_local_2_0_fu_76),
    .w1_local_1_0(w1_local_1_0_fu_72),
    .w1_local_0(w1_local_0_fu_68),
    .mux_case_15664(mux_case_15664_fu_176),
    .mux_case_05560(mux_case_05560_fu_172),
    .mux_case_15456(mux_case_15456_fu_168),
    .mux_case_05352(mux_case_05352_fu_164),
    .mux_case_15248(mux_case_15248_fu_160),
    .mux_case_05144(mux_case_05144_fu_156),
    .mux_case_15040(mux_case_15040_fu_152),
    .mux_case_04936(mux_case_04936_fu_148),
    .mux_case_14832(mux_case_14832_fu_144),
    .mux_case_04728(mux_case_04728_fu_140),
    .mux_case_14624(mux_case_14624_fu_136),
    .mux_case_04520(mux_case_04520_fu_132),
    .retval_0_3_0_0_0_load82(retval_0_3_0_0_0_load82_fu_128),
    .retval_0_2_0_0_0_load76(retval_0_2_0_0_0_load76_fu_124),
    .retval_0_1_0_0_0_load70(retval_0_1_0_0_0_load70_fu_120),
    .retval_0_0_0_0_0_load64(retval_0_0_0_0_0_load64_fu_116),
    .training(training),
    .cmp_i_i100(cmp_i_i100_reg_2222),
    .bias_2_local_1_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out),
    .bias_2_local_1_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out_ap_vld),
    .bias_2_local_193_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out),
    .bias_2_local_193_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out_ap_vld),
    .bias_1_local_1_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out),
    .bias_1_local_1_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out_ap_vld),
    .bias_1_local_191_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out),
    .bias_1_local_191_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out_ap_vld),
    .w2_local_3_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out),
    .w2_local_3_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out_ap_vld),
    .w2_local_2_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out),
    .w2_local_2_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out_ap_vld),
    .w2_local_1_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out),
    .w2_local_1_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out_ap_vld),
    .w2_local_189_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out),
    .w2_local_189_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out_ap_vld),
    .w1_local_3_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out),
    .w1_local_3_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out_ap_vld),
    .w1_local_2_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out),
    .w1_local_2_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out_ap_vld),
    .w1_local_1_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out),
    .w1_local_1_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out_ap_vld),
    .w1_local_187_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out),
    .w1_local_187_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out_ap_vld),
    .mux_case_15663_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out),
    .mux_case_15663_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out_ap_vld),
    .mux_case_05559_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out),
    .mux_case_05559_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out_ap_vld),
    .mux_case_15455_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out),
    .mux_case_15455_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out_ap_vld),
    .mux_case_05351_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out),
    .mux_case_05351_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out_ap_vld),
    .mux_case_15247_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out),
    .mux_case_15247_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out_ap_vld),
    .mux_case_05143_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out),
    .mux_case_05143_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out_ap_vld),
    .mux_case_15039_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out),
    .mux_case_15039_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out_ap_vld),
    .mux_case_04935_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out),
    .mux_case_04935_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out_ap_vld),
    .mux_case_14831_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out),
    .mux_case_14831_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out_ap_vld),
    .mux_case_04727_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out),
    .mux_case_04727_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out_ap_vld),
    .mux_case_14623_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out),
    .mux_case_14623_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out_ap_vld),
    .mux_case_04519_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out),
    .mux_case_04519_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out_ap_vld),
    .retval_0_3_0_0_0_load81_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out),
    .retval_0_3_0_0_0_load81_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out_ap_vld),
    .retval_0_2_0_0_0_load75_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out),
    .retval_0_2_0_0_0_load75_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out_ap_vld),
    .retval_0_1_0_0_0_load69_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out),
    .retval_0_1_0_0_0_load69_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out_ap_vld),
    .retval_0_0_0_0_0_load63_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out),
    .retval_0_0_0_0_0_load63_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out_ap_vld),
    .retval_0_3_0_0_0_load_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out),
    .retval_0_3_0_0_0_load_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out_ap_vld),
    .retval_0_2_0_0_0_load_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out),
    .retval_0_2_0_0_0_load_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out_ap_vld),
    .retval_0_1_0_0_0_load_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out),
    .retval_0_1_0_0_0_load_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out_ap_vld),
    .retval_0_0_0_0_0_load_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out),
    .retval_0_0_0_0_0_load_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out_ap_vld),
    .array_back2_weight_changes_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out),
    .array_back2_weight_changes_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out_ap_vld),
    .array_back2_weight_changes_4_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out),
    .array_back2_weight_changes_4_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out_ap_vld),
    .array_back2_weight_changes_5_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out),
    .array_back2_weight_changes_5_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out_ap_vld),
    .array_back2_weight_changes_6_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out),
    .array_back2_weight_changes_6_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out_ap_vld),
    .array_back2_bias_change_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out),
    .array_back2_bias_change_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out_ap_vld),
    .array_back2_bias_change_2_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out),
    .array_back2_bias_change_2_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out_ap_vld),
    .array_back1_weight_changes_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out),
    .array_back1_weight_changes_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out_ap_vld),
    .array_back1_weight_changes_4_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out),
    .array_back1_weight_changes_4_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out_ap_vld),
    .array_back1_weight_changes_5_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out),
    .array_back1_weight_changes_5_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out_ap_vld),
    .array_back1_weight_changes_6_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out),
    .array_back1_weight_changes_6_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out_ap_vld),
    .array_back1_bias_change_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out),
    .array_back1_bias_change_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out_ap_vld),
    .array_back1_bias_change_2_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out),
    .array_back1_bias_change_2_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out_ap_vld),
    .ap_return(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_return)
);

accelerator_accelerator_Pipeline_VITIS_LOOP_156_9 grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start),
    .ap_done(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_done),
    .ap_idle(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_idle),
    .ap_ready(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_ready),
    .mux_case_146(mux_case_146_reg_558),
    .mux_case_045(mux_case_045_reg_568),
    .mux_case_148(mux_case_148_reg_538),
    .mux_case_047(mux_case_047_reg_548),
    .mux_case_150(mux_case_150_reg_518),
    .mux_case_049(mux_case_049_reg_528),
    .mux_case_152(mux_case_152_reg_498),
    .mux_case_051(mux_case_051_reg_508),
    .mux_case_154(mux_case_154_reg_478),
    .mux_case_053(mux_case_053_reg_488),
    .mux_case_156(mux_case_156_reg_458),
    .mux_case_055(mux_case_055_reg_468),
    .retval_4_1_0_0_0_load107_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_1_0_0_0_load107_out),
    .retval_4_1_0_0_0_load107_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_1_0_0_0_load107_out_ap_vld),
    .retval_4_0_0_0_0_load105_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_0_0_0_0_load105_out),
    .retval_4_0_0_0_0_load105_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_0_0_0_0_load105_out_ap_vld),
    .retval_3_1_0_0_0_load103_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_1_0_0_0_load103_out),
    .retval_3_1_0_0_0_load103_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_1_0_0_0_load103_out_ap_vld),
    .retval_3_0_0_0_0_load101_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_0_0_0_0_load101_out),
    .retval_3_0_0_0_0_load101_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_0_0_0_0_load101_out_ap_vld),
    .retval_2_1_1_0_0_0_load99_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_1_0_0_0_load99_out),
    .retval_2_1_1_0_0_0_load99_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_1_0_0_0_load99_out_ap_vld),
    .retval_2_1_0_0_0_0_load97_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_0_0_0_0_load97_out),
    .retval_2_1_0_0_0_0_load97_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_0_0_0_0_load97_out_ap_vld),
    .retval_2_0_1_0_0_0_load95_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_1_0_0_0_load95_out),
    .retval_2_0_1_0_0_0_load95_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_1_0_0_0_load95_out_ap_vld),
    .retval_2_0_0_0_0_0_load93_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_0_0_0_0_load93_out),
    .retval_2_0_0_0_0_0_load93_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_0_0_0_0_load93_out_ap_vld),
    .retval_1_1_1_0_0_0_load91_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_1_0_0_0_load91_out),
    .retval_1_1_1_0_0_0_load91_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_1_0_0_0_load91_out_ap_vld),
    .retval_1_1_0_0_0_0_load89_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_0_0_0_0_load89_out),
    .retval_1_1_0_0_0_0_load89_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_0_0_0_0_load89_out_ap_vld),
    .retval_1_0_1_0_0_0_load87_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_1_0_0_0_load87_out),
    .retval_1_0_1_0_0_0_load87_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_1_0_0_0_load87_out_ap_vld),
    .retval_1_0_0_0_0_0_load85_out(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_0_0_0_0_load85_out),
    .retval_1_0_0_0_0_0_load85_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_0_0_0_0_load85_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln65_reg_2283 == 1'd1) | (cmp_i_i100_reg_2222 == 1'd1)))) begin
            grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg <= 1'b1;
        end else if ((grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_ready == 1'b1)) begin
            grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg <= 1'b1;
        end else if ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_ready == 1'b1)) begin
            grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln65_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg <= 1'b1;
        end else if ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_ready == 1'b1)) begin
            grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bias_1_local_0_fu_100 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        bias_1_local_0_fu_100 <= select_ln69_3_fu_1207_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bias_1_local_1_0_fu_104 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        bias_1_local_1_0_fu_104 <= select_ln69_2_fu_1200_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bias_2_local_0_fu_108 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        bias_2_local_0_fu_108 <= select_ln69_1_fu_1193_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bias_2_local_1_0_fu_112 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        bias_2_local_1_0_fu_112 <= select_ln69_fu_1186_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_64 <= 9'd0;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_fu_64 <= i_2_reg_2287;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_04520_fu_132 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_04520_fu_132 <= select_ln69_23_fu_1358_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_045_reg_568 <= select_ln69_23_fu_1358_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_045_reg_568 <= mux_case_04520_fu_132;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_04728_fu_140 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_04728_fu_140 <= select_ln69_21_fu_1342_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_047_reg_548 <= select_ln69_21_fu_1342_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_047_reg_548 <= mux_case_04728_fu_140;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_04936_fu_148 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_04936_fu_148 <= select_ln69_19_fu_1326_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_049_reg_528 <= select_ln69_19_fu_1326_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_049_reg_528 <= mux_case_04936_fu_148;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_05144_fu_156 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_05144_fu_156 <= select_ln69_17_fu_1310_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_051_reg_508 <= select_ln69_17_fu_1310_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_051_reg_508 <= mux_case_05144_fu_156;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_05352_fu_164 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_05352_fu_164 <= select_ln69_15_fu_1294_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_053_reg_488 <= select_ln69_15_fu_1294_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_053_reg_488 <= mux_case_05352_fu_164;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_05560_fu_172 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_05560_fu_172 <= select_ln69_13_fu_1278_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_055_reg_468 <= select_ln69_13_fu_1278_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_055_reg_468 <= mux_case_05560_fu_172;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_14624_fu_136 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_14624_fu_136 <= select_ln69_22_fu_1350_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_146_reg_558 <= select_ln69_22_fu_1350_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_146_reg_558 <= mux_case_14624_fu_136;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_14832_fu_144 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_14832_fu_144 <= select_ln69_20_fu_1334_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_148_reg_538 <= select_ln69_20_fu_1334_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_148_reg_538 <= mux_case_14832_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_15040_fu_152 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_15040_fu_152 <= select_ln69_18_fu_1318_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_150_reg_518 <= select_ln69_18_fu_1318_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_150_reg_518 <= mux_case_15040_fu_152;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_15248_fu_160 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_15248_fu_160 <= select_ln69_16_fu_1302_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_152_reg_498 <= select_ln69_16_fu_1302_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_152_reg_498 <= mux_case_15248_fu_160;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_15456_fu_168 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_15456_fu_168 <= select_ln69_14_fu_1286_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_154_reg_478 <= select_ln69_14_fu_1286_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_154_reg_478 <= mux_case_15456_fu_168;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_15664_fu_176 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_15664_fu_176 <= select_ln69_12_fu_1270_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_156_reg_458 <= select_ln69_12_fu_1270_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_156_reg_458 <= mux_case_15664_fu_176;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        retval_0_0_0_0_0_load_lcssa_lcssa_reg_608 <= select_ln69_27_fu_1387_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        retval_0_0_0_0_0_load_lcssa_lcssa_reg_608 <= retval_0_0_0_0_0_load64_fu_116;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        retval_0_1_0_0_0_load_lcssa_lcssa_reg_598 <= select_ln69_26_fu_1380_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        retval_0_1_0_0_0_load_lcssa_lcssa_reg_598 <= retval_0_1_0_0_0_load70_fu_120;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        retval_0_2_0_0_0_load_lcssa_lcssa_reg_588 <= select_ln69_25_fu_1373_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        retval_0_2_0_0_0_load_lcssa_lcssa_reg_588 <= retval_0_2_0_0_0_load76_fu_124;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        retval_0_3_0_0_0_load_lcssa_lcssa_reg_578 <= select_ln69_24_fu_1366_p3;
    end else if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        retval_0_3_0_0_0_load_lcssa_lcssa_reg_578 <= retval_0_3_0_0_0_load82_fu_128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w1_local_0_fu_68 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w1_local_0_fu_68 <= select_ln69_11_fu_1263_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w1_local_1_0_fu_72 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w1_local_1_0_fu_72 <= select_ln69_10_fu_1256_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w1_local_2_0_fu_76 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w1_local_2_0_fu_76 <= select_ln69_9_fu_1249_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w1_local_3_0_fu_80 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w1_local_3_0_fu_80 <= select_ln69_8_fu_1242_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w2_local_0_fu_84 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w2_local_0_fu_84 <= select_ln69_7_fu_1235_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w2_local_1_0_fu_88 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w2_local_1_0_fu_88 <= select_ln69_6_fu_1228_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w2_local_2_0_fu_92 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w2_local_2_0_fu_92 <= select_ln69_5_fu_1221_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w2_local_3_0_fu_96 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out;
    end else if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w2_local_3_0_fu_96 <= select_ln69_4_fu_1214_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_bias_change_2_loc_fu_228 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_bias_change_loc_fu_232 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_weight_changes_4_loc_fu_244 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_weight_changes_5_loc_fu_240 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_weight_changes_6_loc_fu_236 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_weight_changes_loc_fu_248 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_bias_change_2_loc_fu_252 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_bias_change_loc_fu_256 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_weight_changes_4_loc_fu_268 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_weight_changes_5_loc_fu_264 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_weight_changes_6_loc_fu_260 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_weight_changes_loc_fu_272 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out_ap_vld == 1'b1))) begin
        bias_1_local_191_loc_fu_388 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out_ap_vld == 1'b1))) begin
        bias_1_local_1_1_loc_fu_392 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out_ap_vld == 1'b1))) begin
        bias_2_local_193_loc_fu_396 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out_ap_vld == 1'b1))) begin
        bias_2_local_1_1_loc_fu_400 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cmp_i_i100_reg_2222 <= cmp_i_i100_fu_801_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_2_reg_2287 <= i_2_fu_1000_p2;
        icmp_ln65_reg_2283 <= icmp_ln65_fu_994_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_04519_loc_fu_308 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_04727_loc_fu_316 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_04935_loc_fu_324 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_05143_loc_fu_332 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_05351_loc_fu_340 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_05559_loc_fu_348 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_14623_loc_fu_312 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_14831_loc_fu_320 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_15039_loc_fu_328 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_15247_loc_fu_336 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_15455_loc_fu_344 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_15663_loc_fu_352 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_0_0_0_0_load63_loc_fu_292 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        retval_0_0_0_0_0_load64_fu_116 <= select_ln69_27_fu_1387_p3;
        retval_0_1_0_0_0_load70_fu_120 <= select_ln69_26_fu_1380_p3;
        retval_0_2_0_0_0_load76_fu_124 <= select_ln69_25_fu_1373_p3;
        retval_0_3_0_0_0_load82_fu_128 <= select_ln69_24_fu_1366_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_0_0_0_0_load_loc_fu_276 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_1_0_0_0_load69_loc_fu_296 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_1_0_0_0_load_loc_fu_280 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_2_0_0_0_load75_loc_fu_300 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_2_0_0_0_load_loc_fu_284 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_3_0_0_0_load81_loc_fu_304 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_3_0_0_0_load_loc_fu_288 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        targetBlock_reg_2328 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_187_loc_fu_356 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_1_1_loc_fu_360 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_2_1_loc_fu_364 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_3_1_loc_fu_368 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_189_loc_fu_372 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_1_1_loc_fu_376 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_2_1_loc_fu_380 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out_ap_vld == 1'b1))) begin
        w2_local_3_1_loc_fu_384 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln65_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln65_reg_2283 == 1'd0) & (cmp_i_i100_reg_2222 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_return = {{{{{{{{{{{{{{{{grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_1_0_0_0_load107_out}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_0_0_0_0_load105_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_1_0_0_0_load103_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_0_0_0_0_load101_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_1_0_0_0_load99_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_0_0_0_0_load97_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_1_0_0_0_load95_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_0_0_0_0_load93_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_1_0_0_0_load91_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_0_0_0_0_load89_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_1_0_0_0_load87_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_0_0_0_0_load85_out}}, {retval_0_3_0_0_0_load_lcssa_lcssa_reg_578}}, 
    {retval_0_2_0_0_0_load_lcssa_lcssa_reg_588}}, {retval_0_1_0_0_0_load_lcssa_lcssa_reg_598}}, {retval_0_0_0_0_0_load_lcssa_lcssa_reg_608}};

assign bias_1_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_address0;

assign bias_1_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_ce0;

assign bias_2_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_address0;

assign bias_2_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_ce0;

assign cmp_i_i100_fu_801_p2 = ((training == 16'd0) ? 1'b1 : 1'b0);

assign grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start = grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg;

assign grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg;

assign grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start = grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg;

assign i_2_fu_1000_p2 = (i_fu_64 + 9'd1);

assign icmp_ln65_fu_994_p2 = ((i_fu_64 == 9'd500) ? 1'b1 : 1'b0);

assign select_ln69_10_fu_1256_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? w1_local_1_1_loc_fu_360 : array_back1_weight_changes_4_loc_fu_244);

assign select_ln69_11_fu_1263_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? w1_local_187_loc_fu_356 : array_back1_weight_changes_loc_fu_248);

assign select_ln69_12_fu_1270_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_15663_loc_fu_352 : array_back2_weight_changes_6_loc_fu_260);

assign select_ln69_13_fu_1278_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_05559_loc_fu_348 : array_back2_weight_changes_4_loc_fu_268);

assign select_ln69_14_fu_1286_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_15455_loc_fu_344 : array_back2_weight_changes_5_loc_fu_264);

assign select_ln69_15_fu_1294_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_05351_loc_fu_340 : array_back2_weight_changes_loc_fu_272);

assign select_ln69_16_fu_1302_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_15247_loc_fu_336 : array_back1_weight_changes_6_loc_fu_236);

assign select_ln69_17_fu_1310_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_05143_loc_fu_332 : array_back1_weight_changes_4_loc_fu_244);

assign select_ln69_18_fu_1318_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_15039_loc_fu_328 : array_back1_weight_changes_5_loc_fu_240);

assign select_ln69_19_fu_1326_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_04935_loc_fu_324 : array_back1_weight_changes_loc_fu_248);

assign select_ln69_1_fu_1193_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? bias_2_local_193_loc_fu_396 : array_back2_bias_change_loc_fu_256);

assign select_ln69_20_fu_1334_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_14831_loc_fu_320 : array_back2_bias_change_2_loc_fu_252);

assign select_ln69_21_fu_1342_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_04727_loc_fu_316 : array_back2_bias_change_loc_fu_256);

assign select_ln69_22_fu_1350_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_14623_loc_fu_312 : array_back1_bias_change_2_loc_fu_228);

assign select_ln69_23_fu_1358_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? mux_case_04519_loc_fu_308 : array_back1_bias_change_loc_fu_232);

assign select_ln69_24_fu_1366_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? retval_0_3_0_0_0_load81_loc_fu_304 : retval_0_3_0_0_0_load_loc_fu_288);

assign select_ln69_25_fu_1373_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? retval_0_2_0_0_0_load75_loc_fu_300 : retval_0_2_0_0_0_load_loc_fu_284);

assign select_ln69_26_fu_1380_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? retval_0_1_0_0_0_load69_loc_fu_296 : retval_0_1_0_0_0_load_loc_fu_280);

assign select_ln69_27_fu_1387_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? retval_0_0_0_0_0_load63_loc_fu_292 : retval_0_0_0_0_0_load_loc_fu_276);

assign select_ln69_2_fu_1200_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? bias_1_local_1_1_loc_fu_392 : array_back1_bias_change_2_loc_fu_228);

assign select_ln69_3_fu_1207_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? bias_1_local_191_loc_fu_388 : array_back1_bias_change_loc_fu_232);

assign select_ln69_4_fu_1214_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? w2_local_3_1_loc_fu_384 : array_back2_weight_changes_6_loc_fu_260);

assign select_ln69_5_fu_1221_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? w2_local_2_1_loc_fu_380 : array_back2_weight_changes_5_loc_fu_264);

assign select_ln69_6_fu_1228_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? w2_local_1_1_loc_fu_376 : array_back2_weight_changes_4_loc_fu_268);

assign select_ln69_7_fu_1235_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? w2_local_189_loc_fu_372 : array_back2_weight_changes_loc_fu_272);

assign select_ln69_8_fu_1242_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? w1_local_3_1_loc_fu_368 : array_back1_weight_changes_6_loc_fu_236);

assign select_ln69_9_fu_1249_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? w1_local_2_1_loc_fu_364 : array_back1_weight_changes_5_loc_fu_240);

assign select_ln69_fu_1186_p3 = ((targetBlock_reg_2328[0:0] == 1'b1) ? bias_2_local_1_1_loc_fu_400 : array_back2_bias_change_2_loc_fu_252);

assign w1_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address0;

assign w1_address1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address1;

assign w1_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce0;

assign w1_ce1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce1;

assign w2_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address0;

assign w2_address1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address1;

assign w2_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce0;

assign w2_ce1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce1;

endmodule //accelerator
