module audio_codec
(
   //////////// Audio //////////
   // input  logic               AUD_ADCDAT,
   // inout  logic               AUD_ADCLRCK,
   inout  logic               AUD_BCLK,
   output logic               AUD_DACDAT,
   inout  logic               AUD_DACLRCK,
   output logic               AUD_XCK,

   //////////// CLOCK //////////
   // input  logic               CLOCK2_50,
   // input  logic               CLOCK3_50,
   // input  logic               CLOCK4_50,
   input  logic               CLOCK_50,

   //////////// I2C for Audio and Video-In //////////
   output                     FPGA_I2C_SCLK,
   inout                      FPGA_I2C_SDAT,

   //////////// SEG7 //////////
   // output logic     [6:0]     HEX0,
   // output logic     [6:0]     HEX1,
   // output logic     [6:0]     HEX2,
   // output logic     [6:0]     HEX3,
   // output logic     [6:0]     HEX4,
   // output logic     [6:0]     HEX5,

   //////////// KEY //////////
   input  logic     [3:0]     KEY

   //////////// LED //////////
   // output logic     [9:0]     LEDR,

   //////////// SW //////////
   // input  logic     [9:0]     SW
);

//=======================================================
//  REG/WIRE declarations
//=======================================================

   logic clk;
   logic reset;

//=======================================================
//  Structural coding
//=======================================================

   assign clk = CLOCK_50;

endmodule
