Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 17 13:01:58 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   370 |
|    Minimum number of control sets                        |   370 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   370 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   348 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           45 |
| Yes          | No                    | No                     |           11033 |         2437 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------+--------------------+------------------+----------------+
| Clock Signal |               Enable Signal              |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm3/k0_write_en                         | fsm3/done_reg_0    |                1 |              1 |
|  clk         | fsm1/fsm1_write_en                       |                    |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                       |                    |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                       |                    |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                       |                    |                1 |              2 |
|  clk         | fsm3/k0_write_en                         |                    |                2 |              3 |
|  clk         | fsm5/fsm5_write_en                       |                    |                1 |              3 |
|  clk         | fsm0/fsm0_write_en                       |                    |                2 |              3 |
|  clk         | fsm6/fsm6_write_en                       |                    |                1 |              3 |
|  clk         | fsm2/fsm2_write_en                       |                    |                1 |              3 |
|  clk         | fsm8/fsm8_write_en                       |                    |                1 |              3 |
|  clk         | fsm3/fsm3_write_en                       |                    |                1 |              3 |
|  clk         | fsm10/out_reg[1]_0[0]                    |                    |                3 |              4 |
|  clk         | fsm10/done_reg[0]                        |                    |                1 |              4 |
|  clk         | fsm10/E[0]                               |                    |                1 |              4 |
|  clk         | fsm9/j01_write_en                        | fsm9/out_reg[1]_0  |                1 |              4 |
|  clk         | fsm10/fsm10_write_en                     |                    |                2 |              4 |
|  clk         | fsm1/E[0]                                |                    |                1 |              4 |
|  clk         | fsm4/E[0]                                |                    |                1 |              4 |
|  clk         | fsm6/E[0]                                |                    |                1 |              4 |
|  clk         | fsm7/i10_write_en                        | fsm7/out_reg[1]_26 |                1 |              4 |
|  clk         | fsm7/j10_write_en                        | fsm7/out_reg[0]_33 |                1 |              4 |
|  clk         | par_done_reg0/out_reg[0]_5               |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_6               |                    |               29 |             32 |
|  clk         | par_done_reg0/out_reg[0]_7               |                    |               29 |             32 |
|  clk         | par_done_reg0/out_reg[0]_4               |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_22              |                    |               30 |             32 |
|  clk         | par_done_reg0/out_reg[0]_3               |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_23              |                    |               29 |             32 |
|  clk         | par_done_reg0/out_reg[0]_10              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_21              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_20              |                    |               30 |             32 |
|  clk         | par_done_reg0/out_reg[0]_2               |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_19              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_18              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_17              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_16              |                    |               29 |             32 |
|  clk         | par_done_reg0/out_reg[0]_15              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_14              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_13              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_12              |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[0]_11              |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_58                        |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[1]_16              |                    |               30 |             32 |
|  clk         | par_done_reg0/out_reg[1]_5               |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[1]_4               |                    |               30 |             32 |
|  clk         | par_done_reg0/out_reg[1]_3               |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[1]_22              |                    |               27 |             32 |
|  clk         | par_done_reg0/out_reg[1]_21              |                    |               28 |             32 |
|  clk         | par_done_reg0/out_reg[1]_20              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[1]_2               |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[1]_19              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[1]_18              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[1]_17              |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[0]_8               |                    |               28 |             32 |
|  clk         | par_done_reg0/out_reg[1]_15              |                    |               30 |             32 |
|  clk         | par_done_reg0/out_reg[1]_14              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[1]_13              |                    |               30 |             32 |
|  clk         | par_done_reg0/out_reg[1]_12              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[1]_11              |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[1]_10              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[1]_1               |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[1]_0               |                    |               30 |             32 |
|  clk         | par_done_reg0/out_reg[1]                 |                    |               30 |             32 |
|  clk         | par_done_reg0/out_reg[0]_9               |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_39                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_48                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_47                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_46                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_45                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_44                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_43                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_42                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_41                        |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_40                        |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_4                         |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_49                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_38                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_37                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_36                        |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_35                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_34                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_33                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_32                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_31                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_30                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_3                         |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[2]_14              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_0               |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_9                         |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_8                         |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_7                         |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_63                        |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_62                        |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_61                        |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_60                        |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_6                         |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_59                        |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[0]_1               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_57                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_56                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_55                        |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_54                        |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_53                        |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_52                        |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_51                        |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_50                        |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_5                         |                    |               32 |             32 |
|  clk         | par_done_reg18/out_reg[1]_15[0]          |                    |               23 |             32 |
|  clk         | par_done_reg18/out_reg[1]_3[0]           |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[1]_23[0]          |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[1]_22[0]          |                    |               21 |             32 |
|  clk         | par_done_reg18/out_reg[1]_21[0]          |                    |               21 |             32 |
|  clk         | par_done_reg18/out_reg[1]_20[0]          |                    |               23 |             32 |
|  clk         | par_done_reg18/out_reg[1]_2[0]           |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[1]_19[0]          |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[1]_18[0]          |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[1]_17[0]          |                    |               19 |             32 |
|  clk         | par_done_reg18/out_reg[1]_16[0]          |                    |               19 |             32 |
|  clk         | par_done_reg18/out_reg[1]_4[0]           |                    |               19 |             32 |
|  clk         | par_done_reg18/out_reg[1]_14[0]          |                    |               23 |             32 |
|  clk         | par_done_reg18/out_reg[1]_13[0]          |                    |               20 |             32 |
|  clk         | par_done_reg18/out_reg[1]_12[0]          |                    |               23 |             32 |
|  clk         | par_done_reg18/out_reg[1]_11[0]          |                    |               23 |             32 |
|  clk         | par_done_reg18/out_reg[1]_10[0]          |                    |               21 |             32 |
|  clk         | par_done_reg18/out_reg[1]_1[0]           |                    |               20 |             32 |
|  clk         | par_done_reg18/out_reg[1]_0[0]           |                    |               17 |             32 |
|  clk         | par_done_reg18/out_reg[0]_9[0]           |                    |               16 |             32 |
|  clk         | par_done_reg18/out_reg[0]_8[0]           |                    |               22 |             32 |
|  clk         | par_done_reg18/out_reg[0]_7[0]           |                    |               22 |             32 |
|  clk         | par_done_reg18/out_reg[2]_13[0]          |                    |               17 |             32 |
|  clk         | par_done_reg20/tmp_sh_read0_0_write_en   |                    |               10 |             32 |
|  clk         | par_done_reg18/out_reg[2]_9[0]           |                    |               20 |             32 |
|  clk         | par_done_reg18/out_reg[2]_8[0]           |                    |               20 |             32 |
|  clk         | par_done_reg18/out_reg[2]_7[0]           |                    |               20 |             32 |
|  clk         | par_done_reg18/out_reg[2]_6[0]           |                    |               19 |             32 |
|  clk         | par_done_reg18/out_reg[2]_5[0]           |                    |               22 |             32 |
|  clk         | par_done_reg18/out_reg[2]_4[0]           |                    |               23 |             32 |
|  clk         | par_done_reg18/out_reg[2]_3[0]           |                    |               26 |             32 |
|  clk         | par_done_reg18/out_reg[2]_2[0]           |                    |               19 |             32 |
|  clk         | par_done_reg18/out_reg[2]_14[0]          |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[0]_6[0]           |                    |               17 |             32 |
|  clk         | par_done_reg18/out_reg[2]_12[0]          |                    |               19 |             32 |
|  clk         | par_done_reg18/out_reg[2]_11[0]          |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[2]_10[0]          |                    |               19 |             32 |
|  clk         | par_done_reg18/out_reg[2]_1[0]           |                    |               16 |             32 |
|  clk         | par_done_reg18/out_reg[2]_0[0]           |                    |               16 |             32 |
|  clk         | par_done_reg18/out_reg[1]_9[0]           |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[1]_8[0]           |                    |               22 |             32 |
|  clk         | par_done_reg18/out_reg[1]_7[0]           |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[1]_6[0]           |                    |               21 |             32 |
|  clk         | par_done_reg18/out_reg[1]_5[0]           |                    |               17 |             32 |
|  clk         | par_done_reg0/out_reg[2]_16              |                    |               30 |             32 |
|  clk         | par_done_reg16/C_sh_read0_0_write_en     |                    |               17 |             32 |
|  clk         | par_done_reg14/B_sh_read0_0_write_en     |                    |               25 |             32 |
|  clk         | par_done_reg0/out_reg[2]_9               |                    |               29 |             32 |
|  clk         | par_done_reg0/out_reg[2]_8               |                    |               30 |             32 |
|  clk         | par_done_reg0/out_reg[2]_7               |                    |               29 |             32 |
|  clk         | par_done_reg0/out_reg[2]_6               |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[2]_5               |                    |               29 |             32 |
|  clk         | par_done_reg0/out_reg[2]_4               |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[2]_3               |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[2]_2               |                    |               28 |             32 |
|  clk         | par_done_reg18/D_sh_read0_0_write_en     |                    |                8 |             32 |
|  clk         | par_done_reg0/out_reg[2]_15              |                    |               27 |             32 |
|  clk         | i00/out_reg[0]_19                        |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[2]_13              |                    |               29 |             32 |
|  clk         | par_done_reg0/out_reg[2]_12              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[2]_11              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[2]_10              |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[2]_1               |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[1]_9               |                    |               32 |             32 |
|  clk         | par_done_reg0/out_reg[1]_8               |                    |               31 |             32 |
|  clk         | par_done_reg0/out_reg[1]_7               |                    |               31 |             32 |
|  clk         | par_done_reg18/out_reg[0]_18[0]          |                    |               23 |             32 |
|  clk         | par_done_reg18/out_reg[0]_5[0]           |                    |               19 |             32 |
|  clk         | par_done_reg18/out_reg[0]_4[0]           |                    |               19 |             32 |
|  clk         | par_done_reg18/out_reg[0]_3[0]           |                    |               17 |             32 |
|  clk         | par_done_reg18/out_reg[0]_24[0]          |                    |               21 |             32 |
|  clk         | par_done_reg18/out_reg[0]_23[0]          |                    |               20 |             32 |
|  clk         | par_done_reg18/out_reg[0]_22[0]          |                    |               20 |             32 |
|  clk         | par_done_reg18/out_reg[0]_21[0]          |                    |               22 |             32 |
|  clk         | par_done_reg18/out_reg[0]_20[0]          |                    |               20 |             32 |
|  clk         | par_done_reg18/out_reg[0]_2[0]           |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[0]_19[0]          |                    |               22 |             32 |
|  clk         | par_done_reg0/out_reg[1]_6               |                    |               31 |             32 |
|  clk         | par_done_reg18/out_reg[0]_17[0]          |                    |               20 |             32 |
|  clk         | par_done_reg18/out_reg[0]_16[0]          |                    |               25 |             32 |
|  clk         | par_done_reg18/out_reg[0]_15[0]          |                    |               21 |             32 |
|  clk         | par_done_reg18/out_reg[0]_14[0]          |                    |               22 |             32 |
|  clk         | par_done_reg18/out_reg[0]_13[0]          |                    |               21 |             32 |
|  clk         | par_done_reg18/out_reg[0]_12[0]          |                    |               19 |             32 |
|  clk         | par_done_reg18/out_reg[0]_11[0]          |                    |               18 |             32 |
|  clk         | par_done_reg18/out_reg[0]_10[0]          |                    |               22 |             32 |
|  clk         | par_done_reg18/out_reg[0]_1[0]           |                    |               19 |             32 |
|  clk         | par_done_reg18/E[0]                      |                    |               18 |             32 |
|  clk         | fsm7/out_reg[1]_20                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[1]_7                        |                    |               32 |             32 |
|  clk         | fsm7/out_reg[1]_6                        |                    |               30 |             32 |
|  clk         | fsm7/out_reg[1]_5                        |                    |               29 |             32 |
|  clk         | fsm7/out_reg[1]_4                        |                    |               31 |             32 |
|  clk         | fsm7/out_reg[1]_3                        |                    |               30 |             32 |
|  clk         | fsm7/out_reg[1]_25                       |                    |               28 |             32 |
|  clk         | fsm7/out_reg[1]_24                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[1]_23                       |                    |               29 |             32 |
|  clk         | fsm7/out_reg[1]_22                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[1]_21                       |                    |               29 |             32 |
|  clk         | fsm7/out_reg[1]_8                        |                    |               28 |             32 |
|  clk         | fsm7/out_reg[1]_2                        |                    |               31 |             32 |
|  clk         | fsm7/out_reg[1]_19                       |                    |               28 |             32 |
|  clk         | fsm7/out_reg[1]_18                       |                    |               29 |             32 |
|  clk         | fsm7/out_reg[1]_17                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[1]_16                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[1]_15                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[1]_14                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[1]_13                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[1]_12                       |                    |               27 |             32 |
|  clk         | fsm7/out_reg[1]_11                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[2]_2                        |                    |               31 |             32 |
|  clk         | fsm7/done_reg[0]                         |                    |               20 |             32 |
|  clk         | fsm7/E[0]                                |                    |               24 |             32 |
|  clk         | fsm7/tmp_read0_0_write_en                |                    |               12 |             32 |
|  clk         | fsm7/out_reg[2]_9                        |                    |               31 |             32 |
|  clk         | fsm7/out_reg[2]_8                        |                    |               29 |             32 |
|  clk         | fsm7/out_reg[2]_7                        |                    |               29 |             32 |
|  clk         | fsm7/out_reg[2]_6                        |                    |               29 |             32 |
|  clk         | fsm7/out_reg[2]_5                        |                    |               30 |             32 |
|  clk         | fsm7/out_reg[2]_4                        |                    |               30 |             32 |
|  clk         | fsm7/out_reg[2]_3                        |                    |               31 |             32 |
|  clk         | fsm7/out_reg[1]_10                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[2]_17                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[2]_16                       |                    |               29 |             32 |
|  clk         | fsm7/out_reg[2]_15                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[2]_14                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[2]_13                       |                    |               29 |             32 |
|  clk         | fsm7/out_reg[2]_12                       |                    |               32 |             32 |
|  clk         | fsm7/out_reg[2]_11                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[2]_10                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[1]_9                        |                    |               31 |             32 |
|  clk         | fsm2/A_read0_0_write_en                  |                    |               22 |             32 |
|  clk         | fsm7/out_reg[0]_12                       |                    |               29 |             32 |
|  clk         | fsm7/out_reg[0]_11                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[0]_10                       |                    |               29 |             32 |
|  clk         | fsm7/C_read0_0_write_en                  |                    |               17 |             32 |
|  clk         | fsm6/d_tmp_0_write_en                    |                    |               11 |             32 |
|  clk         | fsm6/beta_int_read0_0_write_en           |                    |                8 |             32 |
|  clk         | fsm5/done_reg_2                          |                    |                8 |             32 |
|  clk         | fsm4/alpha_int_read0_0_write_en          |                    |                8 |             32 |
|  clk         | fsm2/v_0_write_en                        |                    |               10 |             32 |
|  clk         | fsm2/B_read0_0_write_en                  |                    |               22 |             32 |
|  clk         | fsm7/out_reg[0]_13                       |                    |               29 |             32 |
|  clk         | fsm1/D_int_read0_0_write_en              |                    |               10 |             32 |
|  clk         | fsm1/C_int_read0_0_write_en              |                    |               25 |             32 |
|  clk         | fsm1/B_int_read0_0_write_en              |                    |               24 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en              |                    |               25 |             32 |
|  clk         | tmp_int_read0_0/tmp_int_read0_0_write_en |                    |               10 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en          |                    |                8 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en          |                    |                9 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en          |                    |                7 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en          |                    |                9 |             32 |
|  clk         | fsm7/out_reg[0]_23                       |                    |               32 |             32 |
|  clk         | fsm7/out_reg[0]_9                        |                    |               29 |             32 |
|  clk         | fsm7/out_reg[0]_8                        |                    |               31 |             32 |
|  clk         | fsm7/out_reg[0]_31                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[0]_30                       |                    |               28 |             32 |
|  clk         | fsm7/out_reg[0]_29                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[0]_28                       |                    |               27 |             32 |
|  clk         | fsm7/out_reg[0]_27                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[0]_26                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[0]_25                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[0]_24                       |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_28                        |                    |               30 |             32 |
|  clk         | fsm7/out_reg[0]_22                       |                    |               32 |             32 |
|  clk         | fsm7/out_reg[0]_21                       |                    |               29 |             32 |
|  clk         | fsm7/out_reg[0]_20                       |                    |               29 |             32 |
|  clk         | fsm7/out_reg[0]_19                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[0]_18                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[0]_17                       |                    |               29 |             32 |
|  clk         | fsm7/out_reg[0]_16                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[0]_15                       |                    |               30 |             32 |
|  clk         | fsm7/out_reg[0]_14                       |                    |               31 |             32 |
|  clk         | fsm7/out_reg[3]_13[0]                    |                    |               21 |             32 |
|  clk         | fsm8/A_sh_read0_0_write_en               |                    |               21 |             32 |
|  clk         | fsm7/out_reg[3]_9[0]                     |                    |               23 |             32 |
|  clk         | fsm7/out_reg[3]_8[0]                     |                    |               18 |             32 |
|  clk         | fsm7/out_reg[3]_7[0]                     |                    |               21 |             32 |
|  clk         | fsm7/out_reg[3]_6[0]                     |                    |               19 |             32 |
|  clk         | fsm7/out_reg[3]_5[0]                     |                    |               20 |             32 |
|  clk         | fsm7/out_reg[3]_4[0]                     |                    |               17 |             32 |
|  clk         | fsm7/out_reg[3]_3[0]                     |                    |               17 |             32 |
|  clk         | fsm7/out_reg[3]_2[0]                     |                    |               19 |             32 |
|  clk         | fsm7/out_reg[3]_14[0]                    |                    |               20 |             32 |
|  clk         | i00/out_reg[0]_0                         |                    |               31 |             32 |
|  clk         | fsm7/out_reg[3]_12[0]                    |                    |               20 |             32 |
|  clk         | fsm7/out_reg[3]_11[0]                    |                    |               21 |             32 |
|  clk         | fsm7/out_reg[3]_10[0]                    |                    |               19 |             32 |
|  clk         | fsm7/out_reg[3]_1[0]                     |                    |               21 |             32 |
|  clk         | fsm7/out_reg[3]_0[0]                     |                    |               18 |             32 |
|  clk         | fsm7/out_reg[3][0]                       |                    |               17 |             32 |
|  clk         | fsm7/done_reg_9[0]                       |                    |               23 |             32 |
|  clk         | fsm7/done_reg_8[0]                       |                    |               24 |             32 |
|  clk         | fsm7/done_reg_7[0]                       |                    |               21 |             32 |
|  clk         | i00/out_reg[0]_18                        |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_29                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_27                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_26                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_25                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_24                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_23                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_22                        |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_21                        |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_20                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_2                         |                    |               31 |             32 |
|  clk         | fsm7/done_reg_11[0]                      |                    |               21 |             32 |
|  clk         | i00/out_reg[0]_17                        |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_16                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_15                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_14                        |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_13                        |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_12                        |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_11                        |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_10                        |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_1                         |                    |               32 |             32 |
|  clk         | fsm7/done_reg_18[0]                      |                    |               18 |             32 |
|  clk         | fsm7/done_reg_27[0]                      |                    |               17 |             32 |
|  clk         | fsm7/done_reg_26[0]                      |                    |               17 |             32 |
|  clk         | fsm7/done_reg_25[0]                      |                    |               16 |             32 |
|  clk         | fsm7/done_reg_24[0]                      |                    |               17 |             32 |
|  clk         | fsm7/done_reg_23[0]                      |                    |               18 |             32 |
|  clk         | fsm7/done_reg_22[0]                      |                    |               17 |             32 |
|  clk         | fsm7/done_reg_21[0]                      |                    |               19 |             32 |
|  clk         | fsm7/done_reg_20[0]                      |                    |               19 |             32 |
|  clk         | fsm7/done_reg_2[0]                       |                    |               20 |             32 |
|  clk         | fsm7/done_reg_19[0]                      |                    |               21 |             32 |
|  clk         | fsm7/done_reg_5[0]                       |                    |               22 |             32 |
|  clk         | fsm7/done_reg_17[0]                      |                    |               21 |             32 |
|  clk         | fsm7/done_reg_16[0]                      |                    |               20 |             32 |
|  clk         | fsm7/done_reg_15[0]                      |                    |               22 |             32 |
|  clk         | fsm7/done_reg_14[0]                      |                    |               21 |             32 |
|  clk         | fsm7/done_reg_13[0]                      |                    |               20 |             32 |
|  clk         | fsm7/done_reg_12[0]                      |                    |               17 |             32 |
|  clk         | fsm7/done_reg_10[0]                      |                    |               20 |             32 |
|  clk         | fsm7/done_reg_1[0]                       |                    |               22 |             32 |
|  clk         | fsm7/done_reg_0[0]                       |                    |               18 |             32 |
|  clk         | fsm7/done_reg_29[0]                      |                    |               19 |             32 |
|  clk         | fsm7/done_reg_6[0]                       |                    |               21 |             32 |
|  clk         | fsm7/done_reg_45[0]                      |                    |               23 |             32 |
|  clk         | fsm7/done_reg_44[0]                      |                    |               22 |             32 |
|  clk         | fsm7/done_reg_43[0]                      |                    |               18 |             32 |
|  clk         | fsm7/done_reg_42[0]                      |                    |               14 |             32 |
|  clk         | fsm7/done_reg_41[0]                      |                    |               18 |             32 |
|  clk         | fsm7/done_reg_40[0]                      |                    |               18 |             32 |
|  clk         | fsm7/done_reg_4[0]                       |                    |               20 |             32 |
|  clk         | fsm7/done_reg_39[0]                      |                    |               19 |             32 |
|  clk         | fsm7/done_reg_38[0]                      |                    |               19 |             32 |
|  clk         | fsm7/done_reg_37[0]                      |                    |               20 |             32 |
|  clk         | fsm7/done_reg_36[0]                      |                    |               19 |             32 |
|  clk         | fsm7/done_reg_35[0]                      |                    |               19 |             32 |
|  clk         | fsm7/done_reg_34[0]                      |                    |               23 |             32 |
|  clk         | fsm7/done_reg_33[0]                      |                    |               20 |             32 |
|  clk         | fsm7/done_reg_32[0]                      |                    |               18 |             32 |
|  clk         | fsm7/done_reg_31[0]                      |                    |               18 |             32 |
|  clk         | fsm7/done_reg_30[0]                      |                    |               16 |             32 |
|  clk         | fsm7/done_reg_3[0]                       |                    |               18 |             32 |
|  clk         | fsm7/done_reg_28[0]                      |                    |               17 |             32 |
|  clk         |                                          | fsm6/mult_pipe2_go |               14 |             51 |
|  clk         |                                          | fsm5/mult_pipe3_go |                9 |             51 |
|  clk         |                                          | mult_pipe1/p_0_in  |               10 |             51 |
|  clk         |                                          | mult_pipe0/p_0_in  |               12 |             51 |
|  clk         |                                          |                    |               51 |            103 |
+--------------+------------------------------------------+--------------------+------------------+----------------+


