INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_VGA_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaRGB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSync
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sim_1/new/sim_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_vga
