Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 17 02:05:13 2025
| Host         : LAPTOP-K808NGC5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/FSM_sequential_cState_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/FSM_sequential_cState_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/FSM_sequential_cState_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.285        0.000                      0                 6321        0.025        0.000                      0                 6321        4.020        0.000                       0                  2592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.285        0.000                      0                 5380        0.025        0.000                      0                 5380        4.020        0.000                       0                  2592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.458        0.000                      0                  941        1.067        0.000                      0                  941  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 2.137ns (25.110%)  route 6.374ns (74.890%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.639     2.933    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X50Y56         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/Q
                         net (fo=32, routed)          1.233     4.684    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_61[2]
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g1_b4__9/O
                         net (fo=1, routed)           0.000     4.808    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g1_b4__9_n_0
    SLICE_X55Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.053 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_17/O
                         net (fo=1, routed)           0.000     5.053    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_17_n_0
    SLICE_X55Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.157 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_15/O
                         net (fo=1, routed)           1.440     6.596    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_15_n_0
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.344     6.940 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[7]_i_12/O
                         net (fo=13, routed)          1.339     8.280    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[7]_i_12_n_0
    SLICE_X44Y64         LUT2 (Prop_lut2_I0_O)        0.352     8.632 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_11/O
                         net (fo=3, routed)           0.608     9.239    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_11_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.326     9.565 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_3/O
                         net (fo=2, routed)           0.654    10.219    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_3_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.343 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_1/O
                         net (fo=2, routed)           1.100    11.444    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_1_n_0
    SLICE_X60Y66         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.533    12.712    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y66         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[6]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X60Y66         FDCE (Setup_fdce_C_D)       -0.058    12.729    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[6]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 2.137ns (25.181%)  route 6.350ns (74.819%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.639     2.933    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X50Y56         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/Q
                         net (fo=32, routed)          1.233     4.684    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_61[2]
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g1_b4__9/O
                         net (fo=1, routed)           0.000     4.808    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g1_b4__9_n_0
    SLICE_X55Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.053 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_17/O
                         net (fo=1, routed)           0.000     5.053    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_17_n_0
    SLICE_X55Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.157 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_15/O
                         net (fo=1, routed)           1.440     6.596    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_15_n_0
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.344     6.940 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[7]_i_12/O
                         net (fo=13, routed)          1.339     8.280    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[7]_i_12_n_0
    SLICE_X44Y64         LUT2 (Prop_lut2_I0_O)        0.352     8.632 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_11/O
                         net (fo=3, routed)           0.608     9.239    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_11_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.326     9.565 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_3/O
                         net (fo=2, routed)           0.654    10.219    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_3_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.343 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_1/O
                         net (fo=2, routed)           1.077    11.420    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[6]_i_1_n_0
    SLICE_X59Y66         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.530    12.709    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y66         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep[6]/C
                         clock pessimism              0.229    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X59Y66         FDCE (Setup_fdce_C_D)       -0.058    12.726    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep[6]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep_rep[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 2.524ns (30.223%)  route 5.827ns (69.777%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.639     2.933    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X50Y56         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/Q
                         net (fo=32, routed)          1.233     4.684    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_61[2]
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g1_b4__9/O
                         net (fo=1, routed)           0.000     4.808    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g1_b4__9_n_0
    SLICE_X55Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.053 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_17/O
                         net (fo=1, routed)           0.000     5.053    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_17_n_0
    SLICE_X55Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.157 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_15/O
                         net (fo=1, routed)           1.440     6.596    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_15_n_0
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.344     6.940 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[7]_i_12/O
                         net (fo=13, routed)          1.350     8.291    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[7]_i_12_n_0
    SLICE_X44Y62         LUT4 (Prop_lut4_I3_O)        0.352     8.643 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[1]_rep_rep[7]_i_9/O
                         net (fo=2, routed)           0.319     8.962    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[1]_rep_rep[7]_i_9_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.326     9.288 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out[31]_i_2/O
                         net (fo=2, routed)           0.000     9.288    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out[31]_i_2_n_0
    SLICE_X44Y63         MUXF7 (Prop_muxf7_I0_O)      0.212     9.500 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep_rep[7]_i_2/O
                         net (fo=1, routed)           0.441     9.940    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep_rep[7]_i_2_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.299    10.239 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[0]_rep_rep[7]_i_1/O
                         net (fo=2, routed)           1.045    11.284    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[0]_rep_rep[7]_i_1_n_0
    SLICE_X46Y53         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.478    12.657    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X46Y53         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep_rep[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X46Y53         FDCE (Setup_fdce_C_D)       -0.028    12.604    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep_rep[7]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[2]_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[0]_rep[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 1.498ns (18.027%)  route 6.812ns (81.973%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.652     2.946    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X32Y55         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[2]_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[2]_rep[0]/Q
                         net (fo=32, routed)          1.357     4.821    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[2]_78[0]
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.945 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b7__22/O
                         net (fo=1, routed)           0.640     5.586    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b7__22_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.710 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__8/s1_buf[2]_rep_rep[7]_i_9/O
                         net (fo=4, routed)           0.924     6.634    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__8/s1_buf[2]_rep_rep[7]_i_9_n_0
    SLICE_X32Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.758 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[2]_rep_rep[7]_i_3/O
                         net (fo=34, routed)          1.310     8.068    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[2]_rep_rep[7]_i_3_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.220 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_7/O
                         net (fo=1, routed)           1.128     9.347    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_7_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I2_O)        0.332     9.679 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_2/O
                         net (fo=2, routed)           0.534    10.213    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_2_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    10.337 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_1/O
                         net (fo=2, routed)           0.919    11.256    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_1_n_0
    SLICE_X29Y62         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[0]_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.521    12.700    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X29Y62         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[0]_rep[5]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y62         FDCE (Setup_fdce_C_D)       -0.067    12.708    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[0]_rep[5]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 1.498ns (18.198%)  route 6.734ns (81.802%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.651     2.945    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X46Y56         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[0]/Q
                         net (fo=32, routed)          1.261     4.724    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep_n_0_[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.848 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b7__6/O
                         net (fo=1, routed)           0.680     5.528    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b7__6_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     5.652 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__0/s1_buf[3]_rep_rep[7]_i_12/O
                         net (fo=4, routed)           0.604     6.256    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__0/s1_buf[3]_rep_rep[7]_i_12_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.124     6.380 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[7]_i_4/O
                         net (fo=39, routed)          1.425     7.804    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[7]_i_4_n_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.152     7.956 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_9/O
                         net (fo=7, routed)           0.886     8.842    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_9_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.332     9.174 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_3/O
                         net (fo=1, routed)           0.404     9.578    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_3_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.124     9.702 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_1/O
                         net (fo=2, routed)           1.475    11.177    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_1_n_0
    SLICE_X60Y61         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.537    12.716    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y61         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep[6]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X60Y61         FDCE (Setup_fdce_C_D)       -0.061    12.630    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep[6]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 2.524ns (30.924%)  route 5.638ns (69.076%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.639     2.933    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X50Y56         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep[2]/Q
                         net (fo=32, routed)          1.233     4.684    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_61[2]
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g1_b4__9/O
                         net (fo=1, routed)           0.000     4.808    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g1_b4__9_n_0
    SLICE_X55Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.053 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_17/O
                         net (fo=1, routed)           0.000     5.053    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_17_n_0
    SLICE_X55Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.157 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_15/O
                         net (fo=1, routed)           1.440     6.596    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/inv_data_inferred__2/s3_buf_reg[3]_rep_rep[7]_i_15_n_0
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.344     6.940 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[7]_i_12/O
                         net (fo=13, routed)          1.350     8.291    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[3]_rep_rep[7]_i_12_n_0
    SLICE_X44Y62         LUT4 (Prop_lut4_I3_O)        0.352     8.643 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[1]_rep_rep[7]_i_9/O
                         net (fo=2, routed)           0.319     8.962    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[1]_rep_rep[7]_i_9_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.326     9.288 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out[31]_i_2/O
                         net (fo=2, routed)           0.000     9.288    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out[31]_i_2_n_0
    SLICE_X44Y63         MUXF7 (Prop_muxf7_I0_O)      0.212     9.500 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep_rep[7]_i_2/O
                         net (fo=1, routed)           0.441     9.940    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep_rep[7]_i_2_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.299    10.239 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[0]_rep_rep[7]_i_1/O
                         net (fo=2, routed)           0.855    11.095    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf[0]_rep_rep[7]_i_1_n_0
    SLICE_X46Y53         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.478    12.657    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X46Y53         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X46Y53         FDCE (Setup_fdce_C_D)       -0.045    12.587    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[0]_rep[7]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[2]_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[0]_rep_rep[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 1.498ns (18.246%)  route 6.712ns (81.754%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.652     2.946    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X32Y55         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[2]_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[2]_rep[0]/Q
                         net (fo=32, routed)          1.357     4.821    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[2]_78[0]
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.945 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b7__22/O
                         net (fo=1, routed)           0.640     5.586    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b7__22_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.710 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__8/s1_buf[2]_rep_rep[7]_i_9/O
                         net (fo=4, routed)           0.924     6.634    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__8/s1_buf[2]_rep_rep[7]_i_9_n_0
    SLICE_X32Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.758 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[2]_rep_rep[7]_i_3/O
                         net (fo=34, routed)          1.310     8.068    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[2]_rep_rep[7]_i_3_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.220 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_7/O
                         net (fo=1, routed)           1.128     9.347    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_7_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I2_O)        0.332     9.679 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_2/O
                         net (fo=2, routed)           0.534    10.213    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_2_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    10.337 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_1/O
                         net (fo=2, routed)           0.819    11.156    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[0]_rep_rep[5]_i_1_n_0
    SLICE_X29Y62         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[0]_rep_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.521    12.700    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X29Y62         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[0]_rep_rep[5]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y62         FDCE (Setup_fdce_C_D)       -0.081    12.694    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[0]_rep_rep[5]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 1.757ns (22.184%)  route 6.163ns (77.816%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.707     3.001    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X58Y63         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.518     3.519 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[3]/Q
                         net (fo=32, routed)          1.424     4.943    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep_n_0_[3]
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.067 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b4__14/O
                         net (fo=1, routed)           0.821     5.888    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b4__14_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.012 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__4/data_out[116]_i_6/O
                         net (fo=1, routed)           0.000     6.012    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__4/data_out[116]_i_6_n_0
    SLICE_X58Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     6.226 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[116]_i_2/O
                         net (fo=16, routed)          0.986     7.212    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[116]_i_2_n_0
    SLICE_X55Y63         LUT2 (Prop_lut2_I1_O)        0.326     7.538 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf[3]_rep_rep[6]_i_10/O
                         net (fo=4, routed)           1.160     8.699    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf[3]_rep_rep[6]_i_10_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I3_O)        0.327     9.026 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf[3]_rep_rep[6]_i_3/O
                         net (fo=2, routed)           0.701     9.727    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf[3]_rep_rep[6]_i_3_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.851 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf[3]_rep_rep[6]_i_1/O
                         net (fo=2, routed)           1.070    10.921    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf[3]_rep_rep[6]_i_1_n_0
    SLICE_X45Y56         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.478    12.657    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y56         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[6]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X45Y56         FDCE (Setup_fdce_C_D)       -0.081    12.551    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[6]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.514ns (18.810%)  route 6.535ns (81.190%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.651     2.945    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X46Y56         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[0]/Q
                         net (fo=32, routed)          1.261     4.724    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep_n_0_[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.848 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b7__6/O
                         net (fo=1, routed)           0.680     5.528    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b7__6_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     5.652 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__0/s1_buf[3]_rep_rep[7]_i_12/O
                         net (fo=4, routed)           0.604     6.256    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__0/s1_buf[3]_rep_rep[7]_i_12_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.124     6.380 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[7]_i_4/O
                         net (fo=39, routed)          1.286     7.666    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[7]_i_4_n_0
    SLICE_X34Y61         LUT4 (Prop_lut4_I1_O)        0.152     7.818 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[1]_rep_rep[5]_i_10/O
                         net (fo=1, routed)           0.696     8.514    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[1]_rep_rep[5]_i_10_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I2_O)        0.348     8.862 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[1]_rep_rep[5]_i_3/O
                         net (fo=2, routed)           0.715     9.578    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[1]_rep_rep[5]_i_3_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.702 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[1]_rep_rep[5]_i_1/O
                         net (fo=2, routed)           1.292    10.994    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[1]_rep_rep[5]_i_1_n_0
    SLICE_X60Y68         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.530    12.709    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y68         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep[5]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X60Y68         FDCE (Setup_fdce_C_D)       -0.058    12.626    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep[5]
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.044ns  (logic 1.498ns (18.623%)  route 6.546ns (81.377%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.651     2.945    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X46Y56         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep[0]/Q
                         net (fo=32, routed)          1.261     4.724    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s0_buf_reg[3]_rep_rep_n_0_[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.848 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b7__6/O
                         net (fo=1, routed)           0.680     5.528    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/g3_b7__6_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     5.652 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__0/s1_buf[3]_rep_rep[7]_i_12/O
                         net (fo=4, routed)           0.604     6.256    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_inferred__0/s1_buf[3]_rep_rep[7]_i_12_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.124     6.380 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[7]_i_4/O
                         net (fo=39, routed)          1.425     7.804    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[7]_i_4_n_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.152     7.956 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_9/O
                         net (fo=7, routed)           0.886     8.842    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_9_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.332     9.174 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_3/O
                         net (fo=1, routed)           0.404     9.578    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_3_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.124     9.702 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_1/O
                         net (fo=2, routed)           1.287    10.989    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf[3]_rep_rep[6]_i_1_n_0
    SLICE_X59Y64         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.532    12.711    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y64         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep_rep[6]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X59Y64         FDCE (Setup_fdce_C_D)       -0.061    12.625    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep_rep[6]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  1.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.632%)  route 0.175ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.656     0.992    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.175     1.308    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.844     1.210    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.027%)  route 0.230ns (61.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.545     0.881    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X52Y68         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.141     1.022 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[49]/Q
                         net (fo=1, routed)           0.230     1.251    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_out[49]
    SLICE_X47Y67         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.816     1.182    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y67         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[17]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.075     1.222    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_in_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg2_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.790%)  route 0.222ns (61.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.546     0.882    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y79         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_in_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_in_reg[57]/Q
                         net (fo=2, routed)           0.222     1.245    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg2_reg[0][7]_0[57]
    SLICE_X51Y78         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg2_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.808     1.174    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X51Y78         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg2_reg[0][1]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X51Y78         FDCE (Hold_fdce_C_D)         0.070     1.209    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg2_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_in_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg0_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.480%)  route 0.166ns (56.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.546     0.882    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y79         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_in_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_in_reg[60]/Q
                         net (fo=2, routed)           0.166     1.176    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg2_reg[0][7]_0[60]
    SLICE_X50Y78         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg0_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.808     1.174    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X50Y78         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg0_reg[0][4]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y78         FDCE (Hold_fdce_C_D)        -0.002     1.137    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg0_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[120]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg11_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.996%)  route 0.230ns (62.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.548     0.884    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X52Y65         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[120]/Q
                         net (fo=1, routed)           0.230     1.255    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_out[120]
    SLICE_X44Y65         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg11_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.818     1.184    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y65         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg11_reg[24]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.066     1.215    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg11_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.960%)  route 0.159ns (53.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.656     0.992    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.159     1.292    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[19]
    SLICE_X31Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.845     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg11_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.012%)  route 0.240ns (62.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.548     0.884    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X52Y65         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[103]/Q
                         net (fo=1, routed)           0.240     1.265    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_out[103]
    SLICE_X43Y65         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.818     1.184    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y65         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg11_reg[7]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.066     1.215    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg11_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.589%)  route 0.255ns (64.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.542     0.878    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X52Y71         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.141     1.019 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[46]/Q
                         net (fo=1, routed)           0.255     1.274    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_out[46]
    SLICE_X44Y66         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.817     1.183    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y66         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[14]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X44Y66         FDRE (Hold_fdre_C_D)         0.075     1.223    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.714%)  route 0.243ns (63.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.545     0.881    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X53Y68         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.141     1.022 r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[36]/Q
                         net (fo=1, routed)           0.243     1.265    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_out[36]
    SLICE_X46Y64         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.819     1.185    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y64         FDRE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y64         FDRE (Hold_fdre_C_D)         0.063     1.213    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg9_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.575%)  route 0.162ns (53.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.162     1.298    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[29]
    SLICE_X31Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.845     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.066     1.242    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y95    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y94    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y99    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y99    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[125]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 0.608ns (10.781%)  route 5.032ns (89.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.687     2.981    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.427     4.864    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.016 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        3.604     8.621    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X56Y64         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.532    12.711    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X56Y64         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[125]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X56Y64         FDCE (Recov_fdce_C_CLR)     -0.607    12.079    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[125]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[101]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.608ns (10.789%)  route 5.027ns (89.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.687     2.981    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.427     4.864    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.016 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        3.600     8.616    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X57Y64         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[101]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.532    12.711    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X57Y64         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[101]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.607    12.079    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[101]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[108]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.608ns (10.789%)  route 5.027ns (89.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.687     2.981    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.427     4.864    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.016 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        3.600     8.616    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X57Y64         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[108]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.532    12.711    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X57Y64         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[108]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.607    12.079    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_out_reg[108]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.608ns (10.999%)  route 4.920ns (89.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.687     2.981    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.427     4.864    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.016 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        3.493     8.509    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X60Y62         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.536    12.715    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y62         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep[1]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X60Y62         FDCE (Recov_fdce_C_CLR)     -0.607    12.083    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[3]_rep[1]
  -------------------------------------------------------------------
                         required time                         12.083    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.608ns (10.999%)  route 4.920ns (89.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.687     2.981    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.427     4.864    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.016 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        3.493     8.509    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X60Y62         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.536    12.715    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y62         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[2]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X60Y62         FDCE (Recov_fdce_C_CLR)     -0.607    12.083    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[2]
  -------------------------------------------------------------------
                         required time                         12.083    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.608ns (11.008%)  route 4.915ns (88.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.687     2.981    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.427     4.864    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.016 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        3.488     8.504    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X61Y62         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.536    12.715    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X61Y62         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep[1]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X61Y62         FDCE (Recov_fdce_C_CLR)     -0.607    12.083    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep[1]
  -------------------------------------------------------------------
                         required time                         12.083    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.608ns (11.008%)  route 4.915ns (88.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.687     2.981    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.427     4.864    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.016 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        3.488     8.504    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X61Y62         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.536    12.715    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X61Y62         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[1]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X61Y62         FDCE (Recov_fdce_C_CLR)     -0.607    12.083    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s3_buf_reg[3]_rep_rep[1]
  -------------------------------------------------------------------
                         required time                         12.083    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.608ns (10.975%)  route 4.932ns (89.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.687     2.981    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.427     4.864    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.016 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        3.505     8.521    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X58Y63         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.532    12.711    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X58Y63         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[2]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y63         FDCE (Recov_fdce_C_CLR)     -0.521    12.165    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[2]
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.608ns (10.975%)  route 4.932ns (89.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.687     2.981    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.427     4.864    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.016 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        3.505     8.521    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X58Y63         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.532    12.711    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X58Y63         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[3]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y63         FDCE (Recov_fdce_C_CLR)     -0.521    12.165    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[3]
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.608ns (10.975%)  route 4.932ns (89.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.687     2.981    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.427     4.864    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.016 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        3.505     8.521    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X58Y63         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        1.532    12.711    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X58Y63         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[4]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y63         FDCE (Recov_fdce_C_CLR)     -0.521    12.165    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s1_buf_reg[1]_rep_rep[4]
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  3.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.185ns (16.149%)  route 0.961ns (83.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.568     0.904    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.584     1.629    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.044     1.673 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        0.376     2.049    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X53Y76         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.805     1.171    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X53Y76         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep[5]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.154     0.982    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep_rep[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.185ns (16.149%)  route 0.961ns (83.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.568     0.904    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.584     1.629    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.044     1.673 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        0.376     2.049    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X53Y76         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.805     1.171    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X53Y76         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep_rep[5]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.154     0.982    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.185ns (16.088%)  route 0.965ns (83.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.568     0.904    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.584     1.629    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.044     1.673 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        0.381     2.054    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X52Y76         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.805     1.171    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X52Y76         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep[3]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.154     0.982    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep[3]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep_rep[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.185ns (16.088%)  route 0.965ns (83.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.568     0.904    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.584     1.629    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.044     1.673 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        0.381     2.054    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X52Y76         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.805     1.171    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X52Y76         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep_rep[3]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.154     0.982    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s2_buf_reg[0]_rep_rep[3]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/temp0_reg[2][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.185ns (18.355%)  route 0.823ns (81.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.568     0.904    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.584     1.629    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.044     1.673 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        0.239     1.911    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]
    SLICE_X42Y73         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/temp0_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.809     1.175    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aclk
    SLICE_X42Y73         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/temp0_reg[2][6]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.129     0.782    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/temp0_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/w_i_nk2_reg[2][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.185ns (18.355%)  route 0.823ns (81.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.568     0.904    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.584     1.629    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.044     1.673 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        0.239     1.911    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]
    SLICE_X42Y73         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/w_i_nk2_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.809     1.175    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aclk
    SLICE_X42Y73         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/w_i_nk2_reg[2][6]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.129     0.782    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/w_i_nk2_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/new_key3_d1_reg[2][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.185ns (18.355%)  route 0.823ns (81.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.568     0.904    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.584     1.629    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.044     1.673 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        0.239     1.911    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X42Y73         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/new_key3_d1_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.809     1.175    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y73         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/new_key3_d1_reg[2][6]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.129     0.782    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/new_key3_d1_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg2_reg[2][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.185ns (18.355%)  route 0.823ns (81.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.568     0.904    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.584     1.629    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.044     1.673 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        0.239     1.911    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X43Y73         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg2_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.809     1.175    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y73         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg2_reg[2][0]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X43Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.757    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg2_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg3_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.185ns (18.355%)  route 0.823ns (81.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.568     0.904    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.584     1.629    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.044     1.673 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        0.239     1.911    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X43Y73         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg3_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.809     1.175    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y73         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg3_reg[0][4]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X43Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.757    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg3_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg3_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.185ns (18.355%)  route 0.823ns (81.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.568     0.904    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.584     1.629    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/s00_axi_aresetn
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.044     1.673 f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/axi_awready_i_1/O
                         net (fo=1322, routed)        0.239     1.911    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_0
    SLICE_X43Y73         FDCE                                         f  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg3_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2592, routed)        0.809     1.175    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y73         FDCE                                         r  system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg3_reg[1][1]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X43Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.757    system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/data_in_reg3_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  1.155    





