
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-216-generic) on Mon Jul 28 11:39:02 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm'
Sourcing Tcl script '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project latnrm 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top latnrm 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 46725
WARNING: [HLS 200-40] Cannot find source file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp' ... 
WARNING: [HLS 207-5529] 'factor' in '#pragma HLS array_partition' is ignored (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:13:72)
WARNING: [HLS 207-5529] 'factor' in '#pragma HLS array_partition' is ignored (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:14:75)
WARNING: [HLS 207-4611] array index 33 is past the end of the array (which contains 33 elements) (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:46:9)
INFO: [HLS 207-4110] array 'int_state' declared here (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17:5)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.67 seconds. CPU system time: 0.94 seconds. Elapsed time: 17.74 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_4' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:37:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:49:26)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_57_6' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57:22) in function 'latnrm' partially with a factor of 4 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_4' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:37:26) in function 'latnrm' completely with a factor of 31 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_5' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:49:26) in function 'latnrm' completely with a factor of 32 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_24_2' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24:22) in function 'latnrm' partially with a factor of 4 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_20_1' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20:22) in function 'latnrm' partially with a factor of 4 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'coefficient': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'internal_state': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.41 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:612: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-62] /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33: warning: out of bound array access on variable 'int_state.V'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.250 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20) in function 'latnrm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24) in function 'latnrm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_6' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57) in function 'latnrm' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20:31) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20:22) in function 'latnrm'... converting 89 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24:31) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24:22) in function 'latnrm'... converting 23 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26:17) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24:22) in function 'latnrm'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:34:9) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33:22) in function 'latnrm'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57:31) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59:20) in function 'latnrm'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59:20) in function 'latnrm'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57:48) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59:20) in function 'latnrm'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57:48) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59:20) in function 'latnrm'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'coeff.V' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22:11)
INFO: [HLS 200-472] Inferring partial write operation for 'int_state.V' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26:15)
INFO: [HLS 200-472] Inferring partial write operation for 'int_state.V' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40:19)
INFO: [HLS 200-472] Inferring partial write operation for 'int_state.V' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'int_state.V' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:46:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'latnrm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'latnrm_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-885] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to schedule 'store' operation ('coeff_V_addr_1_write_ln22', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22) of variable 'select_ln560_1' on array 'coeff_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'coeff_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.366 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'latnrm_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
WARNING: [HLS 200-885] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_24_2'): Unable to schedule 'store' operation ('int_state_V_addr_4_write_ln26', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26) of variable 'select_ln560_1' on array 'int_state_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'int_state_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'latnrm_Pipeline_VITIS_LOOP_33_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_33_3'
WARNING: [HLS 200-871] Estimated clock period (166ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'latnrm_Pipeline_VITIS_LOOP_33_3' consists of the following:	'load' operation ('right_V_load_1') on local variable 'right.V' [371]  (0 ns)
	'mul' operation ('r.V') [503]  (3.17 ns)
	'sub' operation ('ret.V') [504]  (1.15 ns)
	'icmp' operation ('icmp_ln878') [509]  (0.676 ns)
	'or' operation ('or_ln895') [510]  (0 ns)
	'and' operation ('overflow') [512]  (0.122 ns)
	'select' operation ('select_ln346_1') [517]  (0 ns)
	'select' operation ('left.V') [519]  (0.227 ns)
	'mul' operation ('r.V') [544]  (3.17 ns)
	'sub' operation ('ret.V') [547]  (1.15 ns)
	'icmp' operation ('icmp_ln878_2') [552]  (0.676 ns)
	'or' operation ('or_ln895_2') [553]  (0 ns)
	'and' operation ('overflow') [555]  (0.122 ns)
	'select' operation ('select_ln346_5') [560]  (0 ns)
	'select' operation ('left.V') [562]  (0.227 ns)
	'mul' operation ('r.V') [587]  (3.17 ns)
	'sub' operation ('ret.V') [590]  (1.15 ns)
	'icmp' operation ('icmp_ln878_4') [595]  (0.676 ns)
	'or' operation ('or_ln895_4') [596]  (0 ns)
	'and' operation ('overflow') [598]  (0.122 ns)
	'select' operation ('select_ln346_9') [603]  (0 ns)
	'select' operation ('left.V') [605]  (0.227 ns)
	'mul' operation ('r.V') [630]  (3.17 ns)
	'sub' operation ('ret.V') [633]  (1.15 ns)
	'icmp' operation ('icmp_ln878_6') [638]  (0.676 ns)
	'or' operation ('or_ln895_6') [639]  (0 ns)
	'and' operation ('overflow') [641]  (0.122 ns)
	'select' operation ('select_ln346_13') [646]  (0 ns)
	'select' operation ('left.V') [648]  (0.227 ns)
	'mul' operation ('r.V') [673]  (3.17 ns)
	'sub' operation ('ret.V') [676]  (1.15 ns)
	'icmp' operation ('icmp_ln878_8') [681]  (0.676 ns)
	'or' operation ('or_ln895_8') [682]  (0 ns)
	'and' operation ('overflow') [684]  (0.122 ns)
	'select' operation ('select_ln346_17') [689]  (0 ns)
	'select' operation ('left.V') [691]  (0.227 ns)
	'mul' operation ('r.V') [716]  (3.17 ns)
	'sub' operation ('ret.V') [719]  (1.15 ns)
	'icmp' operation ('icmp_ln878_10') [724]  (0.676 ns)
	'or' operation ('or_ln895_10') [725]  (0 ns)
	'and' operation ('overflow') [727]  (0.122 ns)
	'select' operation ('select_ln346_21') [732]  (0 ns)
	'select' operation ('left.V') [734]  (0.227 ns)
	'mul' operation ('r.V') [759]  (3.17 ns)
	'sub' operation ('ret.V') [762]  (1.15 ns)
	'icmp' operation ('icmp_ln878_12') [767]  (0.676 ns)
	'or' operation ('or_ln895_12') [768]  (0 ns)
	'and' operation ('overflow') [770]  (0.122 ns)
	'select' operation ('select_ln346_25') [775]  (0 ns)
	'select' operation ('left.V') [777]  (0.227 ns)
	'mul' operation ('r.V') [802]  (3.17 ns)
	'sub' operation ('ret.V') [805]  (1.15 ns)
	'icmp' operation ('icmp_ln878_14') [810]  (0.676 ns)
	'or' operation ('or_ln895_14') [811]  (0 ns)
	'and' operation ('overflow') [813]  (0.122 ns)
	'select' operation ('select_ln346_29') [818]  (0 ns)
	'select' operation ('left.V') [820]  (0.227 ns)
	'mul' operation ('r.V') [845]  (3.17 ns)
	'sub' operation ('ret.V') [848]  (1.15 ns)
	'icmp' operation ('icmp_ln878_16') [853]  (0.676 ns)
	'or' operation ('or_ln895_16') [854]  (0 ns)
	'and' operation ('overflow') [856]  (0.122 ns)
	'select' operation ('select_ln346_33') [861]  (0 ns)
	'select' operation ('left.V') [863]  (0.227 ns)
	'mul' operation ('r.V') [888]  (3.17 ns)
	'sub' operation ('ret.V') [891]  (1.15 ns)
	'icmp' operation ('icmp_ln878_18') [896]  (0.676 ns)
	'or' operation ('or_ln895_18') [897]  (0 ns)
	'and' operation ('overflow') [899]  (0.122 ns)
	'select' operation ('select_ln346_37') [904]  (0 ns)
	'select' operation ('left.V') [906]  (0.227 ns)
	'mul' operation ('r.V') [931]  (3.17 ns)
	'sub' operation ('ret.V') [934]  (1.15 ns)
	'icmp' operation ('icmp_ln878_20') [939]  (0.676 ns)
	'or' operation ('or_ln895_20') [940]  (0 ns)
	'and' operation ('overflow') [942]  (0.122 ns)
	'select' operation ('select_ln346_41') [947]  (0 ns)
	'select' operation ('left.V') [949]  (0.227 ns)
	'mul' operation ('r.V') [974]  (3.17 ns)
	'sub' operation ('ret.V') [977]  (1.15 ns)
	'icmp' operation ('icmp_ln878_22') [982]  (0.676 ns)
	'or' operation ('or_ln895_22') [983]  (0 ns)
	'and' operation ('overflow') [985]  (0.122 ns)
	'select' operation ('select_ln346_45') [990]  (0 ns)
	'select' operation ('left.V') [992]  (0.227 ns)
	'mul' operation ('r.V') [1017]  (3.17 ns)
	'sub' operation ('ret.V') [1020]  (1.15 ns)
	'icmp' operation ('icmp_ln878_24') [1025]  (0.676 ns)
	'or' operation ('or_ln895_24') [1026]  (0 ns)
	'and' operation ('overflow') [1028]  (0.122 ns)
	'select' operation ('select_ln346_49') [1033]  (0 ns)
	'select' operation ('left.V') [1035]  (0.227 ns)
	'mul' operation ('r.V') [1060]  (3.17 ns)
	'sub' operation ('ret.V') [1063]  (1.15 ns)
	'icmp' operation ('icmp_ln878_26') [1068]  (0.676 ns)
	'or' operation ('or_ln895_26') [1069]  (0 ns)
	'and' operation ('overflow') [1071]  (0.122 ns)
	'select' operation ('select_ln346_53') [1076]  (0 ns)
	'select' operation ('left.V') [1078]  (0.227 ns)
	'mul' operation ('r.V') [1103]  (3.17 ns)
	'sub' operation ('ret.V') [1106]  (1.15 ns)
	'icmp' operation ('icmp_ln878_28') [1111]  (0.676 ns)
	'or' operation ('or_ln895_28') [1112]  (0 ns)
	'and' operation ('overflow') [1114]  (0.122 ns)
	'select' operation ('select_ln346_57') [1119]  (0 ns)
	'select' operation ('left.V') [1121]  (0.227 ns)
	'mul' operation ('r.V') [1146]  (3.17 ns)
	'sub' operation ('ret.V') [1149]  (1.15 ns)
	'icmp' operation ('icmp_ln878_30') [1154]  (0.676 ns)
	'or' operation ('or_ln895_30') [1155]  (0 ns)
	'and' operation ('overflow') [1157]  (0.122 ns)
	'select' operation ('select_ln346_61') [1162]  (0 ns)
	'select' operation ('left.V') [1164]  (0.227 ns)
	'mul' operation ('r.V') [1189]  (3.17 ns)
	'sub' operation ('ret.V') [1192]  (1.15 ns)
	'icmp' operation ('icmp_ln878_32') [1197]  (0.676 ns)
	'or' operation ('or_ln895_32') [1198]  (0 ns)
	'and' operation ('overflow') [1200]  (0.122 ns)
	'select' operation ('select_ln346_65') [1205]  (0 ns)
	'select' operation ('left.V') [1207]  (0.227 ns)
	'mul' operation ('r.V') [1232]  (3.17 ns)
	'sub' operation ('ret.V') [1235]  (1.15 ns)
	'icmp' operation ('icmp_ln878_34') [1240]  (0.676 ns)
	'or' operation ('or_ln895_34') [1241]  (0 ns)
	'and' operation ('overflow') [1243]  (0.122 ns)
	'or' operation ('or_ln346_34') [1249]  (0 ns)
	'select' operation ('left.V') [1250]  (0.227 ns)
	'mul' operation ('r.V') [1275]  (3.17 ns)
	'sub' operation ('ret.V') [1278]  (1.15 ns)
	'icmp' operation ('icmp_ln878_36') [1283]  (0.676 ns)
	'or' operation ('or_ln895_36') [1284]  (0 ns)
	'and' operation ('overflow') [1286]  (0.122 ns)
	'select' operation ('select_ln346_73') [1291]  (0 ns)
	'select' operation ('left.V') [1293]  (0.227 ns)
	'mul' operation ('r.V') [1318]  (3.17 ns)
	'sub' operation ('ret.V') [1321]  (1.15 ns)
	'icmp' operation ('icmp_ln878_38') [1326]  (0.676 ns)
	'or' operation ('or_ln895_38') [1327]  (0 ns)
	'and' operation ('overflow') [1329]  (0.122 ns)
	'select' operation ('select_ln346_77') [1334]  (0 ns)
	'select' operation ('left.V') [1336]  (0.227 ns)
	'mul' operation ('r.V') [1361]  (3.17 ns)
	'sub' operation ('ret.V') [1364]  (1.15 ns)
	'icmp' operation ('icmp_ln878_40') [1369]  (0.676 ns)
	'or' operation ('or_ln895_40') [1370]  (0 ns)
	'and' operation ('overflow') [1372]  (0.122 ns)
	'select' operation ('select_ln346_81') [1377]  (0 ns)
	'select' operation ('left.V') [1379]  (0.227 ns)
	'mul' operation ('r.V') [1404]  (3.17 ns)
	'sub' operation ('ret.V') [1407]  (1.15 ns)
	'icmp' operation ('icmp_ln878_42') [1412]  (0.676 ns)
	'or' operation ('or_ln895_42') [1413]  (0 ns)
	'and' operation ('overflow') [1415]  (0.122 ns)
	'select' operation ('select_ln346_85') [1420]  (0 ns)
	'select' operation ('left.V') [1422]  (0.227 ns)
	'mul' operation ('r.V') [1447]  (3.17 ns)
	'sub' operation ('ret.V') [1450]  (1.15 ns)
	'icmp' operation ('icmp_ln878_44') [1455]  (0.676 ns)
	'or' operation ('or_ln895_44') [1456]  (0 ns)
	'and' operation ('overflow') [1458]  (0.122 ns)
	'select' operation ('select_ln346_89') [1463]  (0 ns)
	'select' operation ('left.V') [1465]  (0.227 ns)
	'mul' operation ('r.V') [1490]  (3.17 ns)
	'sub' operation ('ret.V') [1493]  (1.15 ns)
	'icmp' operation ('icmp_ln878_46') [1498]  (0.676 ns)
	'or' operation ('or_ln895_46') [1499]  (0 ns)
	'and' operation ('overflow') [1501]  (0.122 ns)
	'select' operation ('select_ln346_93') [1506]  (0 ns)
	'select' operation ('left.V') [1508]  (0.227 ns)
	'mul' operation ('r.V') [1533]  (3.17 ns)
	'sub' operation ('ret.V') [1536]  (1.15 ns)
	'icmp' operation ('icmp_ln878_48') [1541]  (0.676 ns)
	'or' operation ('or_ln895_48') [1542]  (0 ns)
	'and' operation ('overflow') [1544]  (0.122 ns)
	'select' operation ('select_ln346_97') [1549]  (0 ns)
	'select' operation ('left.V') [1551]  (0.227 ns)
	'mul' operation ('r.V') [1576]  (3.17 ns)
	'sub' operation ('ret.V') [1579]  (1.15 ns)
	'icmp' operation ('icmp_ln878_50') [1584]  (0.676 ns)
	'or' operation ('or_ln895_50') [1585]  (0 ns)
	'and' operation ('overflow') [1587]  (0.122 ns)
	'select' operation ('select_ln346_101') [1592]  (0 ns)
	'select' operation ('left.V') [1594]  (0.227 ns)
	'mul' operation ('r.V') [1619]  (3.17 ns)
	'sub' operation ('ret.V') [1622]  (1.15 ns)
	'icmp' operation ('icmp_ln878_52') [1627]  (0.676 ns)
	'or' operation ('or_ln895_52') [1628]  (0 ns)
	'and' operation ('overflow') [1630]  (0.122 ns)
	'select' operation ('select_ln346_105') [1635]  (0 ns)
	'select' operation ('left.V') [1637]  (0.227 ns)
	'mul' operation ('r.V') [1662]  (3.17 ns)
	'sub' operation ('ret.V') [1665]  (1.15 ns)
	'icmp' operation ('icmp_ln878_54') [1670]  (0.676 ns)
	'or' operation ('or_ln895_54') [1671]  (0 ns)
	'and' operation ('overflow') [1673]  (0.122 ns)
	'select' operation ('select_ln346_109') [1678]  (0 ns)
	'select' operation ('left.V') [1680]  (0.227 ns)
	'mul' operation ('r.V') [1705]  (3.17 ns)
	'sub' operation ('ret.V') [1708]  (1.15 ns)
	'icmp' operation ('icmp_ln878_56') [1713]  (0.676 ns)
	'or' operation ('or_ln895_56') [1714]  (0 ns)
	'and' operation ('overflow') [1716]  (0.122 ns)
	'select' operation ('select_ln346_113') [1721]  (0 ns)
	'select' operation ('left.V') [1723]  (0.227 ns)
	'mul' operation ('r.V') [1748]  (3.17 ns)
	'sub' operation ('ret.V') [1751]  (1.15 ns)
	'icmp' operation ('icmp_ln878_58') [1756]  (0.676 ns)
	'or' operation ('or_ln895_58') [1757]  (0 ns)
	'and' operation ('overflow') [1759]  (0.122 ns)
	'select' operation ('select_ln346_117') [1764]  (0 ns)
	'select' operation ('left.V') [1766]  (0.227 ns)
	'mul' operation ('r.V') [1793]  (3.17 ns)
	'add' operation ('ret.V') [1798]  (1.15 ns)
	'icmp' operation ('icmp_ln878_60') [1804]  (0.687 ns)
	'or' operation ('or_ln895_60') [1805]  (0 ns)
	'and' operation ('overflow') [1807]  (0.122 ns)
	'select' operation ('select_ln346_121') [1812]  (0 ns)
	'select' operation ('bottom.V') [1814]  (0.227 ns)
	'store' operation ('r_V_write_ln33', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33) of variable 'bottom.V' on local variable 'r.V' [2481]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 39.61 seconds. CPU system time: 0.28 seconds. Elapsed time: 39.94 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'latnrm_Pipeline_VITIS_LOOP_57_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_6'.
WARNING: [HLS 200-885] The II Violation in module 'latnrm_Pipeline_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_57_6'): Unable to schedule 'load' operation ('__Val2__') on array 'int_state_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'int_state_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_57_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.55 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'latnrm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'latnrm_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'latnrm_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_616_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'latnrm_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.44 seconds. CPU system time: 0 seconds. Elapsed time: 4.47 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'latnrm_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'latnrm_Pipeline_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_296_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_336_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'latnrm_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'latnrm_Pipeline_VITIS_LOOP_33_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'latnrm_Pipeline_VITIS_LOOP_33_3' pipeline 'VITIS_LOOP_33_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'latnrm_Pipeline_VITIS_LOOP_33_3' is 8736 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 153 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'latnrm_Pipeline_VITIS_LOOP_33_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'latnrm_Pipeline_VITIS_LOOP_57_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'latnrm_Pipeline_VITIS_LOOP_57_6' pipeline 'VITIS_LOOP_57_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'latnrm_Pipeline_VITIS_LOOP_57_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.64 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'latnrm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/outa' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_24' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_25' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_26' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_27' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_28' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_29' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_30' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_32' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_33' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_34' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_35' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_36' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_37' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_38' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_39' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_40' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_41' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_42' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_43' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_44' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_45' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_46' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_47' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_48' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_49' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_50' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_51' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_52' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_53' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_54' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_55' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_56' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_57' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_58' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_59' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_60' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_61' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_62' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/coefficient_63' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latnrm/internal_state_32' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'latnrm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'latnrm'.
INFO: [RTMG 210-278] Implementing memory 'latnrm_coeff_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'latnrm_int_state_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.91 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.09 seconds; current allocated memory: 1.525 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for latnrm.
INFO: [VLOG 209-307] Generating Verilog RTL for latnrm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 6.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 101.57 seconds. CPU system time: 2.02 seconds. Elapsed time: 105.3 seconds; current allocated memory: 334.496 MB.
INFO: [HLS 200-112] Total CPU user time: 104.15 seconds. Total CPU system time: 2.5 seconds. Total elapsed time: 118.73 seconds; peak allocated memory: 1.525 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul 28 11:41:00 2025...
