Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Oct  9 16:18:00 2025
| Host         : matt-lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file car_check_timing_summary_routed.rpt -pb car_check_timing_summary_routed.pb -rpx car_check_timing_summary_routed.rpx -warn_on_violation
| Design       : car_check
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.877        0.000                      0                  167        0.208        0.000                      0                  167        3.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.877        0.000                      0                  167        0.208        0.000                      0                  167        3.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 dbcer2/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer2/count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.058ns (27.421%)  route 2.800ns (72.579%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.865     5.939    dbcer2/clk_IBUF_BUFG
    SLICE_X110Y96        FDRE                                         r  dbcer2/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  dbcer2/count_reg[16]/Q
                         net (fo=4, routed)           0.822     7.217    dbcer2/count_reg[16]
    SLICE_X111Y95        LUT4 (Prop_lut4_I2_O)        0.152     7.369 r  dbcer2/count[0]_i_15__1/O
                         net (fo=1, routed)           0.688     8.056    dbcer2/count[0]_i_15__1_n_0
    SLICE_X111Y95        LUT6 (Prop_lut6_I3_O)        0.326     8.382 r  dbcer2/count[0]_i_3__1/O
                         net (fo=1, routed)           0.636     9.018    dbcer2/count[0]_i_3__1_n_0
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  dbcer2/count[0]_i_1__1/O
                         net (fo=21, routed)          0.655     9.797    dbcer2/count[0]_i_1__1_n_0
    SLICE_X110Y97        FDRE                                         r  dbcer2/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.687    13.451    dbcer2/clk_IBUF_BUFG
    SLICE_X110Y97        FDRE                                         r  dbcer2/count_reg[20]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X110Y97        FDRE (Setup_fdre_C_CE)      -0.205    13.674    dbcer2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.674    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 dbcer1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 2.098ns (51.297%)  route 1.992ns (48.703%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.866     5.940    dbcer1/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 f  dbcer1/button_ff2_reg/Q
                         net (fo=43, routed)          1.515     7.911    dbcer1/button_ff2
    SLICE_X113Y91        LUT1 (Prop_lut1_I0_O)        0.152     8.063 r  dbcer1/count[0]_i_6__0/O
                         net (fo=1, routed)           0.477     8.540    dbcer1/count[0]_i_6__0_n_0
    SLICE_X112Y90        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     9.343 r  dbcer1/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.343    dbcer1/count_reg[0]_i_2__0_n_0
    SLICE_X112Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  dbcer1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    dbcer1/count_reg[4]_i_1__0_n_0
    SLICE_X112Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  dbcer1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.577    dbcer1/count_reg[8]_i_1__0_n_0
    SLICE_X112Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  dbcer1/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.694    dbcer1/count_reg[12]_i_1__0_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  dbcer1/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.811    dbcer1/count_reg[16]_i_1__0_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.030 r  dbcer1/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.030    dbcer1/count_reg[20]_i_1__0_n_7
    SLICE_X112Y95        FDRE                                         r  dbcer1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686    13.450    dbcer1/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  dbcer1/count_reg[20]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y95        FDRE (Setup_fdre_C_D)        0.109    13.987    dbcer1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 dbcer1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 2.085ns (51.142%)  route 1.992ns (48.858%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.866     5.940    dbcer1/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 f  dbcer1/button_ff2_reg/Q
                         net (fo=43, routed)          1.515     7.911    dbcer1/button_ff2
    SLICE_X113Y91        LUT1 (Prop_lut1_I0_O)        0.152     8.063 r  dbcer1/count[0]_i_6__0/O
                         net (fo=1, routed)           0.477     8.540    dbcer1/count[0]_i_6__0_n_0
    SLICE_X112Y90        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     9.343 r  dbcer1/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.343    dbcer1/count_reg[0]_i_2__0_n_0
    SLICE_X112Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  dbcer1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    dbcer1/count_reg[4]_i_1__0_n_0
    SLICE_X112Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  dbcer1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.577    dbcer1/count_reg[8]_i_1__0_n_0
    SLICE_X112Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  dbcer1/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.694    dbcer1/count_reg[12]_i_1__0_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.017 r  dbcer1/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.017    dbcer1/count_reg[16]_i_1__0_n_6
    SLICE_X112Y94        FDRE                                         r  dbcer1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686    13.450    dbcer1/clk_IBUF_BUFG
    SLICE_X112Y94        FDRE                                         r  dbcer1/count_reg[17]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.109    13.987    dbcer1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 dbcer1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer1/count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.866     5.940    dbcer1/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  dbcer1/button_ff2_reg/Q
                         net (fo=43, routed)          1.515     7.911    dbcer1/button_ff2
    SLICE_X113Y91        LUT4 (Prop_lut4_I0_O)        0.124     8.035 r  dbcer1/count[0]_i_16__0/O
                         net (fo=1, routed)           0.431     8.466    dbcer1/count[0]_i_16__0_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.124     8.590 r  dbcer1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.300     8.890    dbcer1/count[0]_i_3__0_n_0
    SLICE_X113Y90        LUT5 (Prop_lut5_I0_O)        0.124     9.014 r  dbcer1/count[0]_i_1__0/O
                         net (fo=21, routed)          0.721     9.735    dbcer1/count[0]_i_1__0_n_0
    SLICE_X112Y93        FDRE                                         r  dbcer1/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686    13.450    dbcer1/clk_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  dbcer1/count_reg[12]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_CE)      -0.169    13.709    dbcer1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 dbcer1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer1/count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.866     5.940    dbcer1/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  dbcer1/button_ff2_reg/Q
                         net (fo=43, routed)          1.515     7.911    dbcer1/button_ff2
    SLICE_X113Y91        LUT4 (Prop_lut4_I0_O)        0.124     8.035 r  dbcer1/count[0]_i_16__0/O
                         net (fo=1, routed)           0.431     8.466    dbcer1/count[0]_i_16__0_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.124     8.590 r  dbcer1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.300     8.890    dbcer1/count[0]_i_3__0_n_0
    SLICE_X113Y90        LUT5 (Prop_lut5_I0_O)        0.124     9.014 r  dbcer1/count[0]_i_1__0/O
                         net (fo=21, routed)          0.721     9.735    dbcer1/count[0]_i_1__0_n_0
    SLICE_X112Y93        FDRE                                         r  dbcer1/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686    13.450    dbcer1/clk_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  dbcer1/count_reg[13]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_CE)      -0.169    13.709    dbcer1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 dbcer1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer1/count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.866     5.940    dbcer1/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  dbcer1/button_ff2_reg/Q
                         net (fo=43, routed)          1.515     7.911    dbcer1/button_ff2
    SLICE_X113Y91        LUT4 (Prop_lut4_I0_O)        0.124     8.035 r  dbcer1/count[0]_i_16__0/O
                         net (fo=1, routed)           0.431     8.466    dbcer1/count[0]_i_16__0_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.124     8.590 r  dbcer1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.300     8.890    dbcer1/count[0]_i_3__0_n_0
    SLICE_X113Y90        LUT5 (Prop_lut5_I0_O)        0.124     9.014 r  dbcer1/count[0]_i_1__0/O
                         net (fo=21, routed)          0.721     9.735    dbcer1/count[0]_i_1__0_n_0
    SLICE_X112Y93        FDRE                                         r  dbcer1/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686    13.450    dbcer1/clk_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  dbcer1/count_reg[14]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_CE)      -0.169    13.709    dbcer1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 dbcer1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer1/count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.866     5.940    dbcer1/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  dbcer1/button_ff2_reg/Q
                         net (fo=43, routed)          1.515     7.911    dbcer1/button_ff2
    SLICE_X113Y91        LUT4 (Prop_lut4_I0_O)        0.124     8.035 r  dbcer1/count[0]_i_16__0/O
                         net (fo=1, routed)           0.431     8.466    dbcer1/count[0]_i_16__0_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.124     8.590 r  dbcer1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.300     8.890    dbcer1/count[0]_i_3__0_n_0
    SLICE_X113Y90        LUT5 (Prop_lut5_I0_O)        0.124     9.014 r  dbcer1/count[0]_i_1__0/O
                         net (fo=21, routed)          0.721     9.735    dbcer1/count[0]_i_1__0_n_0
    SLICE_X112Y93        FDRE                                         r  dbcer1/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686    13.450    dbcer1/clk_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  dbcer1/count_reg[15]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_CE)      -0.169    13.709    dbcer1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 dbcer1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 2.077ns (51.046%)  route 1.992ns (48.954%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.866     5.940    dbcer1/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 f  dbcer1/button_ff2_reg/Q
                         net (fo=43, routed)          1.515     7.911    dbcer1/button_ff2
    SLICE_X113Y91        LUT1 (Prop_lut1_I0_O)        0.152     8.063 r  dbcer1/count[0]_i_6__0/O
                         net (fo=1, routed)           0.477     8.540    dbcer1/count[0]_i_6__0_n_0
    SLICE_X112Y90        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     9.343 r  dbcer1/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.343    dbcer1/count_reg[0]_i_2__0_n_0
    SLICE_X112Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  dbcer1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    dbcer1/count_reg[4]_i_1__0_n_0
    SLICE_X112Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  dbcer1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.577    dbcer1/count_reg[8]_i_1__0_n_0
    SLICE_X112Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  dbcer1/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.694    dbcer1/count_reg[12]_i_1__0_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.009 r  dbcer1/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.009    dbcer1/count_reg[16]_i_1__0_n_4
    SLICE_X112Y94        FDRE                                         r  dbcer1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686    13.450    dbcer1/clk_IBUF_BUFG
    SLICE_X112Y94        FDRE                                         r  dbcer1/count_reg[19]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.109    13.987    dbcer1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 dbcer2/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer2/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.058ns (28.238%)  route 2.689ns (71.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.865     5.939    dbcer2/clk_IBUF_BUFG
    SLICE_X110Y96        FDRE                                         r  dbcer2/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  dbcer2/count_reg[16]/Q
                         net (fo=4, routed)           0.822     7.217    dbcer2/count_reg[16]
    SLICE_X111Y95        LUT4 (Prop_lut4_I2_O)        0.152     7.369 r  dbcer2/count[0]_i_15__1/O
                         net (fo=1, routed)           0.688     8.056    dbcer2/count[0]_i_15__1_n_0
    SLICE_X111Y95        LUT6 (Prop_lut6_I3_O)        0.326     8.382 r  dbcer2/count[0]_i_3__1/O
                         net (fo=1, routed)           0.636     9.018    dbcer2/count[0]_i_3__1_n_0
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  dbcer2/count[0]_i_1__1/O
                         net (fo=21, routed)          0.543     9.685    dbcer2/count[0]_i_1__1_n_0
    SLICE_X110Y93        FDRE                                         r  dbcer2/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686    13.450    dbcer2/clk_IBUF_BUFG
    SLICE_X110Y93        FDRE                                         r  dbcer2/count_reg[4]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205    13.673    dbcer2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 dbcer2/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer2/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.058ns (28.238%)  route 2.689ns (71.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.865     5.939    dbcer2/clk_IBUF_BUFG
    SLICE_X110Y96        FDRE                                         r  dbcer2/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  dbcer2/count_reg[16]/Q
                         net (fo=4, routed)           0.822     7.217    dbcer2/count_reg[16]
    SLICE_X111Y95        LUT4 (Prop_lut4_I2_O)        0.152     7.369 r  dbcer2/count[0]_i_15__1/O
                         net (fo=1, routed)           0.688     8.056    dbcer2/count[0]_i_15__1_n_0
    SLICE_X111Y95        LUT6 (Prop_lut6_I3_O)        0.326     8.382 r  dbcer2/count[0]_i_3__1/O
                         net (fo=1, routed)           0.636     9.018    dbcer2/count[0]_i_3__1_n_0
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  dbcer2/count[0]_i_1__1/O
                         net (fo=21, routed)          0.543     9.685    dbcer2/count[0]_i_1__1_n_0
    SLICE_X110Y93        FDRE                                         r  dbcer2/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686    13.450    dbcer2/clk_IBUF_BUFG
    SLICE_X110Y93        FDRE                                         r  dbcer2/count_reg[5]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205    13.673    dbcer2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  3.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dbcer2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer2/button_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.830%)  route 0.130ns (41.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.635     1.721    dbcer2/clk_IBUF_BUFG
    SLICE_X110Y92        FDRE                                         r  dbcer2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  dbcer2/count_reg[2]/Q
                         net (fo=3, routed)           0.130     1.992    dbcer2/count_reg[2]
    SLICE_X111Y93        LUT6 (Prop_lut6_I1_O)        0.045     2.037 r  dbcer2/button_db_i_1__1/O
                         net (fo=1, routed)           0.000     2.037    dbcer2/button_db_i_1__1_n_0
    SLICE_X111Y93        FDRE                                         r  dbcer2/button_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    dbcer2/clk_IBUF_BUFG
    SLICE_X111Y93        FDRE                                         r  dbcer2/button_db_reg/C
                         clock pessimism             -0.512     1.738    
    SLICE_X111Y93        FDRE (Hold_fdre_C_D)         0.091     1.829    dbcer2/button_db_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbcer0/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer0/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.637     1.723    dbcer0/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer0/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  dbcer0/button_ff1_reg/Q
                         net (fo=1, routed)           0.170     2.034    dbcer0/button_ff1
    SLICE_X111Y97        FDRE                                         r  dbcer0/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.909     2.251    dbcer0/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer0/button_ff2_reg/C
                         clock pessimism             -0.528     1.723    
    SLICE_X111Y97        FDRE (Hold_fdre_C_D)         0.066     1.789    dbcer0/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbcer2/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbcer2/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.722    dbcer2/clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  dbcer2/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  dbcer2/button_ff1_reg/Q
                         net (fo=1, routed)           0.170     2.033    dbcer2/button_ff1_reg_n_0
    SLICE_X111Y96        FDRE                                         r  dbcer2/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    dbcer2/clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  dbcer2/button_ff2_reg/C
                         clock pessimism             -0.528     1.722    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.066     1.788    dbcer2/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.722    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.182     2.045    cnt/Q[0]
    SLICE_X113Y93        LUT3 (Prop_lut3_I0_O)        0.042     2.087 r  cnt/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.087    cnt/count[1]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[1]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.107     1.829    cnt/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_st_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.186%)  route 0.163ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.635     1.721    fsm/clk_IBUF_BUFG
    SLICE_X109Y95        FDRE                                         r  fsm/FSM_onehot_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.128     1.849 f  fsm/FSM_onehot_st_reg[4]/Q
                         net (fo=5, routed)           0.163     2.012    fsm/FSM_onehot_st_reg_n_0_[4]
    SLICE_X111Y94        LUT6 (Prop_lut6_I5_O)        0.099     2.111 r  fsm/inc_i_1/O
                         net (fo=1, routed)           0.000     2.111    dec
    SLICE_X111Y94        FDRE                                         r  inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  inc_reg/C
                         clock pessimism             -0.490     1.760    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.092     1.852    inc_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.722    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.184     2.047    cnt/Q[0]
    SLICE_X113Y93        LUT5 (Prop_lut5_I1_O)        0.043     2.090 r  cnt/count[3]_i_3/O
                         net (fo=1, routed)           0.000     2.090    cnt/count[3]_i_3_n_0
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[3]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.107     1.829    cnt/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_st_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dec_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.227ns (58.037%)  route 0.164ns (41.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.635     1.721    fsm/clk_IBUF_BUFG
    SLICE_X109Y95        FDRE                                         r  fsm/FSM_onehot_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.128     1.849 f  fsm/FSM_onehot_st_reg[4]/Q
                         net (fo=5, routed)           0.164     2.013    fsm/FSM_onehot_st_reg_n_0_[4]
    SLICE_X111Y94        LUT6 (Prop_lut6_I0_O)        0.099     2.112 r  fsm/dec_i_1/O
                         net (fo=1, routed)           0.000     2.112    fsm_n_0
    SLICE_X111Y94        FDRE                                         r  dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  dec_reg/C
                         clock pessimism             -0.490     1.760    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.091     1.851    dec_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.722    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.182     2.045    cnt/Q[0]
    SLICE_X113Y93        LUT1 (Prop_lut1_I0_O)        0.045     2.090 r  cnt/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.090    cnt/count[0]_i_1__2_n_0
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.091     1.813    cnt/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.722    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.184     2.047    cnt/Q[0]
    SLICE_X113Y93        LUT4 (Prop_lut4_I1_O)        0.045     2.092 r  cnt/count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.092    cnt/count[2]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[2]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.092     1.814    cnt/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_st_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm/FSM_onehot_st_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.289%)  route 0.221ns (54.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.635     1.721    fsm/clk_IBUF_BUFG
    SLICE_X109Y94        FDSE                                         r  fsm/FSM_onehot_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDSE (Prop_fdse_C_Q)         0.141     1.862 r  fsm/FSM_onehot_st_reg[0]/Q
                         net (fo=3, routed)           0.221     2.083    fsm/FSM_onehot_st_reg_n_0_[0]
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.042     2.125 r  fsm/FSM_onehot_st[4]_i_1/O
                         net (fo=1, routed)           0.000     2.125    fsm/FSM_onehot_st[4]_i_1_n_0
    SLICE_X109Y95        FDRE                                         r  fsm/FSM_onehot_st_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.905     2.247    fsm/clk_IBUF_BUFG
    SLICE_X109Y95        FDRE                                         r  fsm/FSM_onehot_st_reg[4]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y95        FDRE (Hold_fdre_C_D)         0.107     1.844    fsm/FSM_onehot_st_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y94   dec_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y94   inc_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y93   cnt/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y93   cnt/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y93   cnt/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y93   cnt/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y94   dbcer0/button_db_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y97   dbcer0/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y97   dbcer0/button_ff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y94   dec_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y94   dec_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y94   inc_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y94   inc_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y94   dec_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y94   dec_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y94   inc_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y94   inc_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   cnt/count_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.247ns  (logic 4.172ns (66.781%)  route 2.075ns (33.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.865     5.939    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.419     6.358 r  cnt/count_reg[3]/Q
                         net (fo=2, routed)           2.075     8.433    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.753    12.186 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.186    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.101ns  (logic 4.028ns (66.028%)  route 2.073ns (33.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.865     5.939    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  cnt/count_reg[2]/Q
                         net (fo=3, routed)           2.073     8.467    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    12.040 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.040    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 4.151ns (68.338%)  route 1.923ns (31.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.865     5.939    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.419     6.358 r  cnt/count_reg[1]/Q
                         net (fo=4, routed)           1.923     8.281    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.732    12.013 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.013    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.878ns  (logic 3.986ns (67.809%)  route 1.892ns (32.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.865     5.939    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           1.892     8.287    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.817 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.817    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.372ns (75.705%)  route 0.440ns (24.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.722    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.440     2.303    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.534 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.534    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.440ns (76.744%)  route 0.436ns (23.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.722    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.128     1.850 r  cnt/count_reg[1]/Q
                         net (fo=4, routed)           0.436     2.287    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.312     3.599 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.599    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.414ns (73.123%)  route 0.520ns (26.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.722    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  cnt/count_reg[2]/Q
                         net (fo=3, routed)           0.520     2.383    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.656 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.656    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.462ns (73.982%)  route 0.514ns (26.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.722    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.128     1.850 r  cnt/count_reg[3]/Q
                         net (fo=2, routed)           0.514     2.364    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.334     3.699 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.699    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_rst
                            (input port)
  Destination:            cnt/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.637ns (36.576%)  route 2.839ns (63.424%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_rst (IN)
                         net (fo=0)                   0.000     0.000    btn_rst
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btn_rst_IBUF_inst/O
                         net (fo=2, routed)           2.129     3.642    cnt/btn_rst_IBUF
    SLICE_X113Y94        LUT3 (Prop_lut3_I2_O)        0.124     3.766 r  cnt/count[3]_i_1/O
                         net (fo=4, routed)           0.710     4.476    cnt/count
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686     5.450    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/C

Slack:                    inf
  Source:                 btn_rst
                            (input port)
  Destination:            cnt/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.637ns (36.576%)  route 2.839ns (63.424%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_rst (IN)
                         net (fo=0)                   0.000     0.000    btn_rst
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btn_rst_IBUF_inst/O
                         net (fo=2, routed)           2.129     3.642    cnt/btn_rst_IBUF
    SLICE_X113Y94        LUT3 (Prop_lut3_I2_O)        0.124     3.766 r  cnt/count[3]_i_1/O
                         net (fo=4, routed)           0.710     4.476    cnt/count
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686     5.450    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[1]/C

Slack:                    inf
  Source:                 btn_rst
                            (input port)
  Destination:            cnt/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.637ns (36.576%)  route 2.839ns (63.424%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_rst (IN)
                         net (fo=0)                   0.000     0.000    btn_rst
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btn_rst_IBUF_inst/O
                         net (fo=2, routed)           2.129     3.642    cnt/btn_rst_IBUF
    SLICE_X113Y94        LUT3 (Prop_lut3_I2_O)        0.124     3.766 r  cnt/count[3]_i_1/O
                         net (fo=4, routed)           0.710     4.476    cnt/count
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686     5.450    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[2]/C

Slack:                    inf
  Source:                 btn_rst
                            (input port)
  Destination:            cnt/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.637ns (36.576%)  route 2.839ns (63.424%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_rst (IN)
                         net (fo=0)                   0.000     0.000    btn_rst
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btn_rst_IBUF_inst/O
                         net (fo=2, routed)           2.129     3.642    cnt/btn_rst_IBUF
    SLICE_X113Y94        LUT3 (Prop_lut3_I2_O)        0.124     3.766 r  cnt/count[3]_i_1/O
                         net (fo=4, routed)           0.710     4.476    cnt/count
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686     5.450    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[3]/C

Slack:                    inf
  Source:                 btn_b
                            (input port)
  Destination:            dbcer1/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.474ns  (logic 1.464ns (42.142%)  route 2.010ns (57.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn_b (IN)
                         net (fo=0)                   0.000     0.000    btn_b
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_b_IBUF_inst/O
                         net (fo=1, routed)           2.010     3.474    dbcer1/btn_b_IBUF
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.687     5.451    dbcer1/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff1_reg/C

Slack:                    inf
  Source:                 btn_a
                            (input port)
  Destination:            dbcer0/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.324ns  (logic 1.463ns (44.019%)  route 1.861ns (55.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn_a (IN)
                         net (fo=0)                   0.000     0.000    btn_a
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_a_IBUF_inst/O
                         net (fo=1, routed)           1.861     3.324    dbcer0/btn_a_IBUF
    SLICE_X111Y97        FDRE                                         r  dbcer0/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.687     5.451    dbcer0/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer0/button_ff1_reg/C

Slack:                    inf
  Source:                 btn_rst
                            (input port)
  Destination:            dbcer2/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.513ns (46.400%)  route 1.748ns (53.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_rst (IN)
                         net (fo=0)                   0.000     0.000    btn_rst
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btn_rst_IBUF_inst/O
                         net (fo=2, routed)           1.748     3.261    dbcer2/btn_rst_IBUF
    SLICE_X111Y96        FDRE                                         r  dbcer2/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.686     5.450    dbcer2/clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  dbcer2/button_ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_a
                            (input port)
  Destination:            dbcer0/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.231ns (24.243%)  route 0.723ns (75.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn_a (IN)
                         net (fo=0)                   0.000     0.000    btn_a
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_a_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.954    dbcer0/btn_a_IBUF
    SLICE_X111Y97        FDRE                                         r  dbcer0/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.909     2.251    dbcer0/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer0/button_ff1_reg/C

Slack:                    inf
  Source:                 btn_rst
                            (input port)
  Destination:            dbcer2/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.281ns (28.972%)  route 0.688ns (71.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_rst (IN)
                         net (fo=0)                   0.000     0.000    btn_rst
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_rst_IBUF_inst/O
                         net (fo=2, routed)           0.688     0.968    dbcer2/btn_rst_IBUF
    SLICE_X111Y96        FDRE                                         r  dbcer2/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    dbcer2/clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  dbcer2/button_ff1_reg/C

Slack:                    inf
  Source:                 btn_b
                            (input port)
  Destination:            dbcer1/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.232ns (22.944%)  route 0.779ns (77.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn_b (IN)
                         net (fo=0)                   0.000     0.000    btn_b
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_b_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.011    dbcer1/btn_b_IBUF
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.909     2.251    dbcer1/clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  dbcer1/button_ff1_reg/C

Slack:                    inf
  Source:                 btn_rst
                            (input port)
  Destination:            cnt/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.326ns (23.135%)  route 1.082ns (76.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_rst (IN)
                         net (fo=0)                   0.000     0.000    btn_rst
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_rst_IBUF_inst/O
                         net (fo=2, routed)           0.838     1.119    cnt/btn_rst_IBUF
    SLICE_X113Y94        LUT3 (Prop_lut3_I2_O)        0.045     1.164 r  cnt/count[3]_i_1/O
                         net (fo=4, routed)           0.244     1.407    cnt/count
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[0]/C

Slack:                    inf
  Source:                 btn_rst
                            (input port)
  Destination:            cnt/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.326ns (23.135%)  route 1.082ns (76.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_rst (IN)
                         net (fo=0)                   0.000     0.000    btn_rst
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_rst_IBUF_inst/O
                         net (fo=2, routed)           0.838     1.119    cnt/btn_rst_IBUF
    SLICE_X113Y94        LUT3 (Prop_lut3_I2_O)        0.045     1.164 r  cnt/count[3]_i_1/O
                         net (fo=4, routed)           0.244     1.407    cnt/count
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[1]/C

Slack:                    inf
  Source:                 btn_rst
                            (input port)
  Destination:            cnt/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.326ns (23.135%)  route 1.082ns (76.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_rst (IN)
                         net (fo=0)                   0.000     0.000    btn_rst
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_rst_IBUF_inst/O
                         net (fo=2, routed)           0.838     1.119    cnt/btn_rst_IBUF
    SLICE_X113Y94        LUT3 (Prop_lut3_I2_O)        0.045     1.164 r  cnt/count[3]_i_1/O
                         net (fo=4, routed)           0.244     1.407    cnt/count
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[2]/C

Slack:                    inf
  Source:                 btn_rst
                            (input port)
  Destination:            cnt/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.326ns (23.135%)  route 1.082ns (76.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_rst (IN)
                         net (fo=0)                   0.000     0.000    btn_rst
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_rst_IBUF_inst/O
                         net (fo=2, routed)           0.838     1.119    cnt/btn_rst_IBUF
    SLICE_X113Y94        LUT3 (Prop_lut3_I2_O)        0.045     1.164 r  cnt/count[3]_i_1/O
                         net (fo=4, routed)           0.244     1.407    cnt/count
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.250    cnt/clk_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  cnt/count_reg[3]/C





