;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	MOV 204, <-20
	SPL @12, #807
	ADD 130, 9
	JMN 272, <60
	SUB @0, @2
	ADD 578, 560
	ADD 270, 60
	SUB @63, 9
	DJN -1, @-20
	JMZ 306, -90
	SUB @0, @2
	DJN -1, @-20
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <2
	SPL 0, <-2
	SUB 4, 204
	SUB 4, 204
	SUB #12, @10
	ADD 130, 9
	MOV -7, <-20
	SUB <1, <-1
	SUB 300, @-90
	ADD -630, 99
	CMP @121, 103
	MOV -7, <-20
	MOV -7, <-20
	ADD @1, <-1
	SUB @127, 106
	ADD @1, <-1
	SPL 306, 90
	SPL 0, <-2
	CMP @-8, @-2
	CMP @-8, @-2
	JMZ 4, 240
	JMZ 4, 240
	JMZ 4, 240
	JMZ 4, 240
	SPL 0, <-2
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-2
	SPL 0, <-2
	SUB @127, 106
	SPL 0, <-2
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
