Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Aug 19 14:55:20 2024
| Host         : Moria14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.113        0.000                      0                  517        0.152        0.000                      0                  517        4.500        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.113        0.000                      0                  517        0.152        0.000                      0                  517        4.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.042ns (20.443%)  route 4.055ns (79.557%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.558     5.079    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.416    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.540 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.582     7.122    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X57Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.246 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.713     7.958    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.082 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.826     8.908    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.060 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.116    10.176    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.443    14.784    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.732    14.290    signal_generate_unit/counter_idle0_reg[29]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.042ns (20.443%)  route 4.055ns (79.557%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.558     5.079    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.416    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.540 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.582     7.122    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X57Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.246 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.713     7.958    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.082 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.826     8.908    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.060 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.116    10.176    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  signal_generate_unit/counter_idle0_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.443    14.784    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  signal_generate_unit/counter_idle0_reg[30]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.732    14.290    signal_generate_unit/counter_idle0_reg[30]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.042ns (20.443%)  route 4.055ns (79.557%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.558     5.079    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.416    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.540 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.582     7.122    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X57Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.246 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.713     7.958    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.082 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.826     8.908    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.060 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.116    10.176    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  signal_generate_unit/counter_idle0_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.443    14.784    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  signal_generate_unit/counter_idle0_reg[31]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.732    14.290    signal_generate_unit/counter_idle0_reg[31]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 2.396ns (41.237%)  route 3.414ns (58.763%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  rate_generator_unit/counter_idle_reg[30]/Q
                         net (fo=4, routed)           1.129     6.665    rate_generator_unit/counter_idle_reg[30]
    SLICE_X52Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  rate_generator_unit/counter_idle[0]_i_10/O
                         net (fo=1, routed)           1.029     7.818    rate_generator_unit/counter_idle[0]_i_10_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.942 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.257     9.199    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.323 r  rate_generator_unit/counter_idle[0]_i_5/O
                         net (fo=1, routed)           0.000     9.323    rate_generator_unit/counter_idle[0]_i_5_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.873 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.443    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.557    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.891 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.891    rate_generator_unit/counter_idle_reg[28]_i_1_n_6
    SLICE_X51Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.441    14.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.062    15.107    rate_generator_unit/counter_idle_reg[29]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 2.375ns (41.024%)  route 3.414ns (58.976%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  rate_generator_unit/counter_idle_reg[30]/Q
                         net (fo=4, routed)           1.129     6.665    rate_generator_unit/counter_idle_reg[30]
    SLICE_X52Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  rate_generator_unit/counter_idle[0]_i_10/O
                         net (fo=1, routed)           1.029     7.818    rate_generator_unit/counter_idle[0]_i_10_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.942 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.257     9.199    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.323 r  rate_generator_unit/counter_idle[0]_i_5/O
                         net (fo=1, routed)           0.000     9.323    rate_generator_unit/counter_idle[0]_i_5_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.873 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.443    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.557    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.870 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.870    rate_generator_unit/counter_idle_reg[28]_i_1_n_4
    SLICE_X51Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.441    14.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.062    15.107    rate_generator_unit/counter_idle_reg[31]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.042ns (21.013%)  route 3.917ns (78.987%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.558     5.079    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.416    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.540 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.582     7.122    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X57Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.246 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.713     7.958    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.082 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.826     8.908    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.060 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.978    10.038    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X56Y30         FDRE                                         r  signal_generate_unit/counter_idle0_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.442    14.783    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  signal_generate_unit/counter_idle0_reg[25]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y30         FDRE (Setup_fdre_C_R)       -0.732    14.289    signal_generate_unit/counter_idle0_reg[25]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.042ns (21.013%)  route 3.917ns (78.987%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.558     5.079    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.416    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.540 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.582     7.122    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X57Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.246 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.713     7.958    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.082 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.826     8.908    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.060 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.978    10.038    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X56Y30         FDRE                                         r  signal_generate_unit/counter_idle0_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.442    14.783    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  signal_generate_unit/counter_idle0_reg[26]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y30         FDRE (Setup_fdre_C_R)       -0.732    14.289    signal_generate_unit/counter_idle0_reg[26]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.042ns (21.013%)  route 3.917ns (78.987%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.558     5.079    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.416    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.540 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.582     7.122    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X57Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.246 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.713     7.958    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.082 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.826     8.908    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.060 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.978    10.038    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X56Y30         FDRE                                         r  signal_generate_unit/counter_idle0_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.442    14.783    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  signal_generate_unit/counter_idle0_reg[27]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y30         FDRE (Setup_fdre_C_R)       -0.732    14.289    signal_generate_unit/counter_idle0_reg[27]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.042ns (21.013%)  route 3.917ns (78.987%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.558     5.079    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.416    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.540 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.582     7.122    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X57Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.246 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.713     7.958    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.082 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.826     8.908    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.060 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.978    10.038    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X56Y30         FDRE                                         r  signal_generate_unit/counter_idle0_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.442    14.783    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  signal_generate_unit/counter_idle0_reg[28]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y30         FDRE (Setup_fdre_C_R)       -0.732    14.289    signal_generate_unit/counter_idle0_reg[28]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 2.282ns (40.061%)  route 3.414ns (59.939%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  rate_generator_unit/counter_idle_reg[30]/Q
                         net (fo=4, routed)           1.129     6.665    rate_generator_unit/counter_idle_reg[30]
    SLICE_X52Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  rate_generator_unit/counter_idle[0]_i_10/O
                         net (fo=1, routed)           1.029     7.818    rate_generator_unit/counter_idle[0]_i_10_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.942 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.257     9.199    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.323 r  rate_generator_unit/counter_idle[0]_i_5/O
                         net (fo=1, routed)           0.000     9.323    rate_generator_unit/counter_idle[0]_i_5_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.873 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.443    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.777 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.777    rate_generator_unit/counter_idle_reg[24]_i_1_n_6
    SLICE_X51Y18         FDRE                                         r  rate_generator_unit/counter_idle_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.442    14.783    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  rate_generator_unit/counter_idle_reg[25]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.062    15.084    rate_generator_unit/counter_idle_reg[25]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rate_generator_unit/output_reg_reg[4]/Q
                         net (fo=1, routed)           0.099     1.712    Inst_UART_TX_CTRL/Q[4]
    SLICE_X61Y17         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.075     1.560    Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  rate_generator_unit/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rate_generator_unit/output_reg_reg[6]/Q
                         net (fo=1, routed)           0.100     1.713    Inst_UART_TX_CTRL/Q[6]
    SLICE_X61Y17         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.076     1.561    Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/output_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.984%)  route 0.153ns (52.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.588     1.471    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  signal_generate_unit/counter_out_reg_reg[2]/Q
                         net (fo=6, routed)           0.153     1.765    rate_generator_unit/output_reg_reg[7]_0[2]
    SLICE_X58Y16         FDRE                                         r  rate_generator_unit/output_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.857     1.984    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  rate_generator_unit/output_reg_reg[2]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.070     1.556    rate_generator_unit/output_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/output_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.943%)  route 0.128ns (50.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.588     1.471    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  signal_generate_unit/counter_out_reg_reg[7]/Q
                         net (fo=2, routed)           0.128     1.727    rate_generator_unit/output_reg_reg[7]_0[7]
    SLICE_X59Y16         FDRE                                         r  rate_generator_unit/output_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.857     1.984    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  rate_generator_unit/output_reg_reg[7]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.019     1.505    rate_generator_unit/output_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 signal_generate_unit/in1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.582     1.465    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  signal_generate_unit/in1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  signal_generate_unit/in1_reg_reg[0]/Q
                         net (fo=13, routed)          0.140     1.769    signal_generate_unit/in1_reg_reg_n_0_[0]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.048     1.817 r  signal_generate_unit/in1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    signal_generate_unit/in1_reg[2]_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  signal_generate_unit/in1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.849     1.976    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  signal_generate_unit/in1_reg_reg[2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.107     1.585    signal_generate_unit/in1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.976%)  route 0.153ns (52.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  rate_generator_unit/output_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rate_generator_unit/output_reg_reg[2]/Q
                         net (fo=1, routed)           0.153     1.766    Inst_UART_TX_CTRL/Q[2]
    SLICE_X61Y17         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.047     1.532    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.817%)  route 0.154ns (52.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  rate_generator_unit/output_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rate_generator_unit/output_reg_reg[3]/Q
                         net (fo=1, routed)           0.154     1.767    Inst_UART_TX_CTRL/Q[3]
    SLICE_X61Y17         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.047     1.532    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 signal_generate_unit/in1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.582     1.465    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  signal_generate_unit/in1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  signal_generate_unit/in1_reg_reg[0]/Q
                         net (fo=13, routed)          0.140     1.769    signal_generate_unit/in1_reg_reg_n_0_[0]
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.814 r  signal_generate_unit/in1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    signal_generate_unit/in1_reg[1]_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.849     1.976    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.091     1.569    signal_generate_unit/in1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 signal_generate_unit/in1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.582     1.465    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  signal_generate_unit/in1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  signal_generate_unit/in1_reg_reg[0]/Q
                         net (fo=13, routed)          0.141     1.770    signal_generate_unit/in1_reg_reg_n_0_[0]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.815 r  signal_generate_unit/in1_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.815    signal_generate_unit/in1_reg[3]_i_2_n_0
    SLICE_X61Y26         FDCE                                         r  signal_generate_unit/in1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.849     1.976    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  signal_generate_unit/in1_reg_reg[3]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.092     1.570    signal_generate_unit/in1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_out_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.499%)  route 0.155ns (45.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.588     1.471    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  signal_generate_unit/counter_out_reg_reg[2]/Q
                         net (fo=6, routed)           0.155     1.767    signal_generate_unit/Q[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  signal_generate_unit/counter_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.812    signal_generate_unit/counter_out0_in[4]
    SLICE_X58Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X58Y17         FDCE (Hold_fdce_C_D)         0.092     1.563    signal_generate_unit/counter_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   Inst_UART_TX_CTRL/bitIndex_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.498ns  (logic 3.974ns (41.839%)  route 5.524ns (58.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.626     5.147    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X61Y18         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDSE (Prop_fdse_C_Q)         0.456     5.603 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           5.524    11.127    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.645 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.645    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 4.363ns (46.582%)  route 5.003ns (53.418%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.625     5.146    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  signal_generate_unit/in3_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.458    signal_generate_unit/in3_reg[1]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.582 r  signal_generate_unit/sseg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.977     7.559    signal_generate_unit/sseg_OBUF[5]_inst_i_10_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  signal_generate_unit/sseg_OBUF[5]_inst_i_3/O
                         net (fo=3, routed)           1.268     8.951    signal_generate_unit/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903    10.978    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.513 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.513    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.081ns  (logic 4.332ns (47.708%)  route 4.749ns (52.292%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.625     5.146    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  signal_generate_unit/in3_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.458    signal_generate_unit/in3_reg[1]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.582 r  signal_generate_unit/sseg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.977     7.559    signal_generate_unit/sseg_OBUF[5]_inst_i_10_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  signal_generate_unit/sseg_OBUF[5]_inst_i_3/O
                         net (fo=3, routed)           0.825     8.508    signal_generate_unit/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.632 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.091    10.723    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.227 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.227    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 4.364ns (48.161%)  route 4.697ns (51.839%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.625     5.146    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  signal_generate_unit/in3_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.458    signal_generate_unit/in3_reg[1]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.582 r  signal_generate_unit/sseg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.977     7.559    signal_generate_unit/sseg_OBUF[5]_inst_i_10_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  signal_generate_unit/sseg_OBUF[5]_inst_i_3/O
                         net (fo=3, routed)           0.978     8.662    signal_generate_unit/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.786 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.886    10.671    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.207 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.207    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.655ns  (logic 4.426ns (51.139%)  route 4.229ns (48.861%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.617     5.138    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  signal_generate_unit/in0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  signal_generate_unit/in0_reg_reg[3]/Q
                         net (fo=12, routed)          1.306     6.923    signal_generate_unit/in0_reg_reg_n_0_[3]
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.295     7.218 r  signal_generate_unit/sseg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.983     8.200    signal_generate_unit/sseg_OBUF[1]_inst_i_4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.324 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.940    10.264    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.793 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.793    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.450ns  (logic 4.235ns (50.124%)  route 4.214ns (49.876%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  signal_generate_unit/in1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  signal_generate_unit/in1_reg_reg[3]/Q
                         net (fo=12, routed)          1.043     6.639    signal_generate_unit/in1_reg_reg_n_0_[3]
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.763 r  signal_generate_unit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.879     7.642    signal_generate_unit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.766 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.292    10.059    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.590 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.590    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.348ns  (logic 4.353ns (52.143%)  route 3.995ns (47.857%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.625     5.146    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  signal_generate_unit/in3_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  signal_generate_unit/in3_reg_reg[3]/Q
                         net (fo=10, routed)          1.036     6.601    signal_generate_unit/in3_reg[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.299     6.900 r  signal_generate_unit/sseg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.020     7.920    signal_generate_unit/sseg_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.940     9.983    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.494 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.494    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.321ns  (logic 4.224ns (50.761%)  route 4.097ns (49.239%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.624     5.145    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.934     6.535    signal_generate_unit/sel[1]
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.659 r  signal_generate_unit/sseg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           1.018     7.677    signal_generate_unit/sseg_OBUF[4]_inst_i_5_n_0
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.146     9.947    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.466 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.466    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.320ns (59.723%)  route 2.914ns (40.277%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.624     5.145    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          1.250     6.851    displayer_unit/sel[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     7.003 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.667    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.379 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.379    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.103ns (57.311%)  route 3.056ns (42.689%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.624     5.145    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          1.250     6.851    displayer_unit/sel[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.975 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.781    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.304 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.304    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.386ns (66.503%)  route 0.698ns (33.497%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.585     1.468    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.371     1.980    displayer_unit/sel[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.025 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.352    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.553 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.553    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.490ns (68.548%)  route 0.684ns (31.452%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.583     1.466    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  signal_generate_unit/in0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  signal_generate_unit/in0_reg_reg[1]/Q
                         net (fo=13, routed)          0.191     1.821    signal_generate_unit/in0_reg_reg_n_0_[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  signal_generate_unit/sseg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.050     1.917    signal_generate_unit/sseg_OBUF[2]_inst_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.962 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.404    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.640 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.640    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.449ns (66.514%)  route 0.730ns (33.486%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.585     1.468    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.371     1.980    displayer_unit/sel[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.042     2.022 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.381    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.647 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.647    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.507ns (68.772%)  route 0.684ns (31.228%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.583     1.466    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.128     1.594 f  signal_generate_unit/in2_reg_reg[3]/Q
                         net (fo=11, routed)          0.195     1.789    signal_generate_unit/in2_reg[3]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.098     1.887 r  signal_generate_unit/sseg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.051     1.938    signal_generate_unit/sseg_OBUF[3]_inst_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.983 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.439     2.422    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.658 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.658    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.461ns (65.500%)  route 0.770ns (34.500%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.585     1.468    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.205     1.814    signal_generate_unit/sel[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  signal_generate_unit/sseg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.112     1.972    signal_generate_unit/sseg_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.017 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.469    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.699 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.699    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.503ns (66.982%)  route 0.741ns (33.019%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.581     1.464    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  signal_generate_unit/in0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.148     1.612 r  signal_generate_unit/in0_reg_reg[3]/Q
                         net (fo=12, routed)          0.211     1.823    signal_generate_unit/in0_reg_reg_n_0_[3]
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.098     1.921 r  signal_generate_unit/sseg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.973    signal_generate_unit/sseg_OBUF[0]_inst_i_4_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.018 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.478     2.496    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.708 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.708    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.437ns (63.804%)  route 0.815ns (36.196%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.583     1.466    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  signal_generate_unit/in2_reg_reg[1]/Q
                         net (fo=12, routed)          0.239     1.846    signal_generate_unit/in2_reg[1]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  signal_generate_unit/sseg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.051     1.942    signal_generate_unit/sseg_OBUF[5]_inst_i_6_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.987 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.512    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.718 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.718    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.452ns (64.423%)  route 0.802ns (35.577%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.585     1.468    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.125     1.734    signal_generate_unit/sel[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.779 r  signal_generate_unit/sseg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.137     1.916    signal_generate_unit/sseg_OBUF[4]_inst_i_4_n_0
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.961 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.540     2.501    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.722 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.722    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.456ns (63.670%)  route 0.831ns (36.330%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.585     1.468    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.496     2.105    displayer_unit/sel[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.042     2.147 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.482    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.756 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.756    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.410ns (61.367%)  route 0.888ns (38.633%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.585     1.468    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.496     2.105    displayer_unit/sel[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.150 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.542    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.766 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.766    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.192ns  (logic 1.577ns (19.249%)  route 6.615ns (80.751%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.994     6.446    rate_generator_unit/reset_IBUF
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.621     8.192    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  rate_generator_unit/counter_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.447     4.788    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  rate_generator_unit/counter_data_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.192ns  (logic 1.577ns (19.249%)  route 6.615ns (80.751%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.994     6.446    rate_generator_unit/reset_IBUF
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.621     8.192    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  rate_generator_unit/counter_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.447     4.788    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  rate_generator_unit/counter_data_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.192ns  (logic 1.577ns (19.249%)  route 6.615ns (80.751%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.994     6.446    rate_generator_unit/reset_IBUF
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.621     8.192    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  rate_generator_unit/counter_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.447     4.788    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  rate_generator_unit/counter_data_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.063ns  (logic 1.577ns (19.557%)  route 6.486ns (80.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.994     6.446    rate_generator_unit/reset_IBUF
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.492     8.063    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X56Y15         FDRE                                         r  rate_generator_unit/counter_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.447     4.788    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  rate_generator_unit/counter_data_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.051ns  (logic 1.577ns (19.586%)  route 6.474ns (80.414%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.994     6.446    rate_generator_unit/reset_IBUF
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.480     8.051    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  rate_generator_unit/counter_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.446     4.787    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  rate_generator_unit/counter_data_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.051ns  (logic 1.577ns (19.586%)  route 6.474ns (80.414%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.994     6.446    rate_generator_unit/reset_IBUF
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.480     8.051    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  rate_generator_unit/counter_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.446     4.787    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  rate_generator_unit/counter_data_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.051ns  (logic 1.577ns (19.586%)  route 6.474ns (80.414%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.994     6.446    rate_generator_unit/reset_IBUF
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.480     8.051    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  rate_generator_unit/counter_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.446     4.787    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  rate_generator_unit/counter_data_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.051ns  (logic 1.577ns (19.586%)  route 6.474ns (80.414%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.994     6.446    rate_generator_unit/reset_IBUF
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.480     8.051    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  rate_generator_unit/counter_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.446     4.787    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  rate_generator_unit/counter_data_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.900ns  (logic 1.577ns (19.960%)  route 6.323ns (80.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.994     6.446    rate_generator_unit/reset_IBUF
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.330     7.900    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  rate_generator_unit/counter_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.445     4.786    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  rate_generator_unit/counter_data_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.900ns  (logic 1.577ns (19.960%)  route 6.323ns (80.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.994     6.446    rate_generator_unit/reset_IBUF
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.330     7.900    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  rate_generator_unit/counter_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.445     4.786    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  rate_generator_unit/counter_data_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.218ns (18.527%)  route 0.960ns (81.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.960     1.178    signal_generate_unit/JA_IBUF[0]
    SLICE_X63Y25         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.850     1.977    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.229ns (18.091%)  route 1.038ns (81.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (IN)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.038     1.267    signal_generate_unit/JA_IBUF[1]
    SLICE_X62Y27         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.853     1.980    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y27         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/m_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.266ns (16.883%)  route 1.309ns (83.117%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.309     1.530    rate_generator_unit/reset_IBUF
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.575 r  rate_generator_unit/m_tick_i_1/O
                         net (fo=1, routed)           0.000     1.575    rate_generator_unit/m_tick_i_1_n_0
    SLICE_X57Y17         FDRE                                         r  rate_generator_unit/m_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  rate_generator_unit/m_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.221ns (13.469%)  route 1.420ns (86.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.420     1.641    signal_generate_unit/reset_IBUF
    SLICE_X59Y17         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.221ns (13.469%)  route 1.420ns (86.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.420     1.641    signal_generate_unit/reset_IBUF
    SLICE_X59Y17         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.221ns (13.469%)  route 1.420ns (86.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.420     1.641    signal_generate_unit/reset_IBUF
    SLICE_X59Y17         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.221ns (13.469%)  route 1.420ns (86.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.420     1.641    signal_generate_unit/reset_IBUF
    SLICE_X59Y17         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.221ns (13.433%)  route 1.424ns (86.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.424     1.645    signal_generate_unit/reset_IBUF
    SLICE_X58Y17         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.221ns (13.433%)  route 1.424ns (86.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.424     1.645    signal_generate_unit/reset_IBUF
    SLICE_X58Y17         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.221ns (13.433%)  route 1.424ns (86.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.424     1.645    signal_generate_unit/reset_IBUF
    SLICE_X58Y17         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/C





