Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Oct  1 14:39:15 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CLK_NEW/slowclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.605        0.000                      0                  115        0.164        0.000                      0                  115        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.605        0.000                      0                  115        0.164        0.000                      0                  115        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 CLK_NEW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.890ns (23.359%)  route 2.920ns (76.641%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLK_NEW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  CLK_NEW/counter_reg[3]/Q
                         net (fo=2, routed)           0.677     6.372    CLK_NEW/counter_reg[3]
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  CLK_NEW/counter[0]_i_7/O
                         net (fo=1, routed)           0.851     7.346    CLK_NEW/counter[0]_i_7_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  CLK_NEW/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.108    CLK_NEW/counter[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  CLK_NEW/counter[0]_i_1__1/O
                         net (fo=27, routed)          0.754     8.986    CLK_NEW/clear
    SLICE_X64Y56         FDRE                                         r  CLK_NEW/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  CLK_NEW/counter_reg[24]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y56         FDRE (Setup_fdre_C_R)       -0.524    14.591    CLK_NEW/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 CLK_NEW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.890ns (23.359%)  route 2.920ns (76.641%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLK_NEW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  CLK_NEW/counter_reg[3]/Q
                         net (fo=2, routed)           0.677     6.372    CLK_NEW/counter_reg[3]
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  CLK_NEW/counter[0]_i_7/O
                         net (fo=1, routed)           0.851     7.346    CLK_NEW/counter[0]_i_7_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  CLK_NEW/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.108    CLK_NEW/counter[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  CLK_NEW/counter[0]_i_1__1/O
                         net (fo=27, routed)          0.754     8.986    CLK_NEW/clear
    SLICE_X64Y56         FDRE                                         r  CLK_NEW/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  CLK_NEW/counter_reg[25]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y56         FDRE (Setup_fdre_C_R)       -0.524    14.591    CLK_NEW/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 CLK_NEW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.890ns (23.359%)  route 2.920ns (76.641%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLK_NEW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  CLK_NEW/counter_reg[3]/Q
                         net (fo=2, routed)           0.677     6.372    CLK_NEW/counter_reg[3]
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  CLK_NEW/counter[0]_i_7/O
                         net (fo=1, routed)           0.851     7.346    CLK_NEW/counter[0]_i_7_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  CLK_NEW/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.108    CLK_NEW/counter[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  CLK_NEW/counter[0]_i_1__1/O
                         net (fo=27, routed)          0.754     8.986    CLK_NEW/clear
    SLICE_X64Y56         FDRE                                         r  CLK_NEW/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  CLK_NEW/counter_reg[26]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y56         FDRE (Setup_fdre_C_R)       -0.524    14.591    CLK_NEW/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 CLK_NEW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.890ns (23.821%)  route 2.846ns (76.179%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLK_NEW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  CLK_NEW/counter_reg[3]/Q
                         net (fo=2, routed)           0.677     6.372    CLK_NEW/counter_reg[3]
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  CLK_NEW/counter[0]_i_7/O
                         net (fo=1, routed)           0.851     7.346    CLK_NEW/counter[0]_i_7_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  CLK_NEW/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.108    CLK_NEW/counter[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  CLK_NEW/counter[0]_i_1__1/O
                         net (fo=27, routed)          0.680     8.913    CLK_NEW/clear
    SLICE_X64Y55         FDRE                                         r  CLK_NEW/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  CLK_NEW/counter_reg[20]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y55         FDRE (Setup_fdre_C_R)       -0.524    14.591    CLK_NEW/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 CLK_NEW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.890ns (23.821%)  route 2.846ns (76.179%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLK_NEW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  CLK_NEW/counter_reg[3]/Q
                         net (fo=2, routed)           0.677     6.372    CLK_NEW/counter_reg[3]
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  CLK_NEW/counter[0]_i_7/O
                         net (fo=1, routed)           0.851     7.346    CLK_NEW/counter[0]_i_7_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  CLK_NEW/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.108    CLK_NEW/counter[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  CLK_NEW/counter[0]_i_1__1/O
                         net (fo=27, routed)          0.680     8.913    CLK_NEW/clear
    SLICE_X64Y55         FDRE                                         r  CLK_NEW/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  CLK_NEW/counter_reg[21]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y55         FDRE (Setup_fdre_C_R)       -0.524    14.591    CLK_NEW/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 CLK_NEW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.890ns (23.821%)  route 2.846ns (76.179%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLK_NEW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  CLK_NEW/counter_reg[3]/Q
                         net (fo=2, routed)           0.677     6.372    CLK_NEW/counter_reg[3]
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  CLK_NEW/counter[0]_i_7/O
                         net (fo=1, routed)           0.851     7.346    CLK_NEW/counter[0]_i_7_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  CLK_NEW/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.108    CLK_NEW/counter[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  CLK_NEW/counter[0]_i_1__1/O
                         net (fo=27, routed)          0.680     8.913    CLK_NEW/clear
    SLICE_X64Y55         FDRE                                         r  CLK_NEW/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  CLK_NEW/counter_reg[22]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y55         FDRE (Setup_fdre_C_R)       -0.524    14.591    CLK_NEW/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 CLK_NEW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.890ns (23.821%)  route 2.846ns (76.179%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLK_NEW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  CLK_NEW/counter_reg[3]/Q
                         net (fo=2, routed)           0.677     6.372    CLK_NEW/counter_reg[3]
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  CLK_NEW/counter[0]_i_7/O
                         net (fo=1, routed)           0.851     7.346    CLK_NEW/counter[0]_i_7_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  CLK_NEW/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.108    CLK_NEW/counter[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  CLK_NEW/counter[0]_i_1__1/O
                         net (fo=27, routed)          0.680     8.913    CLK_NEW/clear
    SLICE_X64Y55         FDRE                                         r  CLK_NEW/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  CLK_NEW/counter_reg[23]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y55         FDRE (Setup_fdre_C_R)       -0.524    14.591    CLK_NEW/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 CLK_NEW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.890ns (23.936%)  route 2.828ns (76.064%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLK_NEW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  CLK_NEW/counter_reg[3]/Q
                         net (fo=2, routed)           0.677     6.372    CLK_NEW/counter_reg[3]
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  CLK_NEW/counter[0]_i_7/O
                         net (fo=1, routed)           0.851     7.346    CLK_NEW/counter[0]_i_7_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  CLK_NEW/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.108    CLK_NEW/counter[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  CLK_NEW/counter[0]_i_1__1/O
                         net (fo=27, routed)          0.662     8.895    CLK_NEW/clear
    SLICE_X64Y54         FDRE                                         r  CLK_NEW/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  CLK_NEW/counter_reg[16]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.591    CLK_NEW/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 CLK_NEW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.890ns (23.936%)  route 2.828ns (76.064%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLK_NEW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  CLK_NEW/counter_reg[3]/Q
                         net (fo=2, routed)           0.677     6.372    CLK_NEW/counter_reg[3]
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  CLK_NEW/counter[0]_i_7/O
                         net (fo=1, routed)           0.851     7.346    CLK_NEW/counter[0]_i_7_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  CLK_NEW/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.108    CLK_NEW/counter[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  CLK_NEW/counter[0]_i_1__1/O
                         net (fo=27, routed)          0.662     8.895    CLK_NEW/clear
    SLICE_X64Y54         FDRE                                         r  CLK_NEW/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  CLK_NEW/counter_reg[17]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.591    CLK_NEW/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 CLK_NEW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.890ns (23.936%)  route 2.828ns (76.064%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLK_NEW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  CLK_NEW/counter_reg[3]/Q
                         net (fo=2, routed)           0.677     6.372    CLK_NEW/counter_reg[3]
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  CLK_NEW/counter[0]_i_7/O
                         net (fo=1, routed)           0.851     7.346    CLK_NEW/counter[0]_i_7_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  CLK_NEW/counter[0]_i_4/O
                         net (fo=1, routed)           0.638     8.108    CLK_NEW/counter[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  CLK_NEW/counter[0]_i_1__1/O
                         net (fo=27, routed)          0.662     8.895    CLK_NEW/clear
    SLICE_X64Y54         FDRE                                         r  CLK_NEW/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  CLK_NEW/counter_reg[18]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.591    CLK_NEW/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pwmled0_r/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmled0_r/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.474    pwmled0_r/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pwmled0_r/pwm_counter_reg[0]/Q
                         net (fo=8, routed)           0.121     1.737    pwmled0_r/pwmled3_b/pwm_counter_reg[0]
    SLICE_X54Y57         LUT3 (Prop_lut3_I1_O)        0.048     1.785 r  pwmled0_r/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    pwmled0_r/p_0_in__0[2]
    SLICE_X54Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.990    pwmled0_r/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[2]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.133     1.620    pwmled0_r/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 BUTTON3/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON3/curr_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.503    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  BUTTON3/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  BUTTON3/counter_reg[12]/Q
                         net (fo=4, routed)           0.109     1.753    BUTTON3/counter_reg[12]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  BUTTON3/curr_state_i_1/O
                         net (fo=1, routed)           0.000     1.798    BUTTON3/curr_state_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  BUTTON3/curr_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.019    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  BUTTON3/curr_state_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.091     1.607    BUTTON3/curr_state_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pwmled0_r/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmled0_r/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.213ns (64.446%)  route 0.118ns (35.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.474    pwmled0_r/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pwmled0_r/pwm_counter_reg[2]/Q
                         net (fo=6, routed)           0.118     1.756    pwmled0_r/pwmled3_b/pwm_counter_reg[2]
    SLICE_X55Y57         LUT5 (Prop_lut5_I3_O)        0.049     1.805 r  pwmled0_r/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.805    pwmled0_r/p_0_in__0[4]
    SLICE_X55Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.990    pwmled0_r/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[4]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.107     1.594    pwmled0_r/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 pwmled0_r/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmled0_r/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.115%)  route 0.185ns (49.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.474    pwmled0_r/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pwmled0_r/pwm_counter_reg[3]/Q
                         net (fo=7, routed)           0.185     1.801    pwmled0_r/pwmled3_b/pwm_counter_reg[3]
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.045     1.846 r  pwmled0_r/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.846    pwmled0_r/p_0_in__0[6]
    SLICE_X56Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.990    pwmled0_r/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[6]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.120     1.631    pwmled0_r/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pwmled0_r/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmled0_r/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.581%)  route 0.189ns (50.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.474    pwmled0_r/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pwmled0_r/pwm_counter_reg[3]/Q
                         net (fo=7, routed)           0.189     1.805    pwmled0_r/pwmled3_b/pwm_counter_reg[3]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  pwmled0_r/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.850    pwmled0_r/p_0_in__0[7]
    SLICE_X56Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.990    pwmled0_r/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[7]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.121     1.632    pwmled0_r/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pwmled0_r/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmled0_r/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.474    pwmled0_r/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pwmled0_r/pwm_counter_reg[2]/Q
                         net (fo=6, routed)           0.118     1.756    pwmled0_r/pwmled3_b/pwm_counter_reg[2]
    SLICE_X55Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  pwmled0_r/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.801    pwmled0_r/p_0_in__0[3]
    SLICE_X55Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.990    pwmled0_r/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  pwmled0_r/pwm_counter_reg[3]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.092     1.579    pwmled0_r/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 BUTTON3/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.717%)  route 0.148ns (44.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.503    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  BUTTON3/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  BUTTON3/counter_reg[13]/Q
                         net (fo=4, routed)           0.148     1.792    BUTTON3/counter_reg[13]
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.837 r  BUTTON3/reset_i_1/O
                         net (fo=1, routed)           0.000     1.837    BUTTON3_n_1
    SLICE_X63Y57         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.019    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  reset_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.092     1.608    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 CLK_NEW/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.556%)  route 0.131ns (38.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.504    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  CLK_NEW/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  CLK_NEW/counter_reg[26]/Q
                         net (fo=3, routed)           0.131     1.799    CLK_NEW/counter_reg[26]
    SLICE_X65Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.844 r  CLK_NEW/slowclock_i_1/O
                         net (fo=1, routed)           0.000     1.844    CLK_NEW/slowclock_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  CLK_NEW/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     2.020    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  CLK_NEW/slowclock_reg/C
                         clock pessimism             -0.499     1.520    
    SLICE_X65Y54         FDRE (Hold_fdre_C_D)         0.091     1.611    CLK_NEW/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 BUTTON3/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON3/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.502    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  BUTTON3/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  BUTTON3/sync0_reg/Q
                         net (fo=1, routed)           0.174     1.817    BUTTON3/sync0
    SLICE_X62Y61         FDRE                                         r  BUTTON3/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.018    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  BUTTON3/sync1_reg/C
                         clock pessimism             -0.515     1.502    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.066     1.568    BUTTON3/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_NEW/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_NEW/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.592     1.505    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  CLK_NEW/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  CLK_NEW/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.795    CLK_NEW/counter_reg[10]
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  CLK_NEW/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.905    CLK_NEW/counter_reg[8]_i_1__0_n_5
    SLICE_X64Y52         FDRE                                         r  CLK_NEW/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.021    CLK_NEW/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  CLK_NEW/counter_reg[10]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.134     1.639    CLK_NEW/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54    BUTTON3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56    BUTTON3/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56    BUTTON3/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57    BUTTON3/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57    BUTTON3/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57    BUTTON3/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57    BUTTON3/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y58    BUTTON3/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y58    BUTTON3/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57    pwmled0_r/pwm_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57    pwmled0_r/pwm_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57    BUTTON3/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57    BUTTON3/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57    BUTTON3/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57    BUTTON3/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58    BUTTON3/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58    BUTTON3/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    BUTTON3/curr_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61    BUTTON3/sync0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    CLK_NEW/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y52    CLK_NEW/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y52    CLK_NEW/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    CLK_NEW/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    CLK_NEW/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    CLK_NEW/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    CLK_NEW/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    CLK_NEW/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    CLK_NEW/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    CLK_NEW/counter_reg[7]/C



