# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do shiftreg_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {shiftreg.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:24 on Mar 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." shiftreg.vo 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 21:23:24 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/syn/../tb {C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/syn/../tb/tb_shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:24 on Mar 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/syn/../tb" C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/syn/../tb/tb_shiftreg.v 
# -- Compiling module tb_shiftreg
# 
# Top level modules:
# 	tb_shiftreg
# End time: 21:23:24 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  tb_shiftreg
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" tb_shiftreg 
# Start time: 21:23:24 on Mar 11,2024
# Loading work.tb_shiftreg
# Loading work.shiftreg
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# ** Error (suppressible): (vsim-3584) C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/syn/../tb/tb_shiftreg.v(51): Module parameter 'SIZE' not found for override.
#    Time: 0 ps  Iteration: 0  Instance: /tb_shiftreg File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/syn/../tb/tb_shiftreg.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./shiftreg_run_msim_gate_verilog.do PAUSED at line 12
# End time: 21:23:30 on Mar 11,2024, Elapsed time: 0:00:06
# Errors: 1, Warnings: 0
