 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : matraptor_core
Version: Q-2019.12-SP3
Date   : Tue Jun  3 17:57:02 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: in_col[7] (input port clocked by clk)
  Endpoint: PES_0__U_PE/queue_mem_reg_0__0__val__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matraptor_core     280000                saed32rvt_ss0p95v125c
  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  in_col[7] (in)                                          0.01       0.21 r
  PES_0__U_PE/in_col[7] (p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128)
                                                          0.00       0.21 r
  PES_0__U_PE/U2618/Y (INVX1_RVT)                         0.02       0.23 f
  PES_0__U_PE/U289/Y (AND2X2_RVT)                         0.08       0.31 f
  PES_0__U_PE/U1655/Y (NBUFFX16_RVT)                      0.07       0.39 f
  PES_0__U_PE/U2590/Y (INVX16_RVT)                        0.03       0.41 r
  PES_0__U_PE/U347/Y (NBUFFX16_RVT)                       0.06       0.47 r
  PES_0__U_PE/U146/Y (INVX1_RVT)                          0.06       0.53 f
  PES_0__U_PE/U8689/Y (NAND2X0_RVT)                       0.06       0.59 r
  PES_0__U_PE/U8687/Y (NAND2X0_RVT)                       0.03       0.62 f
  PES_0__U_PE/U33107/Y (OA21X1_RVT)                       0.08       0.70 f
  PES_0__U_PE/U2403/Y (NOR3X0_RVT)                        0.09       0.79 r
  PES_0__U_PE/U9955/Y (AND4X1_RVT)                        0.08       0.88 r
  PES_0__U_PE/U9954/Y (NAND4X0_RVT)                       0.06       0.94 f
  PES_0__U_PE/U3777/Y (AO22X1_RVT)                        0.09       1.03 f
  PES_0__U_PE/U1090/Y (OR2X2_RVT)                         0.06       1.08 f
  PES_0__U_PE/U115/Y (INVX1_RVT)                          0.02       1.10 r
  PES_0__U_PE/U3773/Y (OA21X1_RVT)                        0.06       1.17 r
  PES_0__U_PE/U6891/Y (OA21X1_RVT)                        0.07       1.23 r
  PES_0__U_PE/U2662/Y (OA21X1_RVT)                        0.07       1.31 r
  PES_0__U_PE/U8513/Y (INVX2_RVT)                         0.03       1.33 f
  PES_0__U_PE/U6503/Y (AO21X1_RVT)                        0.10       1.43 f
  PES_0__U_PE/U6502/Y (INVX2_RVT)                         0.04       1.47 r
  PES_0__U_PE/U16162/Y (OA21X1_RVT)                       0.07       1.54 r
  PES_0__U_PE/U16159/Y (NAND3X0_RVT)                      0.04       1.58 f
  PES_0__U_PE/U11075/Y (AND2X2_RVT)                       0.09       1.67 f
  PES_0__U_PE/U11073/Y (NBUFFX32_RVT)                     0.09       1.76 f
  PES_0__U_PE/U45286/Y (MUX21X1_RVT)                      0.09       1.85 f
  PES_0__U_PE/queue_mem_reg_0__0__val__25_/D (DFFX1_RVT)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  PES_0__U_PE/queue_mem_reg_0__0__val__25_/CLK (DFFX1_RVT)
                                                          0.00       1.90 r
  library setup time                                     -0.05       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: in_col[7] (input port clocked by clk)
  Endpoint: PES_0__U_PE/queue_mem_reg_0__1__val__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matraptor_core     280000                saed32rvt_ss0p95v125c
  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  in_col[7] (in)                                          0.01       0.21 r
  PES_0__U_PE/in_col[7] (p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128)
                                                          0.00       0.21 r
  PES_0__U_PE/U2618/Y (INVX1_RVT)                         0.02       0.23 f
  PES_0__U_PE/U289/Y (AND2X2_RVT)                         0.08       0.31 f
  PES_0__U_PE/U1655/Y (NBUFFX16_RVT)                      0.07       0.39 f
  PES_0__U_PE/U2590/Y (INVX16_RVT)                        0.03       0.41 r
  PES_0__U_PE/U347/Y (NBUFFX16_RVT)                       0.06       0.47 r
  PES_0__U_PE/U146/Y (INVX1_RVT)                          0.06       0.53 f
  PES_0__U_PE/U8689/Y (NAND2X0_RVT)                       0.06       0.59 r
  PES_0__U_PE/U8687/Y (NAND2X0_RVT)                       0.03       0.62 f
  PES_0__U_PE/U33107/Y (OA21X1_RVT)                       0.08       0.70 f
  PES_0__U_PE/U2403/Y (NOR3X0_RVT)                        0.09       0.79 r
  PES_0__U_PE/U9955/Y (AND4X1_RVT)                        0.08       0.88 r
  PES_0__U_PE/U9954/Y (NAND4X0_RVT)                       0.06       0.94 f
  PES_0__U_PE/U3777/Y (AO22X1_RVT)                        0.09       1.03 f
  PES_0__U_PE/U1090/Y (OR2X2_RVT)                         0.06       1.08 f
  PES_0__U_PE/U115/Y (INVX1_RVT)                          0.02       1.10 r
  PES_0__U_PE/U3773/Y (OA21X1_RVT)                        0.06       1.17 r
  PES_0__U_PE/U6891/Y (OA21X1_RVT)                        0.07       1.23 r
  PES_0__U_PE/U2662/Y (OA21X1_RVT)                        0.07       1.31 r
  PES_0__U_PE/U8513/Y (INVX2_RVT)                         0.03       1.33 f
  PES_0__U_PE/U6503/Y (AO21X1_RVT)                        0.10       1.43 f
  PES_0__U_PE/U6502/Y (INVX2_RVT)                         0.04       1.47 r
  PES_0__U_PE/U16162/Y (OA21X1_RVT)                       0.07       1.54 r
  PES_0__U_PE/U16159/Y (NAND3X0_RVT)                      0.04       1.58 f
  PES_0__U_PE/U11075/Y (AND2X2_RVT)                       0.09       1.67 f
  PES_0__U_PE/U11074/Y (NBUFFX32_RVT)                     0.09       1.76 f
  PES_0__U_PE/U45414/Y (MUX21X1_RVT)                      0.09       1.85 f
  PES_0__U_PE/queue_mem_reg_0__1__val__25_/D (DFFX1_RVT)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  PES_0__U_PE/queue_mem_reg_0__1__val__25_/CLK (DFFX1_RVT)
                                                          0.00       1.90 r
  library setup time                                     -0.05       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: in_col[7] (input port clocked by clk)
  Endpoint: PES_0__U_PE/queue_mem_reg_0__2__val__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matraptor_core     280000                saed32rvt_ss0p95v125c
  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  in_col[7] (in)                                          0.01       0.21 r
  PES_0__U_PE/in_col[7] (p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128)
                                                          0.00       0.21 r
  PES_0__U_PE/U2618/Y (INVX1_RVT)                         0.02       0.23 f
  PES_0__U_PE/U289/Y (AND2X2_RVT)                         0.08       0.31 f
  PES_0__U_PE/U1655/Y (NBUFFX16_RVT)                      0.07       0.39 f
  PES_0__U_PE/U2590/Y (INVX16_RVT)                        0.03       0.41 r
  PES_0__U_PE/U347/Y (NBUFFX16_RVT)                       0.06       0.47 r
  PES_0__U_PE/U146/Y (INVX1_RVT)                          0.06       0.53 f
  PES_0__U_PE/U8689/Y (NAND2X0_RVT)                       0.06       0.59 r
  PES_0__U_PE/U8687/Y (NAND2X0_RVT)                       0.03       0.62 f
  PES_0__U_PE/U33107/Y (OA21X1_RVT)                       0.08       0.70 f
  PES_0__U_PE/U2403/Y (NOR3X0_RVT)                        0.09       0.79 r
  PES_0__U_PE/U9955/Y (AND4X1_RVT)                        0.08       0.88 r
  PES_0__U_PE/U9954/Y (NAND4X0_RVT)                       0.06       0.94 f
  PES_0__U_PE/U3777/Y (AO22X1_RVT)                        0.09       1.03 f
  PES_0__U_PE/U1090/Y (OR2X2_RVT)                         0.06       1.08 f
  PES_0__U_PE/U115/Y (INVX1_RVT)                          0.02       1.10 r
  PES_0__U_PE/U3773/Y (OA21X1_RVT)                        0.06       1.17 r
  PES_0__U_PE/U6891/Y (OA21X1_RVT)                        0.07       1.23 r
  PES_0__U_PE/U2662/Y (OA21X1_RVT)                        0.07       1.31 r
  PES_0__U_PE/U8513/Y (INVX2_RVT)                         0.03       1.33 f
  PES_0__U_PE/U6503/Y (AO21X1_RVT)                        0.10       1.43 f
  PES_0__U_PE/U6502/Y (INVX2_RVT)                         0.04       1.47 r
  PES_0__U_PE/U16162/Y (OA21X1_RVT)                       0.07       1.54 r
  PES_0__U_PE/U16159/Y (NAND3X0_RVT)                      0.04       1.58 f
  PES_0__U_PE/U11075/Y (AND2X2_RVT)                       0.09       1.67 f
  PES_0__U_PE/U11074/Y (NBUFFX32_RVT)                     0.09       1.76 f
  PES_0__U_PE/U45222/Y (MUX21X1_RVT)                      0.09       1.85 f
  PES_0__U_PE/queue_mem_reg_0__2__val__25_/D (DFFX1_RVT)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  PES_0__U_PE/queue_mem_reg_0__2__val__25_/CLK (DFFX1_RVT)
                                                          0.00       1.90 r
  library setup time                                     -0.05       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: in_col[7] (input port clocked by clk)
  Endpoint: PES_0__U_PE/queue_mem_reg_0__3__val__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matraptor_core     280000                saed32rvt_ss0p95v125c
  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  in_col[7] (in)                                          0.01       0.21 r
  PES_0__U_PE/in_col[7] (p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128)
                                                          0.00       0.21 r
  PES_0__U_PE/U2618/Y (INVX1_RVT)                         0.02       0.23 f
  PES_0__U_PE/U289/Y (AND2X2_RVT)                         0.08       0.31 f
  PES_0__U_PE/U1655/Y (NBUFFX16_RVT)                      0.07       0.39 f
  PES_0__U_PE/U2590/Y (INVX16_RVT)                        0.03       0.41 r
  PES_0__U_PE/U347/Y (NBUFFX16_RVT)                       0.06       0.47 r
  PES_0__U_PE/U146/Y (INVX1_RVT)                          0.06       0.53 f
  PES_0__U_PE/U8689/Y (NAND2X0_RVT)                       0.06       0.59 r
  PES_0__U_PE/U8687/Y (NAND2X0_RVT)                       0.03       0.62 f
  PES_0__U_PE/U33107/Y (OA21X1_RVT)                       0.08       0.70 f
  PES_0__U_PE/U2403/Y (NOR3X0_RVT)                        0.09       0.79 r
  PES_0__U_PE/U9955/Y (AND4X1_RVT)                        0.08       0.88 r
  PES_0__U_PE/U9954/Y (NAND4X0_RVT)                       0.06       0.94 f
  PES_0__U_PE/U3777/Y (AO22X1_RVT)                        0.09       1.03 f
  PES_0__U_PE/U1090/Y (OR2X2_RVT)                         0.06       1.08 f
  PES_0__U_PE/U115/Y (INVX1_RVT)                          0.02       1.10 r
  PES_0__U_PE/U3773/Y (OA21X1_RVT)                        0.06       1.17 r
  PES_0__U_PE/U6891/Y (OA21X1_RVT)                        0.07       1.23 r
  PES_0__U_PE/U2662/Y (OA21X1_RVT)                        0.07       1.31 r
  PES_0__U_PE/U8513/Y (INVX2_RVT)                         0.03       1.33 f
  PES_0__U_PE/U6503/Y (AO21X1_RVT)                        0.10       1.43 f
  PES_0__U_PE/U6502/Y (INVX2_RVT)                         0.04       1.47 r
  PES_0__U_PE/U16162/Y (OA21X1_RVT)                       0.07       1.54 r
  PES_0__U_PE/U16159/Y (NAND3X0_RVT)                      0.04       1.58 f
  PES_0__U_PE/U11075/Y (AND2X2_RVT)                       0.09       1.67 f
  PES_0__U_PE/U11074/Y (NBUFFX32_RVT)                     0.09       1.76 f
  PES_0__U_PE/U45350/Y (MUX21X1_RVT)                      0.09       1.85 f
  PES_0__U_PE/queue_mem_reg_0__3__val__25_/D (DFFX1_RVT)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  PES_0__U_PE/queue_mem_reg_0__3__val__25_/CLK (DFFX1_RVT)
                                                          0.00       1.90 r
  library setup time                                     -0.05       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: in_col[7] (input port clocked by clk)
  Endpoint: PES_0__U_PE/queue_mem_reg_0__4__val__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matraptor_core     280000                saed32rvt_ss0p95v125c
  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  in_col[7] (in)                                          0.01       0.21 r
  PES_0__U_PE/in_col[7] (p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128)
                                                          0.00       0.21 r
  PES_0__U_PE/U2618/Y (INVX1_RVT)                         0.02       0.23 f
  PES_0__U_PE/U289/Y (AND2X2_RVT)                         0.08       0.31 f
  PES_0__U_PE/U1655/Y (NBUFFX16_RVT)                      0.07       0.39 f
  PES_0__U_PE/U2590/Y (INVX16_RVT)                        0.03       0.41 r
  PES_0__U_PE/U347/Y (NBUFFX16_RVT)                       0.06       0.47 r
  PES_0__U_PE/U146/Y (INVX1_RVT)                          0.06       0.53 f
  PES_0__U_PE/U8689/Y (NAND2X0_RVT)                       0.06       0.59 r
  PES_0__U_PE/U8687/Y (NAND2X0_RVT)                       0.03       0.62 f
  PES_0__U_PE/U33107/Y (OA21X1_RVT)                       0.08       0.70 f
  PES_0__U_PE/U2403/Y (NOR3X0_RVT)                        0.09       0.79 r
  PES_0__U_PE/U9955/Y (AND4X1_RVT)                        0.08       0.88 r
  PES_0__U_PE/U9954/Y (NAND4X0_RVT)                       0.06       0.94 f
  PES_0__U_PE/U3777/Y (AO22X1_RVT)                        0.09       1.03 f
  PES_0__U_PE/U1090/Y (OR2X2_RVT)                         0.06       1.08 f
  PES_0__U_PE/U115/Y (INVX1_RVT)                          0.02       1.10 r
  PES_0__U_PE/U3773/Y (OA21X1_RVT)                        0.06       1.17 r
  PES_0__U_PE/U6891/Y (OA21X1_RVT)                        0.07       1.23 r
  PES_0__U_PE/U2662/Y (OA21X1_RVT)                        0.07       1.31 r
  PES_0__U_PE/U8513/Y (INVX2_RVT)                         0.03       1.33 f
  PES_0__U_PE/U6503/Y (AO21X1_RVT)                        0.10       1.43 f
  PES_0__U_PE/U6502/Y (INVX2_RVT)                         0.04       1.47 r
  PES_0__U_PE/U16162/Y (OA21X1_RVT)                       0.07       1.54 r
  PES_0__U_PE/U16159/Y (NAND3X0_RVT)                      0.04       1.58 f
  PES_0__U_PE/U11075/Y (AND2X2_RVT)                       0.09       1.67 f
  PES_0__U_PE/U11074/Y (NBUFFX32_RVT)                     0.09       1.76 f
  PES_0__U_PE/U45318/Y (MUX21X1_RVT)                      0.09       1.85 f
  PES_0__U_PE/queue_mem_reg_0__4__val__25_/D (DFFX1_RVT)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  PES_0__U_PE/queue_mem_reg_0__4__val__25_/CLK (DFFX1_RVT)
                                                          0.00       1.90 r
  library setup time                                     -0.05       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: in_col[7] (input port clocked by clk)
  Endpoint: PES_0__U_PE/queue_mem_reg_0__5__val__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matraptor_core     280000                saed32rvt_ss0p95v125c
  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  in_col[7] (in)                                          0.01       0.21 r
  PES_0__U_PE/in_col[7] (p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128)
                                                          0.00       0.21 r
  PES_0__U_PE/U2618/Y (INVX1_RVT)                         0.02       0.23 f
  PES_0__U_PE/U289/Y (AND2X2_RVT)                         0.08       0.31 f
  PES_0__U_PE/U1655/Y (NBUFFX16_RVT)                      0.07       0.39 f
  PES_0__U_PE/U2590/Y (INVX16_RVT)                        0.03       0.41 r
  PES_0__U_PE/U347/Y (NBUFFX16_RVT)                       0.06       0.47 r
  PES_0__U_PE/U146/Y (INVX1_RVT)                          0.06       0.53 f
  PES_0__U_PE/U8689/Y (NAND2X0_RVT)                       0.06       0.59 r
  PES_0__U_PE/U8687/Y (NAND2X0_RVT)                       0.03       0.62 f
  PES_0__U_PE/U33107/Y (OA21X1_RVT)                       0.08       0.70 f
  PES_0__U_PE/U2403/Y (NOR3X0_RVT)                        0.09       0.79 r
  PES_0__U_PE/U9955/Y (AND4X1_RVT)                        0.08       0.88 r
  PES_0__U_PE/U9954/Y (NAND4X0_RVT)                       0.06       0.94 f
  PES_0__U_PE/U3777/Y (AO22X1_RVT)                        0.09       1.03 f
  PES_0__U_PE/U1090/Y (OR2X2_RVT)                         0.06       1.08 f
  PES_0__U_PE/U115/Y (INVX1_RVT)                          0.02       1.10 r
  PES_0__U_PE/U3773/Y (OA21X1_RVT)                        0.06       1.17 r
  PES_0__U_PE/U6891/Y (OA21X1_RVT)                        0.07       1.23 r
  PES_0__U_PE/U2662/Y (OA21X1_RVT)                        0.07       1.31 r
  PES_0__U_PE/U8513/Y (INVX2_RVT)                         0.03       1.33 f
  PES_0__U_PE/U6503/Y (AO21X1_RVT)                        0.10       1.43 f
  PES_0__U_PE/U6502/Y (INVX2_RVT)                         0.04       1.47 r
  PES_0__U_PE/U16162/Y (OA21X1_RVT)                       0.07       1.54 r
  PES_0__U_PE/U16159/Y (NAND3X0_RVT)                      0.04       1.58 f
  PES_0__U_PE/U11075/Y (AND2X2_RVT)                       0.09       1.67 f
  PES_0__U_PE/U11074/Y (NBUFFX32_RVT)                     0.09       1.76 f
  PES_0__U_PE/U45446/Y (MUX21X1_RVT)                      0.09       1.85 f
  PES_0__U_PE/queue_mem_reg_0__5__val__25_/D (DFFX1_RVT)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  PES_0__U_PE/queue_mem_reg_0__5__val__25_/CLK (DFFX1_RVT)
                                                          0.00       1.90 r
  library setup time                                     -0.05       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: in_col[7] (input port clocked by clk)
  Endpoint: PES_0__U_PE/queue_mem_reg_0__6__val__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matraptor_core     280000                saed32rvt_ss0p95v125c
  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  in_col[7] (in)                                          0.01       0.21 r
  PES_0__U_PE/in_col[7] (p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128)
                                                          0.00       0.21 r
  PES_0__U_PE/U2618/Y (INVX1_RVT)                         0.02       0.23 f
  PES_0__U_PE/U289/Y (AND2X2_RVT)                         0.08       0.31 f
  PES_0__U_PE/U1655/Y (NBUFFX16_RVT)                      0.07       0.39 f
  PES_0__U_PE/U2590/Y (INVX16_RVT)                        0.03       0.41 r
  PES_0__U_PE/U347/Y (NBUFFX16_RVT)                       0.06       0.47 r
  PES_0__U_PE/U146/Y (INVX1_RVT)                          0.06       0.53 f
  PES_0__U_PE/U8689/Y (NAND2X0_RVT)                       0.06       0.59 r
  PES_0__U_PE/U8687/Y (NAND2X0_RVT)                       0.03       0.62 f
  PES_0__U_PE/U33107/Y (OA21X1_RVT)                       0.08       0.70 f
  PES_0__U_PE/U2403/Y (NOR3X0_RVT)                        0.09       0.79 r
  PES_0__U_PE/U9955/Y (AND4X1_RVT)                        0.08       0.88 r
  PES_0__U_PE/U9954/Y (NAND4X0_RVT)                       0.06       0.94 f
  PES_0__U_PE/U3777/Y (AO22X1_RVT)                        0.09       1.03 f
  PES_0__U_PE/U1090/Y (OR2X2_RVT)                         0.06       1.08 f
  PES_0__U_PE/U115/Y (INVX1_RVT)                          0.02       1.10 r
  PES_0__U_PE/U3773/Y (OA21X1_RVT)                        0.06       1.17 r
  PES_0__U_PE/U6891/Y (OA21X1_RVT)                        0.07       1.23 r
  PES_0__U_PE/U2662/Y (OA21X1_RVT)                        0.07       1.31 r
  PES_0__U_PE/U8513/Y (INVX2_RVT)                         0.03       1.33 f
  PES_0__U_PE/U6503/Y (AO21X1_RVT)                        0.10       1.43 f
  PES_0__U_PE/U6502/Y (INVX2_RVT)                         0.04       1.47 r
  PES_0__U_PE/U16162/Y (OA21X1_RVT)                       0.07       1.54 r
  PES_0__U_PE/U16159/Y (NAND3X0_RVT)                      0.04       1.58 f
  PES_0__U_PE/U11075/Y (AND2X2_RVT)                       0.09       1.67 f
  PES_0__U_PE/U11073/Y (NBUFFX32_RVT)                     0.09       1.76 f
  PES_0__U_PE/U45254/Y (MUX21X1_RVT)                      0.09       1.85 f
  PES_0__U_PE/queue_mem_reg_0__6__val__25_/D (DFFX1_RVT)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  PES_0__U_PE/queue_mem_reg_0__6__val__25_/CLK (DFFX1_RVT)
                                                          0.00       1.90 r
  library setup time                                     -0.05       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: in_col[7] (input port clocked by clk)
  Endpoint: PES_0__U_PE/queue_mem_reg_0__7__val__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matraptor_core     280000                saed32rvt_ss0p95v125c
  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  in_col[7] (in)                                          0.01       0.21 r
  PES_0__U_PE/in_col[7] (p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128)
                                                          0.00       0.21 r
  PES_0__U_PE/U2618/Y (INVX1_RVT)                         0.02       0.23 f
  PES_0__U_PE/U289/Y (AND2X2_RVT)                         0.08       0.31 f
  PES_0__U_PE/U1655/Y (NBUFFX16_RVT)                      0.07       0.39 f
  PES_0__U_PE/U2590/Y (INVX16_RVT)                        0.03       0.41 r
  PES_0__U_PE/U347/Y (NBUFFX16_RVT)                       0.06       0.47 r
  PES_0__U_PE/U146/Y (INVX1_RVT)                          0.06       0.53 f
  PES_0__U_PE/U8689/Y (NAND2X0_RVT)                       0.06       0.59 r
  PES_0__U_PE/U8687/Y (NAND2X0_RVT)                       0.03       0.62 f
  PES_0__U_PE/U33107/Y (OA21X1_RVT)                       0.08       0.70 f
  PES_0__U_PE/U2403/Y (NOR3X0_RVT)                        0.09       0.79 r
  PES_0__U_PE/U9955/Y (AND4X1_RVT)                        0.08       0.88 r
  PES_0__U_PE/U9954/Y (NAND4X0_RVT)                       0.06       0.94 f
  PES_0__U_PE/U3777/Y (AO22X1_RVT)                        0.09       1.03 f
  PES_0__U_PE/U1090/Y (OR2X2_RVT)                         0.06       1.08 f
  PES_0__U_PE/U115/Y (INVX1_RVT)                          0.02       1.10 r
  PES_0__U_PE/U3773/Y (OA21X1_RVT)                        0.06       1.17 r
  PES_0__U_PE/U6891/Y (OA21X1_RVT)                        0.07       1.23 r
  PES_0__U_PE/U2662/Y (OA21X1_RVT)                        0.07       1.31 r
  PES_0__U_PE/U8513/Y (INVX2_RVT)                         0.03       1.33 f
  PES_0__U_PE/U6503/Y (AO21X1_RVT)                        0.10       1.43 f
  PES_0__U_PE/U6502/Y (INVX2_RVT)                         0.04       1.47 r
  PES_0__U_PE/U16162/Y (OA21X1_RVT)                       0.07       1.54 r
  PES_0__U_PE/U16159/Y (NAND3X0_RVT)                      0.04       1.58 f
  PES_0__U_PE/U11075/Y (AND2X2_RVT)                       0.09       1.67 f
  PES_0__U_PE/U11073/Y (NBUFFX32_RVT)                     0.09       1.76 f
  PES_0__U_PE/U45382/Y (MUX21X1_RVT)                      0.09       1.85 f
  PES_0__U_PE/queue_mem_reg_0__7__val__25_/D (DFFX1_RVT)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  PES_0__U_PE/queue_mem_reg_0__7__val__25_/CLK (DFFX1_RVT)
                                                          0.00       1.90 r
  library setup time                                     -0.05       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: in_col[7] (input port clocked by clk)
  Endpoint: PES_0__U_PE/queue_mem_reg_0__8__val__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matraptor_core     280000                saed32rvt_ss0p95v125c
  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  in_col[7] (in)                                          0.01       0.21 r
  PES_0__U_PE/in_col[7] (p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128)
                                                          0.00       0.21 r
  PES_0__U_PE/U2618/Y (INVX1_RVT)                         0.02       0.23 f
  PES_0__U_PE/U289/Y (AND2X2_RVT)                         0.08       0.31 f
  PES_0__U_PE/U1655/Y (NBUFFX16_RVT)                      0.07       0.39 f
  PES_0__U_PE/U2590/Y (INVX16_RVT)                        0.03       0.41 r
  PES_0__U_PE/U347/Y (NBUFFX16_RVT)                       0.06       0.47 r
  PES_0__U_PE/U146/Y (INVX1_RVT)                          0.06       0.53 f
  PES_0__U_PE/U8689/Y (NAND2X0_RVT)                       0.06       0.59 r
  PES_0__U_PE/U8687/Y (NAND2X0_RVT)                       0.03       0.62 f
  PES_0__U_PE/U33107/Y (OA21X1_RVT)                       0.08       0.70 f
  PES_0__U_PE/U2403/Y (NOR3X0_RVT)                        0.09       0.79 r
  PES_0__U_PE/U9955/Y (AND4X1_RVT)                        0.08       0.88 r
  PES_0__U_PE/U9954/Y (NAND4X0_RVT)                       0.06       0.94 f
  PES_0__U_PE/U3777/Y (AO22X1_RVT)                        0.09       1.03 f
  PES_0__U_PE/U1090/Y (OR2X2_RVT)                         0.06       1.08 f
  PES_0__U_PE/U115/Y (INVX1_RVT)                          0.02       1.10 r
  PES_0__U_PE/U3773/Y (OA21X1_RVT)                        0.06       1.17 r
  PES_0__U_PE/U6891/Y (OA21X1_RVT)                        0.07       1.23 r
  PES_0__U_PE/U2662/Y (OA21X1_RVT)                        0.07       1.31 r
  PES_0__U_PE/U8513/Y (INVX2_RVT)                         0.03       1.33 f
  PES_0__U_PE/U6503/Y (AO21X1_RVT)                        0.10       1.43 f
  PES_0__U_PE/U6502/Y (INVX2_RVT)                         0.04       1.47 r
  PES_0__U_PE/U16162/Y (OA21X1_RVT)                       0.07       1.54 r
  PES_0__U_PE/U16159/Y (NAND3X0_RVT)                      0.04       1.58 f
  PES_0__U_PE/U11075/Y (AND2X2_RVT)                       0.09       1.67 f
  PES_0__U_PE/U11073/Y (NBUFFX32_RVT)                     0.09       1.76 f
  PES_0__U_PE/U45270/Y (MUX21X1_RVT)                      0.09       1.85 f
  PES_0__U_PE/queue_mem_reg_0__8__val__25_/D (DFFX1_RVT)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  PES_0__U_PE/queue_mem_reg_0__8__val__25_/CLK (DFFX1_RVT)
                                                          0.00       1.90 r
  library setup time                                     -0.05       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: in_col[7] (input port clocked by clk)
  Endpoint: PES_0__U_PE/queue_mem_reg_0__9__val__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matraptor_core     280000                saed32rvt_ss0p95v125c
  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  in_col[7] (in)                                          0.01       0.21 r
  PES_0__U_PE/in_col[7] (p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128)
                                                          0.00       0.21 r
  PES_0__U_PE/U2618/Y (INVX1_RVT)                         0.02       0.23 f
  PES_0__U_PE/U289/Y (AND2X2_RVT)                         0.08       0.31 f
  PES_0__U_PE/U1655/Y (NBUFFX16_RVT)                      0.07       0.39 f
  PES_0__U_PE/U2590/Y (INVX16_RVT)                        0.03       0.41 r
  PES_0__U_PE/U347/Y (NBUFFX16_RVT)                       0.06       0.47 r
  PES_0__U_PE/U146/Y (INVX1_RVT)                          0.06       0.53 f
  PES_0__U_PE/U8689/Y (NAND2X0_RVT)                       0.06       0.59 r
  PES_0__U_PE/U8687/Y (NAND2X0_RVT)                       0.03       0.62 f
  PES_0__U_PE/U33107/Y (OA21X1_RVT)                       0.08       0.70 f
  PES_0__U_PE/U2403/Y (NOR3X0_RVT)                        0.09       0.79 r
  PES_0__U_PE/U9955/Y (AND4X1_RVT)                        0.08       0.88 r
  PES_0__U_PE/U9954/Y (NAND4X0_RVT)                       0.06       0.94 f
  PES_0__U_PE/U3777/Y (AO22X1_RVT)                        0.09       1.03 f
  PES_0__U_PE/U1090/Y (OR2X2_RVT)                         0.06       1.08 f
  PES_0__U_PE/U115/Y (INVX1_RVT)                          0.02       1.10 r
  PES_0__U_PE/U3773/Y (OA21X1_RVT)                        0.06       1.17 r
  PES_0__U_PE/U6891/Y (OA21X1_RVT)                        0.07       1.23 r
  PES_0__U_PE/U2662/Y (OA21X1_RVT)                        0.07       1.31 r
  PES_0__U_PE/U8513/Y (INVX2_RVT)                         0.03       1.33 f
  PES_0__U_PE/U6503/Y (AO21X1_RVT)                        0.10       1.43 f
  PES_0__U_PE/U6502/Y (INVX2_RVT)                         0.04       1.47 r
  PES_0__U_PE/U16162/Y (OA21X1_RVT)                       0.07       1.54 r
  PES_0__U_PE/U16159/Y (NAND3X0_RVT)                      0.04       1.58 f
  PES_0__U_PE/U11075/Y (AND2X2_RVT)                       0.09       1.67 f
  PES_0__U_PE/U11074/Y (NBUFFX32_RVT)                     0.09       1.76 f
  PES_0__U_PE/U45398/Y (MUX21X1_RVT)                      0.09       1.85 f
  PES_0__U_PE/queue_mem_reg_0__9__val__25_/D (DFFX1_RVT)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  PES_0__U_PE/queue_mem_reg_0__9__val__25_/CLK (DFFX1_RVT)
                                                          0.00       1.90 r
  library setup time                                     -0.05       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
