INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_protocol_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xadc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.ip_user_files/bd/system/hdl/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_ams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ams
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg_ch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_hk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_hk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_scope
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module bram_tdp
INFO: [VRFC 10-311] analyzing module Analog_ramp_machine
INFO: [VRFC 10-311] analyzing module Digital_ramp_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_dfilt1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_ps.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_interconnect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/tbn/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol adc_cdcs_o, assumed default net type wire [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/tbn/top_tb.sv:344]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
