{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701872722625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701872722627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 11:25:22 2023 " "Processing started: Wed Dec  6 11:25:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701872722627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872722627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872722628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701872723318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701872723318 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux2x1.v " "Can't analyze file -- file mux2x1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701872736081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bitsipo.v 1 1 " "Found 1 design units, including 1 entities, in source file register8bitsipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 register8bitSIPO " "Found entity 1: register8bitSIPO" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file map_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_decoder " "Found entity 1: map_decoder" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_state_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file game_state_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_state_decoder " "Found entity 1: game_state_decoder" {  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_display_decoder " "Found entity 1: full_display_decoder" {  } { { "full_display_decoder.v" "" { Text "C:/CD/CD_PBL_2/full_display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736094 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "demux4x1.v " "Can't analyze file -- file demux4x1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701872736101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x8 " "Found entity 1: demux1x8" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colune_display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file colune_display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 colune_display_decoder " "Found entity 1: colune_display_decoder" {  } { { "colune_display_decoder.v" "" { Text "C:/CD/CD_PBL_2/colune_display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attack_round.v 1 1 " "Found 1 design units, including 1 entities, in source file attack_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 attack_round " "Found entity 1: attack_round" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_fliflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_fliflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "sr_flipflop.v" "" { Text "C:/CD/CD_PBL_2/sr_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736118 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register8bit.v " "Can't analyze file -- file register8bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701872736125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.v" "" { Text "C:/CD/CD_PBL_2/jk_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "C:/CD/CD_PBL_2/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_2/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayer " "Found entity 1: displayer" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3bit " "Found entity 1: counter3bit" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736143 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(88) " "Verilog HDL Module Instantiation warning at batalha_naval.v(88): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1701872736146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "batalha_naval.v 1 1 " "Found 1 design units, including 1 entities, in source file batalha_naval.v" { { "Info" "ISGN_ENTITY_NAME" "1 batalha_naval " "Found entity 1: batalha_naval" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872736147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_1 register8bitSIPO.v(10) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(10): created implicit net for \"dff_out_1\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_2 register8bitSIPO.v(19) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(19): created implicit net for \"dff_out_2\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_3 register8bitSIPO.v(28) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(28): created implicit net for \"dff_out_3\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_4 register8bitSIPO.v(37) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(37): created implicit net for \"dff_out_4\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_5 register8bitSIPO.v(46) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(46): created implicit net for \"dff_out_5\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_6 register8bitSIPO.v(55) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(55): created implicit net for \"dff_out_6\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_7 register8bitSIPO.v(64) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(64): created implicit net for \"dff_out_7\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_8 register8bitSIPO.v(73) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(73): created implicit net for \"dff_out_8\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable map_decoder.v(22) " "Verilog HDL Implicit Net warning at map_decoder.v(22): created implicit net for \"notEnable\"" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnablePreparation game_state_decoder.v(11) " "Verilog HDL Implicit Net warning at game_state_decoder.v(11): created implicit net for \"notEnablePreparation\"" {  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect2 demux1x8.v(9) " "Verilog HDL Implicit Net warning at demux1x8.v(9): created implicit net for \"notSelect2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 demux1x8.v(11) " "Verilog HDL Implicit Net warning at demux1x8.v(11): created implicit net for \"enable1\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable2 demux1x8.v(12) " "Verilog HDL Implicit Net warning at demux1x8.v(12): created implicit net for \"enable2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_w debouncer.v(6) " "Verilog HDL Implicit Net warning at debouncer.v(6): created implicit net for \"clk_w\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max debouncer.v(6) " "Verilog HDL Implicit Net warning at debouncer.v(6): created implicit net for \"max\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notButton debouncer.v(7) " "Verilog HDL Implicit Net warning at debouncer.v(7): created implicit net for \"notButton\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut1 debouncer.v(14) " "Verilog HDL Implicit Net warning at debouncer.v(14): created implicit net for \"tffOut1\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut2 debouncer.v(23) " "Verilog HDL Implicit Net warning at debouncer.v(23): created implicit net for \"tffOut2\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut3 debouncer.v(31) " "Verilog HDL Implicit Net warning at debouncer.v(31): created implicit net for \"tffOut3\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut4 debouncer.v(40) " "Verilog HDL Implicit Net warning at debouncer.v(40): created implicit net for \"tffOut4\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut5 debouncer.v(48) " "Verilog HDL Implicit Net warning at debouncer.v(48): created implicit net for \"tffOut5\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable colune_display_decoder.v(21) " "Verilog HDL Implicit Net warning at colune_display_decoder.v(21): created implicit net for \"notEnable\"" {  } { { "colune_display_decoder.v" "" { Text "C:/CD/CD_PBL_2/colune_display_decoder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirmAttack_w attack_round.v(16) " "Verilog HDL Implicit Net warning at attack_round.v(16): created implicit net for \"confirmAttack_w\"" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbRed attack_round.v(95) " "Verilog HDL Implicit Net warning at attack_round.v(95): created implicit net for \"ledRgbRed\"" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbGreen attack_round.v(98) " "Verilog HDL Implicit Net warning at attack_round.v(98): created implicit net for \"ledRgbGreen\"" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect2 mux8x1.v(52) " "Verilog HDL Implicit Net warning at mux8x1.v(52): created implicit net for \"notSelect2\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 mux8x1.v(56) " "Verilog HDL Implicit Net warning at mux8x1.v(56): created implicit net for \"enable1\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable2 mux8x1.v(57) " "Verilog HDL Implicit Net warning at mux8x1.v(57): created implicit net for \"enable2\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect0 mux4x1.v(39) " "Verilog HDL Implicit Net warning at mux4x1.v(39): created implicit net for \"notSelect0\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 mux4x1.v(40) " "Verilog HDL Implicit Net warning at mux4x1.v(40): created implicit net for \"notSelect1\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counterEnable displayer.v(21) " "Verilog HDL Implicit Net warning at displayer.v(21): created implicit net for \"counterEnable\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopStart displayer.v(24) " "Verilog HDL Implicit Net warning at displayer.v(24): created implicit net for \"loopStart\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopEnd displayer.v(25) " "Verilog HDL Implicit Net warning at displayer.v(25): created implicit net for \"loopEnd\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopReset displayer.v(29) " "Verilog HDL Implicit Net warning at displayer.v(29): created implicit net for \"loopReset\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_1 counter3bit.v(20) " "Verilog HDL Implicit Net warning at counter3bit.v(20): created implicit net for \"tff_out_1\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notTff1_w counter3bit.v(22) " "Verilog HDL Implicit Net warning at counter3bit.v(22): created implicit net for \"notTff1_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_2 counter3bit.v(34) " "Verilog HDL Implicit Net warning at counter3bit.v(34): created implicit net for \"tff_out_2\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notTff2_w counter3bit.v(36) " "Verilog HDL Implicit Net warning at counter3bit.v(36): created implicit net for \"notTff2_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_3 counter3bit.v(46) " "Verilog HDL Implicit Net warning at counter3bit.v(46): created implicit net for \"tff_out_3\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notTff3_w counter3bit.v(48) " "Verilog HDL Implicit Net warning at counter3bit.v(48): created implicit net for \"notTff3_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorMod1_w counter3bit.v(60) " "Verilog HDL Implicit Net warning at counter3bit.v(60): created implicit net for \"xorMod1_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorMod2_w counter3bit.v(62) " "Verilog HDL Implicit Net warning at counter3bit.v(62): created implicit net for \"xorMod2_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorMod3_w counter3bit.v(64) " "Verilog HDL Implicit Net warning at counter3bit.v(64): created implicit net for \"xorMod3_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "up counter3bit.v(70) " "Verilog HDL Implicit Net warning at counter3bit.v(70): created implicit net for \"up\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopStartUp counter3bit.v(72) " "Verilog HDL Implicit Net warning at counter3bit.v(72): created implicit net for \"loopStartUp\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopStartDown counter3bit.v(73) " "Verilog HDL Implicit Net warning at counter3bit.v(73): created implicit net for \"loopStartDown\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk batalha_naval.v(39) " "Verilog HDL Implicit Net warning at batalha_naval.v(39): created implicit net for \"clk\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enablePreparation batalha_naval.v(45) " "Verilog HDL Implicit Net warning at batalha_naval.v(45): created implicit net for \"enablePreparation\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableAttack batalha_naval.v(46) " "Verilog HDL Implicit Net warning at batalha_naval.v(46): created implicit net for \"enableAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable batalha_naval.v(47) " "Verilog HDL Implicit Net warning at batalha_naval.v(47): created implicit net for \"enable\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedNextMap batalha_naval.v(54) " "Verilog HDL Implicit Net warning at batalha_naval.v(54): created implicit net for \"debouncedNextMap\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "map_code batalha_naval.v(61) " "Verilog HDL Implicit Net warning at batalha_naval.v(61): created implicit net for \"map_code\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedConfirmAttack batalha_naval.v(75) " "Verilog HDL Implicit Net warning at batalha_naval.v(75): created implicit net for \"debouncedConfirmAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "batalha_naval " "Elaborating entity \"batalha_naval\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701872736240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:freq_div_1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:freq_div_1\"" {  } { { "batalha_naval.v" "freq_div_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop freq_div:freq_div_1\|t_flipflop:t_flipflop_0 " "Elaborating entity \"t_flipflop\" for hierarchy \"freq_div:freq_div_1\|t_flipflop:t_flipflop_0\"" {  } { { "freq_div.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/freq_div.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_state_decoder game_state_decoder:game_state_decoder_1 " "Elaborating entity \"game_state_decoder\" for hierarchy \"game_state_decoder:game_state_decoder_1\"" {  } { { "batalha_naval.v" "game_state_decoder_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncerNextMap " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncerNextMap\"" {  } { { "batalha_naval.v" "debouncerNextMap" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3bit counter3bit:counterMapCode " "Elaborating entity \"counter3bit\" for hierarchy \"counter3bit:counterMapCode\"" {  } { { "batalha_naval.v" "counterMapCode" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_decoder map_decoder:map_decoder_1 " "Elaborating entity \"map_decoder\" for hierarchy \"map_decoder:map_decoder_1\"" {  } { { "batalha_naval.v" "map_decoder_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736277 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 map_decoder.v(278) " "Verilog HDL warning at map_decoder.v(278): actual bit length 32 differs from formal bit length 1" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 278 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701872736278 "|batalha_naval|map_decoder:map_decoder_1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 map_decoder.v(279) " "Verilog HDL warning at map_decoder.v(279): actual bit length 32 differs from formal bit length 1" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 279 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701872736278 "|batalha_naval|map_decoder:map_decoder_1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 map_decoder.v(280) " "Verilog HDL warning at map_decoder.v(280): actual bit length 32 differs from formal bit length 1" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 280 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701872736278 "|batalha_naval|map_decoder:map_decoder_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attack_round attack_round:attack_round_1 " "Elaborating entity \"attack_round\" for hierarchy \"attack_round:attack_round_1\"" {  } { { "batalha_naval.v" "attack_round_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop attack_round:attack_round_1\|d_flipflop:selected_map_register\[0\] " "Elaborating entity \"d_flipflop\" for hierarchy \"attack_round:attack_round_1\|d_flipflop:selected_map_register\[0\]\"" {  } { { "attack_round.v" "selected_map_register\[0\]" { Text "C:/CD/CD_PBL_2/attack_round.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x8 attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap " "Elaborating entity \"demux1x8\" for hierarchy \"attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap\"" {  } { { "attack_round.v" "yCoordDemuxHitsMap" { Text "C:/CD/CD_PBL_2/attack_round.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736302 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux1x4.v 1 1 " "Using design file demux1x4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x4 " "Found entity 1: demux1x4" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872736323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701872736323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect0 demux1x4.v(9) " "Verilog HDL Implicit Net warning at demux1x4.v(9): created implicit net for \"notSelect0\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 demux1x4.v(10) " "Verilog HDL Implicit Net warning at demux1x4.v(10): created implicit net for \"notSelect1\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x4 attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap\|demux1x4:demux1x4_1 " "Elaborating entity \"demux1x4\" for hierarchy \"attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap\|demux1x4:demux1x4_1\"" {  } { { "demux1x8.v" "demux1x4_1" { Text "C:/CD/CD_PBL_2/demux1x8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\] " "Elaborating entity \"mux8x1\" for hierarchy \"attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\]\"" {  } { { "attack_round.v" "xCoordMuxSelectedMap\[0\]" { Text "C:/CD/CD_PBL_2/attack_round.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\]\|mux4x1:mux4x1_1 " "Elaborating entity \"mux4x1\" for hierarchy \"attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\]\|mux4x1:mux4x1_1\"" {  } { { "mux8x1.v" "mux4x1_1" { Text "C:/CD/CD_PBL_2/mux8x1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayer displayer:matriz_displayer " "Elaborating entity \"displayer\" for hierarchy \"displayer:matriz_displayer\"" {  } { { "batalha_naval.v" "matriz_displayer" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bitSIPO displayer:matriz_displayer\|register8bitSIPO:register8bitSIPO_1 " "Elaborating entity \"register8bitSIPO\" for hierarchy \"displayer:matriz_displayer\|register8bitSIPO:register8bitSIPO_1\"" {  } { { "displayer.v" "register8bitSIPO_1" { Text "C:/CD/CD_PBL_2/displayer.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_display_decoder full_display_decoder:full_display_decoder_1 " "Elaborating entity \"full_display_decoder\" for hierarchy \"full_display_decoder:full_display_decoder_1\"" {  } { { "batalha_naval.v" "full_display_decoder_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colune_display_decoder full_display_decoder:full_display_decoder_1\|colune_display_decoder:status_decoder " "Elaborating entity \"colune_display_decoder\" for hierarchy \"full_display_decoder:full_display_decoder_1\|colune_display_decoder:status_decoder\"" {  } { { "full_display_decoder.v" "status_decoder" { Text "C:/CD/CD_PBL_2/full_display_decoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayer displayer:segment_display " "Elaborating entity \"displayer\" for hierarchy \"displayer:segment_display\"" {  } { { "batalha_naval.v" "segment_display" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872736369 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_2 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_2" { Text "C:/CD/CD_PBL_2/counter3bit.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736439 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_1 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_1" { Text "C:/CD/CD_PBL_2/counter3bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736439 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_0 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/counter3bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736439 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_2 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_2" { Text "C:/CD/CD_PBL_2/counter3bit.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736445 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_1 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_1" { Text "C:/CD/CD_PBL_2/counter3bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736445 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_0 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/counter3bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736445 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_5 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_5" { Text "C:/CD/CD_PBL_2/debouncer.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736488 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_4 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_4" { Text "C:/CD/CD_PBL_2/debouncer.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736488 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_3 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_3" { Text "C:/CD/CD_PBL_2/debouncer.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736488 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_2 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_2" { Text "C:/CD/CD_PBL_2/debouncer.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736489 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_1 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_1" { Text "C:/CD/CD_PBL_2/debouncer.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872736489 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_1"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701872736666 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701872736666 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "87 " "87 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701872737088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701872738165 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701872738165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701872738165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701872738165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701872738333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 11:25:38 2023 " "Processing ended: Wed Dec  6 11:25:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701872738333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701872738333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701872738333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872738333 ""}
