

================================================================
== Vitis HLS Report for 'ROUND_6'
================================================================
* Date:           Tue May 28 19:29:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        EsperimentiVitisHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.950 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%C_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %C" [source/round.h:12]   --->   Operation 2 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%s_4_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_4_read" [source/round.h:12]   --->   Operation 3 'read' 's_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%s_3_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_3_read" [source/round.h:12]   --->   Operation 4 'read' 's_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%s_2_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_2_read" [source/round.h:12]   --->   Operation 5 'read' 's_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_1_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_1_read" [source/round.h:12]   --->   Operation 6 'read' 's_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_0_read" [source/round.h:12]   --->   Operation 7 'read' 's_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %C_read" [source/round.h:15]   --->   Operation 8 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.99ns)   --->   "%xor_ln15 = xor i64 %zext_ln15, i64 %s_2_read_1" [source/round.h:15]   --->   Operation 9 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.99ns)   --->   "%xor_ln18 = xor i64 %s_0_read_1, i64 %s_4_read_1" [source/round.h:18]   --->   Operation 10 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.99ns)   --->   "%xor_ln19 = xor i64 %s_3_read_1, i64 %s_4_read_1" [source/round.h:19]   --->   Operation 11 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.99ns)   --->   "%xor_ln20 = xor i64 %xor_ln15, i64 %s_1_read_1" [source/round.h:20]   --->   Operation 12 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln22 = xor i64 %s_1_read_1, i64 18446744073709551615" [source/round.h:22]   --->   Operation 13 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln22 = and i64 %xor_ln15, i64 %xor_ln22" [source/round.h:22]   --->   Operation 14 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.99ns) (out node of the LUT)   --->   "%t = xor i64 %and_ln22, i64 %xor_ln18" [source/round.h:22]   --->   Operation 15 'xor' 't' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node t_3)   --->   "%xor_ln23 = xor i64 %xor_ln20, i64 18446744073709551615" [source/round.h:23]   --->   Operation 16 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node t_3)   --->   "%and_ln23 = and i64 %s_3_read_1, i64 %xor_ln23" [source/round.h:23]   --->   Operation 17 'and' 'and_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%xor_ln24 = xor i64 %s_3_read_1, i64 18446744073709551615" [source/round.h:24]   --->   Operation 18 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%and_ln24 = and i64 %s_4_read_1, i64 %xor_ln24" [source/round.h:24]   --->   Operation 19 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.99ns) (out node of the LUT)   --->   "%t_1 = xor i64 %xor_ln20, i64 %and_ln24" [source/round.h:24]   --->   Operation 20 'xor' 't_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node t_5)   --->   "%xor_ln25 = xor i64 %xor_ln19, i64 18446744073709551615" [source/round.h:25]   --->   Operation 21 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node t_5)   --->   "%and_ln25 = and i64 %xor_ln18, i64 %xor_ln25" [source/round.h:25]   --->   Operation 22 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%xor_ln26 = xor i64 %xor_ln18, i64 18446744073709551615" [source/round.h:26]   --->   Operation 23 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%and_ln26 = and i64 %s_1_read_1, i64 %xor_ln26" [source/round.h:26]   --->   Operation 24 'and' 'and_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.99ns) (out node of the LUT)   --->   "%t_2 = xor i64 %and_ln26, i64 %xor_ln19" [source/round.h:26]   --->   Operation 25 'xor' 't_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node t_3)   --->   "%xor_ln28 = xor i64 %t, i64 %s_1_read_1" [source/round.h:28]   --->   Operation 26 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns) (out node of the LUT)   --->   "%t_3 = xor i64 %xor_ln28, i64 %and_ln23" [source/round.h:28]   --->   Operation 27 'xor' 't_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%t_4 = xor i64 %t, i64 %t_2" [source/round.h:29]   --->   Operation 28 'xor' 't_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node t_5)   --->   "%xor_ln30 = xor i64 %t_1, i64 %s_3_read_1" [source/round.h:30]   --->   Operation 29 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.99ns) (out node of the LUT)   --->   "%t_5 = xor i64 %xor_ln30, i64 %and_ln25" [source/round.h:30]   --->   Operation 30 'xor' 't_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.99ns)   --->   "%t_6 = xor i64 %t_1, i64 18446744073709551615" [source/round.h:31]   --->   Operation 31 'xor' 't_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln34_1)   --->   "%lshr_ln9 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %t_4, i32 19, i32 63" [source/round.h:9->source/round.h:34]   --->   Operation 32 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln34_1)   --->   "%trunc_ln9 = trunc i64 %t_4" [source/round.h:9->source/round.h:34]   --->   Operation 33 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln34_1)   --->   "%or_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln9, i45 %lshr_ln9" [source/round.h:9->source/round.h:34]   --->   Operation 34 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln34_1)   --->   "%lshr_ln9_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %t_4, i32 28, i32 63" [source/round.h:9->source/round.h:34]   --->   Operation 35 'partselect' 'lshr_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln34_1)   --->   "%trunc_ln9_1 = trunc i64 %t_4" [source/round.h:9->source/round.h:34]   --->   Operation 36 'trunc' 'trunc_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln34_1)   --->   "%or_ln9_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln9_1, i36 %lshr_ln9_1" [source/round.h:9->source/round.h:34]   --->   Operation 37 'bitconcatenate' 'or_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln34_1)   --->   "%xor_ln34 = xor i64 %t_4, i64 %or_ln9_1" [source/round.h:34]   --->   Operation 38 'xor' 'xor_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln34_1 = xor i64 %xor_ln34, i64 %or_ln9" [source/round.h:34]   --->   Operation 39 'xor' 'xor_ln34_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_1)   --->   "%lshr_ln9_2 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %t_3, i32 61, i32 63" [source/round.h:9->source/round.h:35]   --->   Operation 40 'partselect' 'lshr_ln9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_1)   --->   "%trunc_ln9_2 = trunc i64 %t_3" [source/round.h:9->source/round.h:35]   --->   Operation 41 'trunc' 'trunc_ln9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_1)   --->   "%or_ln9_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln9_2, i3 %lshr_ln9_2" [source/round.h:9->source/round.h:35]   --->   Operation 42 'bitconcatenate' 'or_ln9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_1)   --->   "%lshr_ln9_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %t_3, i32 39, i32 63" [source/round.h:9->source/round.h:35]   --->   Operation 43 'partselect' 'lshr_ln9_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_1)   --->   "%trunc_ln9_3 = trunc i64 %t_3" [source/round.h:9->source/round.h:35]   --->   Operation 44 'trunc' 'trunc_ln9_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_1)   --->   "%or_ln9_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln9_3, i25 %lshr_ln9_3" [source/round.h:9->source/round.h:35]   --->   Operation 45 'bitconcatenate' 'or_ln9_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_1)   --->   "%xor_ln35 = xor i64 %t_3, i64 %or_ln9_3" [source/round.h:35]   --->   Operation 46 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln35_1 = xor i64 %xor_ln35, i64 %or_ln9_2" [source/round.h:35]   --->   Operation 47 'xor' 'xor_ln35_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln36_1)   --->   "%lshr_ln9_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %t_6, i32 1, i32 63" [source/round.h:9->source/round.h:36]   --->   Operation 48 'partselect' 'lshr_ln9_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln36_1)   --->   "%trunc_ln9_4 = trunc i64 %t_6" [source/round.h:9->source/round.h:36]   --->   Operation 49 'trunc' 'trunc_ln9_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln36_1)   --->   "%or_ln9_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %trunc_ln9_4, i63 %lshr_ln9_4" [source/round.h:9->source/round.h:36]   --->   Operation 50 'bitconcatenate' 'or_ln9_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln36_1)   --->   "%lshr_ln9_5 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %t_6, i32 6, i32 63" [source/round.h:9->source/round.h:36]   --->   Operation 51 'partselect' 'lshr_ln9_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln36_1)   --->   "%trunc_ln9_5 = trunc i64 %t_6" [source/round.h:9->source/round.h:36]   --->   Operation 52 'trunc' 'trunc_ln9_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln36_1)   --->   "%or_ln9_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i6.i58, i6 %trunc_ln9_5, i58 %lshr_ln9_5" [source/round.h:9->source/round.h:36]   --->   Operation 53 'bitconcatenate' 'or_ln9_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln36_1)   --->   "%xor_ln36 = xor i64 %or_ln9_5, i64 %t_6" [source/round.h:36]   --->   Operation 54 'xor' 'xor_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln36_1 = xor i64 %xor_ln36, i64 %or_ln9_4" [source/round.h:36]   --->   Operation 55 'xor' 'xor_ln36_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_1)   --->   "%lshr_ln9_6 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %t_5, i32 10, i32 63" [source/round.h:9->source/round.h:37]   --->   Operation 56 'partselect' 'lshr_ln9_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_1)   --->   "%trunc_ln9_6 = trunc i64 %t_5" [source/round.h:9->source/round.h:37]   --->   Operation 57 'trunc' 'trunc_ln9_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_1)   --->   "%or_ln9_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i10.i54, i10 %trunc_ln9_6, i54 %lshr_ln9_6" [source/round.h:9->source/round.h:37]   --->   Operation 58 'bitconcatenate' 'or_ln9_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_1)   --->   "%lshr_ln9_7 = partselect i47 @_ssdm_op_PartSelect.i47.i64.i32.i32, i64 %t_5, i32 17, i32 63" [source/round.h:9->source/round.h:37]   --->   Operation 59 'partselect' 'lshr_ln9_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_1)   --->   "%trunc_ln9_7 = trunc i64 %t_5" [source/round.h:9->source/round.h:37]   --->   Operation 60 'trunc' 'trunc_ln9_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_1)   --->   "%or_ln9_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i17.i47, i17 %trunc_ln9_7, i47 %lshr_ln9_7" [source/round.h:9->source/round.h:37]   --->   Operation 61 'bitconcatenate' 'or_ln9_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_1)   --->   "%xor_ln37 = xor i64 %t_5, i64 %or_ln9_7" [source/round.h:37]   --->   Operation 62 'xor' 'xor_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln37_1 = xor i64 %xor_ln37, i64 %or_ln9_6" [source/round.h:37]   --->   Operation 63 'xor' 'xor_ln37_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%lshr_ln9_8 = partselect i57 @_ssdm_op_PartSelect.i57.i64.i32.i32, i64 %t_2, i32 7, i32 63" [source/round.h:9->source/round.h:38]   --->   Operation 64 'partselect' 'lshr_ln9_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%trunc_ln9_8 = trunc i64 %t_2" [source/round.h:9->source/round.h:38]   --->   Operation 65 'trunc' 'trunc_ln9_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%or_ln9_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i7.i57, i7 %trunc_ln9_8, i57 %lshr_ln9_8" [source/round.h:9->source/round.h:38]   --->   Operation 66 'bitconcatenate' 'or_ln9_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%lshr_ln9_9 = partselect i23 @_ssdm_op_PartSelect.i23.i64.i32.i32, i64 %t_2, i32 41, i32 63" [source/round.h:9->source/round.h:38]   --->   Operation 67 'partselect' 'lshr_ln9_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%trunc_ln9_9 = trunc i64 %t_2" [source/round.h:9->source/round.h:38]   --->   Operation 68 'trunc' 'trunc_ln9_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%or_ln9_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i41.i23, i41 %trunc_ln9_9, i23 %lshr_ln9_9" [source/round.h:9->source/round.h:38]   --->   Operation 69 'bitconcatenate' 'or_ln9_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%xor_ln38 = xor i64 %t_2, i64 %or_ln9_9" [source/round.h:38]   --->   Operation 70 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln38_1 = xor i64 %xor_ln38, i64 %or_ln9_8" [source/round.h:38]   --->   Operation 71 'xor' 'xor_ln38_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mrv = insertvalue i320 <undef>, i64 %xor_ln34_1" [source/round.h:40]   --->   Operation 72 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i320 %mrv, i64 %xor_ln35_1" [source/round.h:40]   --->   Operation 73 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i320 %mrv_1, i64 %xor_ln36_1" [source/round.h:40]   --->   Operation 74 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i320 %mrv_2, i64 %xor_ln37_1" [source/round.h:40]   --->   Operation 75 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i320 %mrv_3, i64 %xor_ln38_1" [source/round.h:40]   --->   Operation 76 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln40 = ret i320 %mrv_4" [source/round.h:40]   --->   Operation 77 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_read      (read          ) [ 00]
s_4_read_1  (read          ) [ 00]
s_3_read_1  (read          ) [ 00]
s_2_read_1  (read          ) [ 00]
s_1_read_1  (read          ) [ 00]
s_0_read_1  (read          ) [ 00]
zext_ln15   (zext          ) [ 00]
xor_ln15    (xor           ) [ 00]
xor_ln18    (xor           ) [ 00]
xor_ln19    (xor           ) [ 00]
xor_ln20    (xor           ) [ 00]
xor_ln22    (xor           ) [ 00]
and_ln22    (and           ) [ 00]
t           (xor           ) [ 00]
xor_ln23    (xor           ) [ 00]
and_ln23    (and           ) [ 00]
xor_ln24    (xor           ) [ 00]
and_ln24    (and           ) [ 00]
t_1         (xor           ) [ 00]
xor_ln25    (xor           ) [ 00]
and_ln25    (and           ) [ 00]
xor_ln26    (xor           ) [ 00]
and_ln26    (and           ) [ 00]
t_2         (xor           ) [ 00]
xor_ln28    (xor           ) [ 00]
t_3         (xor           ) [ 00]
t_4         (xor           ) [ 00]
xor_ln30    (xor           ) [ 00]
t_5         (xor           ) [ 00]
t_6         (xor           ) [ 00]
lshr_ln9    (partselect    ) [ 00]
trunc_ln9   (trunc         ) [ 00]
or_ln9      (bitconcatenate) [ 00]
lshr_ln9_1  (partselect    ) [ 00]
trunc_ln9_1 (trunc         ) [ 00]
or_ln9_1    (bitconcatenate) [ 00]
xor_ln34    (xor           ) [ 00]
xor_ln34_1  (xor           ) [ 00]
lshr_ln9_2  (partselect    ) [ 00]
trunc_ln9_2 (trunc         ) [ 00]
or_ln9_2    (bitconcatenate) [ 00]
lshr_ln9_3  (partselect    ) [ 00]
trunc_ln9_3 (trunc         ) [ 00]
or_ln9_3    (bitconcatenate) [ 00]
xor_ln35    (xor           ) [ 00]
xor_ln35_1  (xor           ) [ 00]
lshr_ln9_4  (partselect    ) [ 00]
trunc_ln9_4 (trunc         ) [ 00]
or_ln9_4    (bitconcatenate) [ 00]
lshr_ln9_5  (partselect    ) [ 00]
trunc_ln9_5 (trunc         ) [ 00]
or_ln9_5    (bitconcatenate) [ 00]
xor_ln36    (xor           ) [ 00]
xor_ln36_1  (xor           ) [ 00]
lshr_ln9_6  (partselect    ) [ 00]
trunc_ln9_6 (trunc         ) [ 00]
or_ln9_6    (bitconcatenate) [ 00]
lshr_ln9_7  (partselect    ) [ 00]
trunc_ln9_7 (trunc         ) [ 00]
or_ln9_7    (bitconcatenate) [ 00]
xor_ln37    (xor           ) [ 00]
xor_ln37_1  (xor           ) [ 00]
lshr_ln9_8  (partselect    ) [ 00]
trunc_ln9_8 (trunc         ) [ 00]
or_ln9_8    (bitconcatenate) [ 00]
lshr_ln9_9  (partselect    ) [ 00]
trunc_ln9_9 (trunc         ) [ 00]
or_ln9_9    (bitconcatenate) [ 00]
xor_ln38    (xor           ) [ 00]
xor_ln38_1  (xor           ) [ 00]
mrv         (insertvalue   ) [ 00]
mrv_1       (insertvalue   ) [ 00]
mrv_2       (insertvalue   ) [ 00]
mrv_3       (insertvalue   ) [ 00]
mrv_4       (insertvalue   ) [ 00]
ret_ln40    (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i19.i45"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i28.i36"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i39.i25"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i6.i58"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i54.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i10.i54"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i47.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i17.i47"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i57.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i7.i57"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i41.i23"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="C_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="s_4_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_4_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="s_3_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_3_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="s_2_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_2_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="s_1_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_1_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="s_0_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_0_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln15_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="xor_ln15_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="xor_ln18_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="xor_ln19_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="xor_ln20_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="xor_ln22_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="and_ln22_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="t_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="xor_ln23_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="and_ln23_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xor_ln24_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="and_ln24_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="t_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="t_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xor_ln25_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="and_ln25_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="xor_ln26_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="and_ln26_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="t_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="t_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln28_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="t_3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="t_3/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="t_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="t_4/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xor_ln30_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="t_5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="t_5/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="t_6_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="t_6/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="lshr_ln9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="45" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="7" slack="0"/>
<pin id="265" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln9_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="or_ln9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="19" slack="0"/>
<pin id="277" dir="0" index="2" bw="45" slack="0"/>
<pin id="278" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="lshr_ln9_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="36" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="0" index="3" bw="7" slack="0"/>
<pin id="287" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln9_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln9_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="28" slack="0"/>
<pin id="299" dir="0" index="2" bw="36" slack="0"/>
<pin id="300" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln34_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln34_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="lshr_ln9_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9_2/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln9_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln9_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="61" slack="0"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9_2/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="lshr_ln9_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="25" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9_3/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln9_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_3/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="or_ln9_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="39" slack="0"/>
<pin id="355" dir="0" index="2" bw="25" slack="0"/>
<pin id="356" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9_3/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="xor_ln35_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="xor_ln35_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="lshr_ln9_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="63" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="0" index="3" bw="7" slack="0"/>
<pin id="377" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9_4/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln9_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_4/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln9_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="63" slack="0"/>
<pin id="390" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9_4/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="lshr_ln9_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="58" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9_5/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln9_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_5/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_ln9_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="6" slack="0"/>
<pin id="411" dir="0" index="2" bw="58" slack="0"/>
<pin id="412" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9_5/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln36_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="xor_ln36_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_1/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="lshr_ln9_6_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="54" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="0" index="2" bw="5" slack="0"/>
<pin id="432" dir="0" index="3" bw="7" slack="0"/>
<pin id="433" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9_6/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln9_6_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_6/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln9_6_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="10" slack="0"/>
<pin id="445" dir="0" index="2" bw="54" slack="0"/>
<pin id="446" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9_6/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="lshr_ln9_7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="47" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="0" index="3" bw="7" slack="0"/>
<pin id="455" dir="1" index="4" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9_7/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln9_7_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_7/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln9_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="0" index="1" bw="17" slack="0"/>
<pin id="467" dir="0" index="2" bw="47" slack="0"/>
<pin id="468" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9_7/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln37_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln37_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_1/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="lshr_ln9_8_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="57" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="0" index="2" bw="4" slack="0"/>
<pin id="488" dir="0" index="3" bw="7" slack="0"/>
<pin id="489" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9_8/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln9_8_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_8/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln9_8_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="7" slack="0"/>
<pin id="501" dir="0" index="2" bw="57" slack="0"/>
<pin id="502" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9_8/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="lshr_ln9_9_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="23" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="7" slack="0"/>
<pin id="510" dir="0" index="3" bw="7" slack="0"/>
<pin id="511" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9_9/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln9_9_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_9/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln9_9_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="41" slack="0"/>
<pin id="523" dir="0" index="2" bw="23" slack="0"/>
<pin id="524" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9_9/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln38_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="xor_ln38_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="mrv_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="320" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="mrv_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="320" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="mrv_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="320" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="mrv_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="320" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="mrv_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="320" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="1" index="2" bw="320" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="82" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="100" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="112" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="88" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="94" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="88" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="122" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="106" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="106" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="122" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="128" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="140" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="94" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="94" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="88" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="176" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="140" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="134" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="128" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="128" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="106" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="134" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="158" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="106" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="170" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="158" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="218" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="188" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="94" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="200" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="188" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="236" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="236" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="260" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="236" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="236" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="282" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="236" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="296" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="274" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="230" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="22" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="230" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="316" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="230" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="230" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="338" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="230" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="352" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="330" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="254" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="22" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="254" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="372" pin="4"/><net_sink comp="386" pin=2"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="254" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="254" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="394" pin="4"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="254" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="386" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="248" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="58" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="22" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="248" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="60" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="428" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="456"><net_src comp="62" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="248" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="22" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="463"><net_src comp="248" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="66" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="450" pin="4"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="248" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="464" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="442" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="68" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="218" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="70" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="22" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="218" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="484" pin="4"/><net_sink comp="498" pin=2"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="218" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="76" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="22" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="218" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="78" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="506" pin="4"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="218" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="520" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="498" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="80" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="310" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="366" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="422" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="478" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="534" pin="2"/><net_sink comp="564" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ROUND.6 : s_0_read | {1 }
	Port: ROUND.6 : s_1_read | {1 }
	Port: ROUND.6 : s_2_read | {1 }
	Port: ROUND.6 : s_3_read | {1 }
	Port: ROUND.6 : s_4_read | {1 }
	Port: ROUND.6 : C | {1 }
  - Chain level:
	State 1
		xor_ln15 : 1
		xor_ln20 : 1
		and_ln22 : 1
		t : 1
		xor_ln23 : 1
		and_ln23 : 1
		t_1 : 1
		xor_ln28 : 1
		t_3 : 1
		xor_ln30 : 1
		t_5 : 1
		t_6 : 1
		or_ln9 : 1
		or_ln9_1 : 1
		xor_ln34 : 2
		xor_ln34_1 : 2
		lshr_ln9_2 : 1
		trunc_ln9_2 : 1
		or_ln9_2 : 2
		lshr_ln9_3 : 1
		trunc_ln9_3 : 1
		or_ln9_3 : 2
		xor_ln35 : 3
		xor_ln35_1 : 3
		lshr_ln9_4 : 1
		trunc_ln9_4 : 1
		or_ln9_4 : 2
		lshr_ln9_5 : 1
		trunc_ln9_5 : 1
		or_ln9_5 : 2
		xor_ln36 : 3
		xor_ln36_1 : 3
		lshr_ln9_6 : 1
		trunc_ln9_6 : 1
		or_ln9_6 : 2
		lshr_ln9_7 : 1
		trunc_ln9_7 : 1
		or_ln9_7 : 2
		xor_ln37 : 3
		xor_ln37_1 : 3
		or_ln9_8 : 1
		or_ln9_9 : 1
		xor_ln38 : 2
		xor_ln38_1 : 2
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		ret_ln40 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     xor_ln15_fu_122    |    0    |    64   |
|          |     xor_ln18_fu_128    |    0    |    64   |
|          |     xor_ln19_fu_134    |    0    |    64   |
|          |     xor_ln20_fu_140    |    0    |    64   |
|          |     xor_ln22_fu_146    |    0    |    64   |
|          |        t_fu_158        |    0    |    64   |
|          |     xor_ln23_fu_164    |    0    |    64   |
|          |     xor_ln24_fu_176    |    0    |    64   |
|          |       t_1_fu_188       |    0    |    64   |
|          |     xor_ln25_fu_194    |    0    |    64   |
|          |     xor_ln26_fu_206    |    0    |    64   |
|          |       t_2_fu_218       |    0    |    64   |
|          |     xor_ln28_fu_224    |    0    |    64   |
|    xor   |       t_3_fu_230       |    0    |    64   |
|          |       t_4_fu_236       |    0    |    64   |
|          |     xor_ln30_fu_242    |    0    |    64   |
|          |       t_5_fu_248       |    0    |    64   |
|          |       t_6_fu_254       |    0    |    64   |
|          |     xor_ln34_fu_304    |    0    |    64   |
|          |    xor_ln34_1_fu_310   |    0    |    64   |
|          |     xor_ln35_fu_360    |    0    |    64   |
|          |    xor_ln35_1_fu_366   |    0    |    64   |
|          |     xor_ln36_fu_416    |    0    |    64   |
|          |    xor_ln36_1_fu_422   |    0    |    64   |
|          |     xor_ln37_fu_472    |    0    |    64   |
|          |    xor_ln37_1_fu_478   |    0    |    64   |
|          |     xor_ln38_fu_528    |    0    |    64   |
|          |    xor_ln38_1_fu_534   |    0    |    64   |
|----------|------------------------|---------|---------|
|          |     and_ln22_fu_152    |    0    |    64   |
|          |     and_ln23_fu_170    |    0    |    64   |
|    and   |     and_ln24_fu_182    |    0    |    64   |
|          |     and_ln25_fu_200    |    0    |    64   |
|          |     and_ln26_fu_212    |    0    |    64   |
|----------|------------------------|---------|---------|
|          |    C_read_read_fu_82   |    0    |    0    |
|          |  s_4_read_1_read_fu_88 |    0    |    0    |
|   read   |  s_3_read_1_read_fu_94 |    0    |    0    |
|          | s_2_read_1_read_fu_100 |    0    |    0    |
|          | s_1_read_1_read_fu_106 |    0    |    0    |
|          | s_0_read_1_read_fu_112 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln15_fu_118    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     lshr_ln9_fu_260    |    0    |    0    |
|          |    lshr_ln9_1_fu_282   |    0    |    0    |
|          |    lshr_ln9_2_fu_316   |    0    |    0    |
|          |    lshr_ln9_3_fu_338   |    0    |    0    |
|partselect|    lshr_ln9_4_fu_372   |    0    |    0    |
|          |    lshr_ln9_5_fu_394   |    0    |    0    |
|          |    lshr_ln9_6_fu_428   |    0    |    0    |
|          |    lshr_ln9_7_fu_450   |    0    |    0    |
|          |    lshr_ln9_8_fu_484   |    0    |    0    |
|          |    lshr_ln9_9_fu_506   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln9_fu_270    |    0    |    0    |
|          |   trunc_ln9_1_fu_292   |    0    |    0    |
|          |   trunc_ln9_2_fu_326   |    0    |    0    |
|          |   trunc_ln9_3_fu_348   |    0    |    0    |
|   trunc  |   trunc_ln9_4_fu_382   |    0    |    0    |
|          |   trunc_ln9_5_fu_404   |    0    |    0    |
|          |   trunc_ln9_6_fu_438   |    0    |    0    |
|          |   trunc_ln9_7_fu_460   |    0    |    0    |
|          |   trunc_ln9_8_fu_494   |    0    |    0    |
|          |   trunc_ln9_9_fu_516   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      or_ln9_fu_274     |    0    |    0    |
|          |     or_ln9_1_fu_296    |    0    |    0    |
|          |     or_ln9_2_fu_330    |    0    |    0    |
|          |     or_ln9_3_fu_352    |    0    |    0    |
|bitconcatenate|     or_ln9_4_fu_386    |    0    |    0    |
|          |     or_ln9_5_fu_408    |    0    |    0    |
|          |     or_ln9_6_fu_442    |    0    |    0    |
|          |     or_ln9_7_fu_464    |    0    |    0    |
|          |     or_ln9_8_fu_498    |    0    |    0    |
|          |     or_ln9_9_fu_520    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       mrv_fu_540       |    0    |    0    |
|          |      mrv_1_fu_546      |    0    |    0    |
|insertvalue|      mrv_2_fu_552      |    0    |    0    |
|          |      mrv_3_fu_558      |    0    |    0    |
|          |      mrv_4_fu_564      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   2112  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2112  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |  2112  |
+-----------+--------+--------+
