Running: D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/zuchengyuanli/chengfaqi/test_isim_beh.exe -prj D:/zuchengyuanli/chengfaqi/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/zuchengyuanli/chengfaqi/chengfaqi.v" into library work
Analyzing Verilog file "D:/zuchengyuanli/chengfaqi/test.v" into library work
Analyzing Verilog file "D:/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/zuchengyuanli/chengfaqi/chengfaqi.v" Line 70: Size mismatch in connection of port <C1>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/zuchengyuanli/chengfaqi/chengfaqi.v" Line 72: Size mismatch in connection of port <C1>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/zuchengyuanli/chengfaqi/chengfaqi.v" Line 75: Size mismatch in connection of port <C1>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/zuchengyuanli/chengfaqi/chengfaqi.v" Line 82: Size mismatch in connection of port <B>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/zuchengyuanli/chengfaqi/chengfaqi.v" Line 69: Size mismatch in connection of port <C1>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module FA
Compiling module chengfa
Compiling module top
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable D:/zuchengyuanli/chengfaqi/test_isim_beh.exe
Fuse Memory Usage: 30416 KB
Fuse CPU Usage: 405 ms
