#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep  9 14:46:28 2025
# Process ID: 1162215
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/vivado.jou
# Running On: coder-hftsoi-hls2, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.113 ; gain = 114.992 ; free physical = 130614 ; free virtual = 444425
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1162236
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2854.602 ; gain = 422.516 ; free physical = 129897 ; free virtual = 443708
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3801]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3802]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3803]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3804]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3805]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3806]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3807]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3808]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3809]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3810]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3811]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3812]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3813]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3814]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3815]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3816]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3817]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3818]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3819]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3820]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3821]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3822]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3823]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3824]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3825]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3826]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3827]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3828]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3829]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3830]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3831]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3832]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3833]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3834]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3835]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3836]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3837]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3838]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3839]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3840]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3841]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3842]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3843]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3844]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3845]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3846]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3847]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3848]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3849]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3850]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3851]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3852]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3853]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3854]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3855]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3856]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3857]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3858]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3859]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3860]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3861]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3862]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3863]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3864]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3865]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3866]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3867]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3868]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3869]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3870]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3871]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3872]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3873]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3874]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3875]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3876]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3877]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3878]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3879]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3880]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3881]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3882]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3883]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3884]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3885]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3886]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3887]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3888]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3889]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3890]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3891]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3892]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3893]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3894]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3895]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3896]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3897]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3898]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3899]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3900]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_12ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_12ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_12ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_12ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_14ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_14ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c3-f2/conv-p15-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3423.953 ; gain = 991.867 ; free physical = 129321 ; free virtual = 443141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3423.953 ; gain = 991.867 ; free physical = 129324 ; free virtual = 443144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3443.879 ; gain = 1011.793 ; free physical = 129325 ; free virtual = 443145
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 4522.961 ; gain = 2090.875 ; free physical = 120405 ; free virtual = 434234
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 375   
	   9 Input   16 Bit       Adders := 75    
	   3 Input   16 Bit       Adders := 75    
	   3 Input    8 Bit       Adders := 630   
	   2 Input    8 Bit       Adders := 420   
	   2 Input    7 Bit       Adders := 210   
	   2 Input    6 Bit       Adders := 840   
	   3 Input    5 Bit       Adders := 1470  
	   4 Input    5 Bit       Adders := 210   
	   2 Input    5 Bit       Adders := 210   
	   2 Input    4 Bit       Adders := 841   
	   2 Input    2 Bit       Adders := 300   
+---XORs : 
	   2 Input      1 Bit         XORs := 241   
+---Registers : 
	               16 Bit    Registers := 1926  
	               15 Bit    Registers := 1890  
	               12 Bit    Registers := 26    
	                7 Bit    Registers := 210   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 420   
	                4 Bit    Registers := 364   
	                2 Bit    Registers := 150   
	                1 Bit    Registers := 1298  
+---ROMs : 
	                    ROMs := 840   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1191  
	   2 Input   15 Bit        Muxes := 569   
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 420   
	   2 Input    7 Bit        Muxes := 4     
	   7 Input    6 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 258   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 153   
	   2 Input    1 Bit        Muxes := 635   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U20/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U16/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U13/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U77/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U77/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U80/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U80/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U76/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U76/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U73/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U73/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U74/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U71/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U78/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U79/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U32/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U31/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U25/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U153/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U154/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U154/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U40/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U93/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U94/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U94/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U99/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U99/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U90/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U92/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U92/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U95/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U91/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U88/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U89/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U86/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U168/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U169/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U183/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U184/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U204/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U219/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U210/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U234/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U234/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U225/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U108/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U109/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U114/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U144/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U144/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U69/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U62/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U62/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U65/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U65/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U58/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U56/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U81/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U82/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U67/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U68/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U51/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U36/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U21/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U96/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U97/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U98/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U155/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U156/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U157/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U158/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U149/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U148/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U170/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U171/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U172/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U166/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U162/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U164/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U163/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U185/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U186/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U186/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U187/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U188/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U181/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U177/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U179/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U178/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U201/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U202/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U203/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U196/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U192/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U199/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U199/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U215/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U215/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U216/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U216/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U218/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U218/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U211/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U211/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U562/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U562/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U562/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U110/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U110/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U111/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U112/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U113/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U106/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U103/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U102/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U126/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U121/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U118/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U119/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U123/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U140/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U141/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U142/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U143/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U143/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U133/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U133/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U134/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U132/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U132/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U139/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: Generating DSP tmp_287_reg_107672_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_287_reg_107672_reg is absorbed into DSP tmp_287_reg_107672_reg.
DSP Report: operator mul_16s_15s_26_1_1_U908/tmp_product is absorbed into DSP tmp_287_reg_107672_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_617_reg_109272_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_617_reg_109272_reg is absorbed into DSP tmp_617_reg_109272_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1073/tmp_product is absorbed into DSP tmp_617_reg_109272_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_601_reg_109192_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_601_reg_109192_reg is absorbed into DSP tmp_601_reg_109192_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1065/tmp_product is absorbed into DSP tmp_601_reg_109192_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_137_reg_106947_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_137_reg_106947_reg is absorbed into DSP tmp_137_reg_106947_reg.
DSP Report: operator mul_16s_15s_26_1_1_U833/tmp_product is absorbed into DSP tmp_137_reg_106947_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_647_reg_109417_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_647_reg_109417_reg is absorbed into DSP tmp_647_reg_109417_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1088/tmp_product is absorbed into DSP tmp_647_reg_109417_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_631_reg_109337_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_631_reg_109337_reg is absorbed into DSP tmp_631_reg_109337_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1080/tmp_product is absorbed into DSP tmp_631_reg_109337_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_121_reg_106872_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_121_reg_106872_reg is absorbed into DSP tmp_121_reg_106872_reg.
DSP Report: operator mul_16s_15s_26_1_1_U825/tmp_product is absorbed into DSP tmp_121_reg_106872_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_467_reg_108542_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_467_reg_108542_reg is absorbed into DSP tmp_467_reg_108542_reg.
DSP Report: operator mul_16s_15s_26_1_1_U998/tmp_product is absorbed into DSP tmp_467_reg_108542_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_677_reg_109562_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_677_reg_109562_reg is absorbed into DSP tmp_677_reg_109562_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1103/tmp_product is absorbed into DSP tmp_677_reg_109562_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_871_reg_110497_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_871_reg_110497_reg is absorbed into DSP tmp_871_reg_110497_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1200/tmp_product is absorbed into DSP tmp_871_reg_110497_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_811_reg_110207_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_811_reg_110207_reg is absorbed into DSP tmp_811_reg_110207_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1170/tmp_product is absorbed into DSP tmp_811_reg_110207_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_797_reg_110142_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_797_reg_110142_reg is absorbed into DSP tmp_797_reg_110142_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1163/tmp_product is absorbed into DSP tmp_797_reg_110142_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15968_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15968_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_781_reg_110062_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_781_reg_110062_reg is absorbed into DSP tmp_781_reg_110062_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1155/tmp_product is absorbed into DSP tmp_781_reg_110062_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_767_reg_109997_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_767_reg_109997_reg is absorbed into DSP tmp_767_reg_109997_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1148/tmp_product is absorbed into DSP tmp_767_reg_109997_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_737_reg_109852_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_737_reg_109852_reg is absorbed into DSP tmp_737_reg_109852_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1133/tmp_product is absorbed into DSP tmp_737_reg_109852_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_721_reg_109772_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_721_reg_109772_reg is absorbed into DSP tmp_721_reg_109772_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1125/tmp_product is absorbed into DSP tmp_721_reg_109772_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15808_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15808_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_707_reg_109707_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_707_reg_109707_reg is absorbed into DSP tmp_707_reg_109707_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1118/tmp_product is absorbed into DSP tmp_707_reg_109707_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_691_reg_109627_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_691_reg_109627_reg is absorbed into DSP tmp_691_reg_109627_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1110/tmp_product is absorbed into DSP tmp_691_reg_109627_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_661_reg_109482_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_661_reg_109482_reg is absorbed into DSP tmp_661_reg_109482_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1095/tmp_product is absorbed into DSP tmp_661_reg_109482_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_571_reg_109047_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_571_reg_109047_reg is absorbed into DSP tmp_571_reg_109047_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1050/tmp_product is absorbed into DSP tmp_571_reg_109047_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_541_reg_108902_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_541_reg_108902_reg is absorbed into DSP tmp_541_reg_108902_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1035/tmp_product is absorbed into DSP tmp_541_reg_108902_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_527_reg_108832_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_527_reg_108832_reg is absorbed into DSP tmp_527_reg_108832_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1028/tmp_product is absorbed into DSP tmp_527_reg_108832_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_497_reg_108687_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_497_reg_108687_reg is absorbed into DSP tmp_497_reg_108687_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1013/tmp_product is absorbed into DSP tmp_497_reg_108687_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_437_reg_108397_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_437_reg_108397_reg is absorbed into DSP tmp_437_reg_108397_reg.
DSP Report: operator mul_16s_15s_26_1_1_U983/tmp_product is absorbed into DSP tmp_437_reg_108397_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15128_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15128_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_421_reg_108322_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_421_reg_108322_reg is absorbed into DSP tmp_421_reg_108322_reg.
DSP Report: operator mul_16s_15s_26_1_1_U975/tmp_product is absorbed into DSP tmp_421_reg_108322_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_407_reg_108252_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_407_reg_108252_reg is absorbed into DSP tmp_407_reg_108252_reg.
DSP Report: operator mul_16s_15s_26_1_1_U968/tmp_product is absorbed into DSP tmp_407_reg_108252_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_391_reg_108177_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_391_reg_108177_reg is absorbed into DSP tmp_391_reg_108177_reg.
DSP Report: operator mul_16s_15s_26_1_1_U960/tmp_product is absorbed into DSP tmp_391_reg_108177_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_481_reg_108612_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_481_reg_108612_reg is absorbed into DSP tmp_481_reg_108612_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1005/tmp_product is absorbed into DSP tmp_481_reg_108612_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_377_reg_108107_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_377_reg_108107_reg is absorbed into DSP tmp_377_reg_108107_reg.
DSP Report: operator mul_16s_15s_26_1_1_U953/tmp_product is absorbed into DSP tmp_377_reg_108107_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_361_reg_108032_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_361_reg_108032_reg is absorbed into DSP tmp_361_reg_108032_reg.
DSP Report: operator mul_16s_15s_26_1_1_U945/tmp_product is absorbed into DSP tmp_361_reg_108032_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_347_reg_107962_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_347_reg_107962_reg is absorbed into DSP tmp_347_reg_107962_reg.
DSP Report: operator mul_16s_15s_26_1_1_U938/tmp_product is absorbed into DSP tmp_347_reg_107962_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_317_reg_107817_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_317_reg_107817_reg is absorbed into DSP tmp_317_reg_107817_reg.
DSP Report: operator mul_16s_15s_26_1_1_U923/tmp_product is absorbed into DSP tmp_317_reg_107817_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_257_reg_107527_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_257_reg_107527_reg is absorbed into DSP tmp_257_reg_107527_reg.
DSP Report: operator mul_16s_15s_26_1_1_U893/tmp_product is absorbed into DSP tmp_257_reg_107527_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_227_reg_107382_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_reg_107382_reg is absorbed into DSP tmp_227_reg_107382_reg.
DSP Report: operator mul_16s_15s_26_1_1_U878/tmp_product is absorbed into DSP tmp_227_reg_107382_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_31_reg_106432_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_31_reg_106432_reg is absorbed into DSP tmp_31_reg_106432_reg.
DSP Report: operator mul_16s_15s_26_1_1_U780/tmp_product is absorbed into DSP tmp_31_reg_106432_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_3_reg_106287_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_3_reg_106287_reg is absorbed into DSP tmp_3_reg_106287_reg.
DSP Report: operator mul_16s_15s_26_1_1_U765/tmp_product is absorbed into DSP tmp_3_reg_106287_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_841_reg_110352_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_841_reg_110352_reg is absorbed into DSP tmp_841_reg_110352_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1185/tmp_product is absorbed into DSP tmp_841_reg_110352_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_511_reg_108757_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_511_reg_108757_reg is absorbed into DSP tmp_511_reg_108757_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1020/tmp_product is absorbed into DSP tmp_511_reg_108757_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_513_reg_108767_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_513_reg_108767_reg is absorbed into DSP tmp_513_reg_108767_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1021/tmp_product is absorbed into DSP tmp_513_reg_108767_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15323_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15323_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_435_reg_108387_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_435_reg_108387_reg is absorbed into DSP tmp_435_reg_108387_reg.
DSP Report: operator mul_16s_15s_26_1_1_U982/tmp_product is absorbed into DSP tmp_435_reg_108387_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_417_reg_108302_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_417_reg_108302_reg is absorbed into DSP tmp_417_reg_108302_reg.
DSP Report: operator mul_16s_15s_26_1_1_U973/tmp_product is absorbed into DSP tmp_417_reg_108302_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15098_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15098_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_397_reg_108207_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_397_reg_108207_reg is absorbed into DSP tmp_397_reg_108207_reg.
DSP Report: operator mul_16s_15s_26_1_1_U963/tmp_product is absorbed into DSP tmp_397_reg_108207_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15053_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15053_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_393_reg_108187_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_393_reg_108187_reg is absorbed into DSP tmp_393_reg_108187_reg.
DSP Report: operator mul_16s_15s_26_1_1_U961/tmp_product is absorbed into DSP tmp_393_reg_108187_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15043_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15043_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_387_reg_108157_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_387_reg_108157_reg is absorbed into DSP tmp_387_reg_108157_reg.
DSP Report: operator mul_16s_15s_26_1_1_U958/tmp_product is absorbed into DSP tmp_387_reg_108157_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15028_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15028_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_367_reg_108062_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_367_reg_108062_reg is absorbed into DSP tmp_367_reg_108062_reg.
DSP Report: operator mul_16s_15s_26_1_1_U948/tmp_product is absorbed into DSP tmp_367_reg_108062_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14983_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14983_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_555_reg_108972_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_555_reg_108972_reg is absorbed into DSP tmp_555_reg_108972_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1042/tmp_product is absorbed into DSP tmp_555_reg_108972_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15423_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15423_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_375_reg_108097_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_375_reg_108097_reg is absorbed into DSP tmp_375_reg_108097_reg.
DSP Report: operator mul_16s_15s_26_1_1_U952/tmp_product is absorbed into DSP tmp_375_reg_108097_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14998_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14998_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_363_reg_108042_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_363_reg_108042_reg is absorbed into DSP tmp_363_reg_108042_reg.
DSP Report: operator mul_16s_15s_26_1_1_U946/tmp_product is absorbed into DSP tmp_363_reg_108042_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14973_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14973_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_567_reg_109027_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_567_reg_109027_reg is absorbed into DSP tmp_567_reg_109027_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1048/tmp_product is absorbed into DSP tmp_567_reg_109027_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15448_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15448_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_547_reg_108932_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_547_reg_108932_reg is absorbed into DSP tmp_547_reg_108932_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1038/tmp_product is absorbed into DSP tmp_547_reg_108932_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15403_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15403_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_357_reg_108012_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_357_reg_108012_reg is absorbed into DSP tmp_357_reg_108012_reg.
DSP Report: operator mul_16s_15s_26_1_1_U943/tmp_product is absorbed into DSP tmp_357_reg_108012_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14958_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14958_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_337_reg_107917_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_337_reg_107917_reg is absorbed into DSP tmp_337_reg_107917_reg.
DSP Report: operator mul_16s_15s_26_1_1_U933/tmp_product is absorbed into DSP tmp_337_reg_107917_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14913_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14913_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_345_reg_107952_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_345_reg_107952_reg is absorbed into DSP tmp_345_reg_107952_reg.
DSP Report: operator mul_16s_15s_26_1_1_U937/tmp_product is absorbed into DSP tmp_345_reg_107952_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14928_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14928_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_597_reg_109172_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_597_reg_109172_reg is absorbed into DSP tmp_597_reg_109172_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1063/tmp_product is absorbed into DSP tmp_597_reg_109172_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15518_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15518_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_577_reg_109077_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_577_reg_109077_reg is absorbed into DSP tmp_577_reg_109077_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1053/tmp_product is absorbed into DSP tmp_577_reg_109077_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15473_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15473_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_315_reg_107807_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_315_reg_107807_reg is absorbed into DSP tmp_315_reg_107807_reg.
DSP Report: operator mul_16s_15s_26_1_1_U922/tmp_product is absorbed into DSP tmp_315_reg_107807_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14858_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14858_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_273_reg_107607_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_273_reg_107607_reg is absorbed into DSP tmp_273_reg_107607_reg.
DSP Report: operator mul_16s_15s_26_1_1_U901/tmp_product is absorbed into DSP tmp_273_reg_107607_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14763_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14763_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_603_reg_109202_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_603_reg_109202_reg is absorbed into DSP tmp_603_reg_109202_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1066/tmp_product is absorbed into DSP tmp_603_reg_109202_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15533_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15533_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_225_reg_107372_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_225_reg_107372_reg is absorbed into DSP tmp_225_reg_107372_reg.
DSP Report: operator mul_16s_15s_26_1_1_U877/tmp_product is absorbed into DSP tmp_225_reg_107372_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14648_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14648_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_217_reg_107332_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_217_reg_107332_reg is absorbed into DSP tmp_217_reg_107332_reg.
DSP Report: operator mul_16s_15s_26_1_1_U873/tmp_product is absorbed into DSP tmp_217_reg_107332_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14628_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14628_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_195_reg_107227_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_195_reg_107227_reg is absorbed into DSP tmp_195_reg_107227_reg.
DSP Report: operator mul_16s_15s_26_1_1_U862/tmp_product is absorbed into DSP tmp_195_reg_107227_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14578_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14578_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_187_reg_107187_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_187_reg_107187_reg is absorbed into DSP tmp_187_reg_107187_reg.
DSP Report: operator mul_16s_15s_26_1_1_U858/tmp_product is absorbed into DSP tmp_187_reg_107187_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14558_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14558_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_615_reg_109262_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_615_reg_109262_reg is absorbed into DSP tmp_615_reg_109262_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1072/tmp_product is absorbed into DSP tmp_615_reg_109262_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15563_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15563_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_633_reg_109347_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_633_reg_109347_reg is absorbed into DSP tmp_633_reg_109347_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1081/tmp_product is absorbed into DSP tmp_633_reg_109347_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15603_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15603_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_135_reg_106937_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_135_reg_106937_reg is absorbed into DSP tmp_135_reg_106937_reg.
DSP Report: operator mul_16s_15s_26_1_1_U832/tmp_product is absorbed into DSP tmp_135_reg_106937_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14438_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14438_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_657_reg_109462_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_657_reg_109462_reg is absorbed into DSP tmp_657_reg_109462_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1093/tmp_product is absorbed into DSP tmp_657_reg_109462_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15658_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15658_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_637_reg_109367_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_637_reg_109367_reg is absorbed into DSP tmp_637_reg_109367_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1083/tmp_product is absorbed into DSP tmp_637_reg_109367_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15613_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15613_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_57_reg_106562_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_57_reg_106562_reg is absorbed into DSP tmp_57_reg_106562_reg.
DSP Report: operator mul_16s_15s_26_1_1_U793/tmp_product is absorbed into DSP tmp_57_reg_106562_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14258_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14258_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_45_reg_106502_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_45_reg_106502_reg is absorbed into DSP tmp_45_reg_106502_reg.
DSP Report: operator mul_16s_15s_26_1_1_U787/tmp_product is absorbed into DSP tmp_45_reg_106502_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14228_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14228_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_33_reg_106442_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_33_reg_106442_reg is absorbed into DSP tmp_33_reg_106442_reg.
DSP Report: operator mul_16s_15s_26_1_1_U781/tmp_product is absorbed into DSP tmp_33_reg_106442_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14198_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14198_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_15_reg_106357_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_15_reg_106357_reg is absorbed into DSP tmp_15_reg_106357_reg.
DSP Report: operator mul_16s_15s_26_1_1_U772/tmp_product is absorbed into DSP tmp_15_reg_106357_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14158_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14158_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_687_reg_109607_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_687_reg_109607_reg is absorbed into DSP tmp_687_reg_109607_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1108/tmp_product is absorbed into DSP tmp_687_reg_109607_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15728_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15728_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_667_reg_109512_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_667_reg_109512_reg is absorbed into DSP tmp_667_reg_109512_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1098/tmp_product is absorbed into DSP tmp_667_reg_109512_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15683_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15683_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_6_reg_106297_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_6_reg_106297_reg is absorbed into DSP tmp_6_reg_106297_reg.
DSP Report: operator mul_16s_15s_26_1_1_U766/tmp_product is absorbed into DSP tmp_6_reg_106297_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14128_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14128_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_697_reg_109657_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_697_reg_109657_reg is absorbed into DSP tmp_697_reg_109657_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1113/tmp_product is absorbed into DSP tmp_697_reg_109657_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15753_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15753_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_813_reg_110217_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_813_reg_110217_reg is absorbed into DSP tmp_813_reg_110217_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1171/tmp_product is absorbed into DSP tmp_813_reg_110217_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16023_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16023_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_795_reg_110132_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_795_reg_110132_reg is absorbed into DSP tmp_795_reg_110132_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1162/tmp_product is absorbed into DSP tmp_795_reg_110132_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15983_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15983_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_765_reg_109987_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_765_reg_109987_reg is absorbed into DSP tmp_765_reg_109987_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1147/tmp_product is absorbed into DSP tmp_765_reg_109987_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15913_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15913_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_717_reg_109752_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_717_reg_109752_reg is absorbed into DSP tmp_717_reg_109752_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1123/tmp_product is absorbed into DSP tmp_717_reg_109752_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15798_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15798_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_705_reg_109697_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_705_reg_109697_reg is absorbed into DSP tmp_705_reg_109697_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1117/tmp_product is absorbed into DSP tmp_705_reg_109697_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15773_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15773_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_693_reg_109637_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_693_reg_109637_reg is absorbed into DSP tmp_693_reg_109637_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1111/tmp_product is absorbed into DSP tmp_693_reg_109637_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15743_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15743_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_675_reg_109552_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_675_reg_109552_reg is absorbed into DSP tmp_675_reg_109552_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1102/tmp_product is absorbed into DSP tmp_675_reg_109552_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15703_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15703_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_663_reg_109492_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_663_reg_109492_reg is absorbed into DSP tmp_663_reg_109492_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1096/tmp_product is absorbed into DSP tmp_663_reg_109492_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15673_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15673_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_645_reg_109407_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_645_reg_109407_reg is absorbed into DSP tmp_645_reg_109407_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1087/tmp_product is absorbed into DSP tmp_645_reg_109407_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15633_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15633_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_627_reg_109317_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_627_reg_109317_reg is absorbed into DSP tmp_627_reg_109317_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1078/tmp_product is absorbed into DSP tmp_627_reg_109317_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15588_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15588_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_573_reg_109057_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_573_reg_109057_reg is absorbed into DSP tmp_573_reg_109057_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1051/tmp_product is absorbed into DSP tmp_573_reg_109057_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15463_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15463_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_543_reg_108912_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_543_reg_108912_reg is absorbed into DSP tmp_543_reg_108912_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1036/tmp_product is absorbed into DSP tmp_543_reg_108912_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15393_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15393_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_525_reg_108827_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_525_reg_108827_reg is absorbed into DSP tmp_525_reg_108827_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1027/tmp_product is absorbed into DSP tmp_525_reg_108827_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_517_reg_108787_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_517_reg_108787_reg is absorbed into DSP tmp_517_reg_108787_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1023/tmp_product is absorbed into DSP tmp_517_reg_108787_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15333_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15333_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_483_reg_108622_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_483_reg_108622_reg is absorbed into DSP tmp_483_reg_108622_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1006/tmp_product is absorbed into DSP tmp_483_reg_108622_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15253_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15253_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_465_reg_108532_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_465_reg_108532_reg is absorbed into DSP tmp_465_reg_108532_reg.
DSP Report: operator mul_16s_15s_26_1_1_U997/tmp_product is absorbed into DSP tmp_465_reg_108532_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15208_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15208_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_453_reg_108477_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_453_reg_108477_reg is absorbed into DSP tmp_453_reg_108477_reg.
DSP Report: operator mul_16s_15s_26_1_1_U991/tmp_product is absorbed into DSP tmp_453_reg_108477_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15183_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15183_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_423_reg_108332_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_423_reg_108332_reg is absorbed into DSP tmp_423_reg_108332_reg.
DSP Report: operator mul_16s_15s_26_1_1_U976/tmp_product is absorbed into DSP tmp_423_reg_108332_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15113_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15113_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_405_reg_108242_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_405_reg_108242_reg is absorbed into DSP tmp_405_reg_108242_reg.
DSP Report: operator mul_16s_15s_26_1_1_U967/tmp_product is absorbed into DSP tmp_405_reg_108242_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15068_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15068_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_723_reg_109782_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_723_reg_109782_reg is absorbed into DSP tmp_723_reg_109782_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1126/tmp_product is absorbed into DSP tmp_723_reg_109782_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15813_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15813_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_747_reg_109897_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_747_reg_109897_reg is absorbed into DSP tmp_747_reg_109897_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1138/tmp_product is absorbed into DSP tmp_747_reg_109897_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15868_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15868_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_727_reg_109802_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_727_reg_109802_reg is absorbed into DSP tmp_727_reg_109802_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1128/tmp_product is absorbed into DSP tmp_727_reg_109802_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15823_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15823_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_297_reg_107722_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_297_reg_107722_reg is absorbed into DSP tmp_297_reg_107722_reg.
DSP Report: operator mul_16s_15s_26_1_1_U913/tmp_product is absorbed into DSP tmp_297_reg_107722_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14818_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14818_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_753_reg_109927_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_753_reg_109927_reg is absorbed into DSP tmp_753_reg_109927_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1141/tmp_product is absorbed into DSP tmp_753_reg_109927_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15883_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15883_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_777_reg_110042_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_777_reg_110042_reg is absorbed into DSP tmp_777_reg_110042_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1153/tmp_product is absorbed into DSP tmp_777_reg_110042_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15938_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15938_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_757_reg_109947_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_757_reg_109947_reg is absorbed into DSP tmp_757_reg_109947_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1143/tmp_product is absorbed into DSP tmp_757_reg_109947_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15893_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15893_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_267_reg_107577_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_267_reg_107577_reg is absorbed into DSP tmp_267_reg_107577_reg.
DSP Report: operator mul_16s_15s_26_1_1_U898/tmp_product is absorbed into DSP tmp_267_reg_107577_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14748_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14748_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_243_reg_107462_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_243_reg_107462_reg is absorbed into DSP tmp_243_reg_107462_reg.
DSP Report: operator mul_16s_15s_26_1_1_U886/tmp_product is absorbed into DSP tmp_243_reg_107462_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14693_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14693_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_237_reg_107432_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_237_reg_107432_reg is absorbed into DSP tmp_237_reg_107432_reg.
DSP Report: operator mul_16s_15s_26_1_1_U883/tmp_product is absorbed into DSP tmp_237_reg_107432_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14678_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14678_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_213_reg_107317_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_213_reg_107317_reg is absorbed into DSP tmp_213_reg_107317_reg.
DSP Report: operator mul_16s_15s_26_1_1_U871/tmp_product is absorbed into DSP tmp_213_reg_107317_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14623_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14623_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_183_reg_107172_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_183_reg_107172_reg is absorbed into DSP tmp_183_reg_107172_reg.
DSP Report: operator mul_16s_15s_26_1_1_U856/tmp_product is absorbed into DSP tmp_183_reg_107172_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14553_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14553_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_177_reg_107142_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_177_reg_107142_reg is absorbed into DSP tmp_177_reg_107142_reg.
DSP Report: operator mul_16s_15s_26_1_1_U853/tmp_product is absorbed into DSP tmp_177_reg_107142_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14538_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14538_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_147_reg_106997_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_147_reg_106997_reg is absorbed into DSP tmp_147_reg_106997_reg.
DSP Report: operator mul_16s_15s_26_1_1_U838/tmp_product is absorbed into DSP tmp_147_reg_106997_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14468_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14468_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_105_reg_106792_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_105_reg_106792_reg is absorbed into DSP tmp_105_reg_106792_reg.
DSP Report: operator mul_16s_15s_26_1_1_U817/tmp_product is absorbed into DSP tmp_105_reg_106792_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14368_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14368_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_63_reg_106587_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_63_reg_106587_reg is absorbed into DSP tmp_63_reg_106587_reg.
DSP Report: operator mul_16s_15s_26_1_1_U796/tmp_product is absorbed into DSP tmp_63_reg_106587_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14268_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14268_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_783_reg_110072_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_783_reg_110072_reg is absorbed into DSP tmp_783_reg_110072_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1156/tmp_product is absorbed into DSP tmp_783_reg_110072_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15953_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15953_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_807_reg_110187_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_807_reg_110187_reg is absorbed into DSP tmp_807_reg_110187_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1168/tmp_product is absorbed into DSP tmp_807_reg_110187_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16008_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16008_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_787_reg_110092_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_787_reg_110092_reg is absorbed into DSP tmp_787_reg_110092_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1158/tmp_product is absorbed into DSP tmp_787_reg_110092_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15963_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15963_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_837_reg_110332_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_837_reg_110332_reg is absorbed into DSP tmp_837_reg_110332_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1183/tmp_product is absorbed into DSP tmp_837_reg_110332_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16078_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16078_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_817_reg_110237_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_817_reg_110237_reg is absorbed into DSP tmp_817_reg_110237_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1173/tmp_product is absorbed into DSP tmp_817_reg_110237_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16033_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16033_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_809_reg_110197_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_809_reg_110197_reg is absorbed into DSP tmp_809_reg_110197_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1169/tmp_product is absorbed into DSP tmp_809_reg_110197_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16013_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16013_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_779_reg_110052_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_779_reg_110052_reg is absorbed into DSP tmp_779_reg_110052_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1154/tmp_product is absorbed into DSP tmp_779_reg_110052_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15943_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15943_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_607_reg_109222_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_607_reg_109222_reg is absorbed into DSP tmp_607_reg_109222_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1068/tmp_product is absorbed into DSP tmp_607_reg_109222_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_551_reg_108952_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_551_reg_108952_reg is absorbed into DSP tmp_551_reg_108952_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1040/tmp_product is absorbed into DSP tmp_551_reg_108952_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_523_reg_108817_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_523_reg_108817_reg is absorbed into DSP tmp_523_reg_108817_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1026/tmp_product is absorbed into DSP tmp_523_reg_108817_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15348_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15348_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_493_reg_108672_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_493_reg_108672_reg is absorbed into DSP tmp_493_reg_108672_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1011/tmp_product is absorbed into DSP tmp_493_reg_108672_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15278_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15278_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_451_reg_108467_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_451_reg_108467_reg is absorbed into DSP tmp_451_reg_108467_reg.
DSP Report: operator mul_16s_15s_26_1_1_U990/tmp_product is absorbed into DSP tmp_451_reg_108467_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15178_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15178_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_333_reg_107897_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_333_reg_107897_reg is absorbed into DSP tmp_333_reg_107897_reg.
DSP Report: operator mul_16s_15s_26_1_1_U931/tmp_product is absorbed into DSP tmp_333_reg_107897_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14903_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14903_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_335_reg_107907_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_335_reg_107907_reg is absorbed into DSP tmp_335_reg_107907_reg.
DSP Report: operator mul_16s_15s_26_1_1_U932/tmp_product is absorbed into DSP tmp_335_reg_107907_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14908_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14908_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_301_reg_107742_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_301_reg_107742_reg is absorbed into DSP tmp_301_reg_107742_reg.
DSP Report: operator mul_16s_15s_26_1_1_U915/tmp_product is absorbed into DSP tmp_301_reg_107742_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14828_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14828_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_303_reg_107752_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_303_reg_107752_reg is absorbed into DSP tmp_303_reg_107752_reg.
DSP Report: operator mul_16s_15s_26_1_1_U916/tmp_product is absorbed into DSP tmp_303_reg_107752_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14833_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14833_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_223_reg_107362_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_223_reg_107362_reg is absorbed into DSP tmp_223_reg_107362_reg.
DSP Report: operator mul_16s_15s_26_1_1_U876/tmp_product is absorbed into DSP tmp_223_reg_107362_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14643_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14643_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_211_reg_107307_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_211_reg_107307_reg is absorbed into DSP tmp_211_reg_107307_reg.
DSP Report: operator mul_16s_15s_26_1_1_U870/tmp_product is absorbed into DSP tmp_211_reg_107307_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_209_reg_107297_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_209_reg_107297_reg is absorbed into DSP tmp_209_reg_107297_reg.
DSP Report: operator mul_16s_15s_26_1_1_U869/tmp_product is absorbed into DSP tmp_209_reg_107297_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14613_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14613_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_215_reg_107327_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_215_reg_107327_reg is absorbed into DSP tmp_215_reg_107327_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U872/tmp_product is absorbed into DSP tmp_215_reg_107327_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_193_reg_107217_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_193_reg_107217_reg is absorbed into DSP tmp_193_reg_107217_reg.
DSP Report: operator mul_16s_15s_26_1_1_U861/tmp_product is absorbed into DSP tmp_193_reg_107217_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14573_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14573_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_185_reg_107182_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_185_reg_107182_reg is absorbed into DSP tmp_185_reg_107182_reg.
DSP Report: operator mul_16s_14s_26_1_1_U857/tmp_product is absorbed into DSP tmp_185_reg_107182_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_197_reg_107237_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_197_reg_107237_reg is absorbed into DSP tmp_197_reg_107237_reg.
DSP Report: operator mul_16s_15s_26_1_1_U863/tmp_product is absorbed into DSP tmp_197_reg_107237_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_163_reg_107072_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_163_reg_107072_reg is absorbed into DSP tmp_163_reg_107072_reg.
DSP Report: operator mul_16s_15s_26_1_1_U846/tmp_product is absorbed into DSP tmp_163_reg_107072_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14503_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14503_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_151_reg_107017_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_151_reg_107017_reg is absorbed into DSP tmp_151_reg_107017_reg.
DSP Report: operator mul_16s_15s_26_1_1_U840/tmp_product is absorbed into DSP tmp_151_reg_107017_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14478_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14478_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_149_reg_107007_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_149_reg_107007_reg is absorbed into DSP tmp_149_reg_107007_reg.
DSP Report: operator mul_16s_15s_26_1_1_U839/tmp_product is absorbed into DSP tmp_149_reg_107007_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14473_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14473_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_157_reg_107042_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_157_reg_107042_reg is absorbed into DSP tmp_157_reg_107042_reg.
DSP Report: operator mul_16s_15s_26_1_1_U843/tmp_product is absorbed into DSP tmp_157_reg_107042_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14488_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14488_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_153_reg_107027_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_153_reg_107027_reg is absorbed into DSP tmp_153_reg_107027_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U841/tmp_product is absorbed into DSP tmp_153_reg_107027_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_133_reg_106927_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_133_reg_106927_reg is absorbed into DSP tmp_133_reg_106927_reg.
DSP Report: operator mul_16s_15s_26_1_1_U831/tmp_product is absorbed into DSP tmp_133_reg_106927_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14433_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14433_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_127_reg_106897_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_127_reg_106897_reg is absorbed into DSP tmp_127_reg_106897_reg.
DSP Report: operator mul_16s_15s_26_1_1_U828/tmp_product is absorbed into DSP tmp_127_reg_106897_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14418_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14418_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_123_reg_106882_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_123_reg_106882_reg is absorbed into DSP tmp_123_reg_106882_reg.
DSP Report: operator mul_16s_14s_26_1_1_U826/tmp_product is absorbed into DSP tmp_123_reg_106882_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_47_reg_106512_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_47_reg_106512_reg is absorbed into DSP tmp_47_reg_106512_reg.
DSP Report: operator mul_16s_15s_26_1_1_U788/tmp_product is absorbed into DSP tmp_47_reg_106512_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U489/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q182_reg is absorbed into DSP mul_16s_15s_26_1_1_U489/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U489/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U489/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U479/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q191_reg is absorbed into DSP mul_16s_15s_26_1_1_U479/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U479/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U479/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U482/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q188_reg is absorbed into DSP mul_16s_15s_26_1_1_U482/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U482/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U482/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U483/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q187_reg is absorbed into DSP mul_16s_15s_26_1_1_U483/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U483/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U483/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U131/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q516_reg is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U130/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q517_reg is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U116/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q530_reg is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U115/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q531_reg is absorbed into DSP mul_16s_15s_26_1_1_U115/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U107/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q539_reg is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U122/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q525_reg is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U122/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U137/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q511_reg is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U476/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q194_reg is absorbed into DSP mul_16s_15s_26_1_1_U476/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U476/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U476/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U475/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q195_reg is absorbed into DSP mul_16s_15s_26_1_1_U475/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U475/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U475/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U152/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q497_reg is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U167/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q483_reg is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U182/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q469_reg is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U587/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q90_reg is absorbed into DSP mul_16s_15s_26_1_1_U587/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U587/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U587/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U588/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q89_reg is absorbed into DSP mul_16s_15s_26_1_1_U588/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U588/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U588/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U197/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q455_reg is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U212/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q441_reg is absorbed into DSP mul_16s_15s_26_1_1_U212/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U212/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U594/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q84_reg is absorbed into DSP mul_16s_15s_26_1_1_U594/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U594/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U594/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U584/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q93_reg is absorbed into DSP mul_16s_15s_26_1_1_U584/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U584/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U584/tmp_product.
DSP Report: Generating DSP select_ln134_775_reg_69193_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q273_reg is absorbed into DSP select_ln134_775_reg_69193_reg.
DSP Report: register select_ln134_775_reg_69193_reg is absorbed into DSP select_ln134_775_reg_69193_reg.
DSP Report: operator mul_16s_15s_26_1_1_U391/tmp_product is absorbed into DSP select_ln134_775_reg_69193_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U243/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q412_reg is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U243/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U244/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q411_reg is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U244/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: Generating DSP select_ln134_771_reg_69183_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q277_reg is absorbed into DSP select_ln134_771_reg_69183_reg.
DSP Report: register select_ln134_771_reg_69183_reg is absorbed into DSP select_ln134_771_reg_69183_reg.
DSP Report: operator mul_16s_15s_26_1_1_U387/tmp_product is absorbed into DSP select_ln134_771_reg_69183_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U388/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q276_reg is absorbed into DSP mul_16s_15s_26_1_1_U388/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U388/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U388/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U393/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U393/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U393/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U249/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q406_reg is absorbed into DSP mul_16s_15s_26_1_1_U249/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U249/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U249/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U239/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q415_reg is absorbed into DSP mul_16s_15s_26_1_1_U239/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U239/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U239/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U506/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q166_reg is absorbed into DSP mul_16s_15s_26_1_1_U506/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U506/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U506/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U505/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q167_reg is absorbed into DSP mul_16s_15s_26_1_1_U505/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U505/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U505/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U251/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q404_reg is absorbed into DSP mul_16s_15s_26_1_1_U251/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U251/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U251/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U250/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q405_reg is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U250/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q586_reg is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U258/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q398_reg is absorbed into DSP mul_16s_15s_26_1_1_U258/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U258/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U258/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U259/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q397_reg is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U259/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U602/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q76_reg is absorbed into DSP mul_16s_15s_26_1_1_U602/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U602/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U602/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U603/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q75_reg is absorbed into DSP mul_16s_15s_26_1_1_U603/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U603/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U603/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U609/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q70_reg is absorbed into DSP mul_16s_15s_26_1_1_U609/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U609/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U609/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U599/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q79_reg is absorbed into DSP mul_16s_15s_26_1_1_U599/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U599/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U599/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U236/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q418_reg is absorbed into DSP mul_16s_15s_26_1_1_U236/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U236/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U235/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q419_reg is absorbed into DSP mul_16s_15s_26_1_1_U235/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U235/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U266/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q390_reg is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U266/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U265/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q391_reg is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U265/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U273/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q384_reg is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U273/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U274/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q383_reg is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U274/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U579/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q98_reg is absorbed into DSP mul_16s_15s_26_1_1_U579/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U579/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U579/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U569/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q107_reg is absorbed into DSP mul_16s_15s_26_1_1_U569/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U569/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U569/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U572/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q104_reg is absorbed into DSP mul_16s_15s_26_1_1_U572/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U572/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U572/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U573/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q103_reg is absorbed into DSP mul_16s_15s_26_1_1_U573/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U573/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U573/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U101/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q544_reg is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U100/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q545_reg is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U626/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q54_reg is absorbed into DSP mul_16s_15s_26_1_1_U626/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U626/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U626/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U625/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q55_reg is absorbed into DSP mul_16s_15s_26_1_1_U625/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U625/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U625/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U632/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q48_reg is absorbed into DSP mul_16s_15s_26_1_1_U632/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U632/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U632/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U633/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q47_reg is absorbed into DSP mul_16s_15s_26_1_1_U633/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U633/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U633/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U474/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q196_reg is absorbed into DSP mul_16s_15s_26_1_1_U474/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U474/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U474/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U464/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q205_reg is absorbed into DSP mul_16s_15s_26_1_1_U464/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U464/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U464/tmp_product.
DSP Report: Generating DSP select_ln134_1013_reg_69958_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q35_reg is absorbed into DSP select_ln134_1013_reg_69958_reg.
DSP Report: register select_ln134_1013_reg_69958_reg is absorbed into DSP select_ln134_1013_reg_69958_reg.
DSP Report: operator mul_16s_15s_26_1_1_U646/tmp_product is absorbed into DSP select_ln134_1013_reg_69958_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U553/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q122_reg is absorbed into DSP mul_16s_15s_26_1_1_U553/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U553/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U553/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U467/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q202_reg is absorbed into DSP mul_16s_15s_26_1_1_U467/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U467/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U467/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U468/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q201_reg is absorbed into DSP mul_16s_15s_26_1_1_U468/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U468/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U468/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U228/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q426_reg is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U228/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U229/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q425_reg is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U229/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U221/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q432_reg is absorbed into DSP mul_16s_15s_26_1_1_U221/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U221/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U220/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q433_reg is absorbed into DSP mul_16s_15s_26_1_1_U220/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U220/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U213/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q440_reg is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U213/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U214/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q439_reg is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U214/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U206/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q446_reg is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U205/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q447_reg is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U643/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q38_reg is absorbed into DSP mul_16s_15s_26_1_1_U643/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U643/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U643/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U654/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U654/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U654/tmp_product.
DSP Report: Generating DSP select_ln134_1027_reg_70003_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q21_reg is absorbed into DSP select_ln134_1027_reg_70003_reg.
DSP Report: register select_ln134_1027_reg_70003_reg is absorbed into DSP select_ln134_1027_reg_70003_reg.
DSP Report: operator mul_16s_15s_26_1_1_U661/tmp_product is absorbed into DSP select_ln134_1027_reg_70003_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U658/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q24_reg is absorbed into DSP mul_16s_15s_26_1_1_U658/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U658/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U658/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U669/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U669/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U669/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U671/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q12_reg is absorbed into DSP mul_16s_15s_26_1_1_U671/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U671/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U671/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U670/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q13_reg is absorbed into DSP mul_16s_15s_26_1_1_U670/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U670/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U670/tmp_product.
DSP Report: Generating DSP select_ln134_789_reg_69238_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q259_reg is absorbed into DSP select_ln134_789_reg_69238_reg.
DSP Report: register select_ln134_789_reg_69238_reg is absorbed into DSP select_ln134_789_reg_69238_reg.
DSP Report: operator mul_16s_15s_26_1_1_U406/tmp_product is absorbed into DSP select_ln134_789_reg_69238_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U677/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q6_reg is absorbed into DSP mul_16s_15s_26_1_1_U677/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U677/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U677/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U678/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q5_reg is absorbed into DSP mul_16s_15s_26_1_1_U678/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U678/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U678/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U683/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q0_reg is absorbed into DSP mul_16s_15s_26_1_1_U683/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U683/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U683/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U674/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q9_reg is absorbed into DSP mul_16s_15s_26_1_1_U674/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U674/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U674/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U536/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q138_reg is absorbed into DSP mul_16s_15s_26_1_1_U536/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U536/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U536/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U535/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q139_reg is absorbed into DSP mul_16s_15s_26_1_1_U535/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U535/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U535/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U373/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q290_reg is absorbed into DSP mul_16s_15s_26_1_1_U373/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U373/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U373/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U378/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U378/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U378/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U191/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q460_reg is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U190/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q461_reg is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: Generating DSP select_ln134_785_reg_69228_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q263_reg is absorbed into DSP select_ln134_785_reg_69228_reg.
DSP Report: register select_ln134_785_reg_69228_reg is absorbed into DSP select_ln134_785_reg_69228_reg.
DSP Report: operator mul_16s_15s_26_1_1_U402/tmp_product is absorbed into DSP select_ln134_785_reg_69228_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U403/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q262_reg is absorbed into DSP mul_16s_15s_26_1_1_U403/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U403/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U403/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U408/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U408/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U408/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U534/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q140_reg is absorbed into DSP mul_16s_15s_26_1_1_U534/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U534/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U534/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U524/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q149_reg is absorbed into DSP mul_16s_15s_26_1_1_U524/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U524/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U524/tmp_product.
DSP Report: Generating DSP select_ln134_757_reg_69138_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q291_reg is absorbed into DSP select_ln134_757_reg_69138_reg.
DSP Report: register select_ln134_757_reg_69138_reg is absorbed into DSP select_ln134_757_reg_69138_reg.
DSP Report: operator mul_16s_15s_26_1_1_U372/tmp_product is absorbed into DSP select_ln134_757_reg_69138_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U521/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q152_reg is absorbed into DSP mul_16s_15s_26_1_1_U521/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U521/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U521/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U520/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q153_reg is absorbed into DSP mul_16s_15s_26_1_1_U520/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U520/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U520/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U461/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q208_reg is absorbed into DSP mul_16s_15s_26_1_1_U461/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U461/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U461/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U460/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q209_reg is absorbed into DSP mul_16s_15s_26_1_1_U460/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U460/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U460/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U72/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q572_reg is absorbed into DSP mul_16s_15s_26_1_1_U72/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U72/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U70/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q573_reg is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U504/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q168_reg is absorbed into DSP mul_16s_15s_26_1_1_U504/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U504/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U504/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U494/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q177_reg is absorbed into DSP mul_16s_15s_26_1_1_U494/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U494/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U494/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U189/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q462_reg is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U180/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q471_reg is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U497/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q174_reg is absorbed into DSP mul_16s_15s_26_1_1_U497/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U497/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U497/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U498/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q173_reg is absorbed into DSP mul_16s_15s_26_1_1_U498/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U498/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U498/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U176/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q474_reg is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U175/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q475_reg is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U174/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q476_reg is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U174/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U165/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q485_reg is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U491/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q180_reg is absorbed into DSP mul_16s_15s_26_1_1_U491/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U491/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U491/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U490/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q181_reg is absorbed into DSP mul_16s_15s_26_1_1_U490/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U490/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U490/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U161/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q488_reg is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U160/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q489_reg is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U146/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q502_reg is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U145/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q503_reg is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: Generating DSP select_ln134_761_reg_69148_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q287_reg is absorbed into DSP select_ln134_761_reg_69148_reg.
DSP Report: register select_ln134_761_reg_69148_reg is absorbed into DSP select_ln134_761_reg_69148_reg.
DSP Report: operator mul_16s_15s_26_1_1_U376/tmp_product is absorbed into DSP select_ln134_761_reg_69148_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U87/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q558_reg is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U87/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U54/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q588_reg is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q597_reg is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q628_reg is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q629_reg is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U42/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q600_reg is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U41/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q601_reg is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q602_reg is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U30/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q611_reg is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q608_reg is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q607_reg is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q622_reg is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q621_reg is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q614_reg is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U26/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q615_reg is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q616_reg is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q625_reg is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q627_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q626_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q624_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q623_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q620_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q619_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q618_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q617_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q613_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q612_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q610_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q609_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q606_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q605_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q604_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q603_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q599_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q598_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q596_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q595_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q594_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q593_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q592_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q591_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q590_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q589_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q587_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q585_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q584_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q583_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q582_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q581_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q580_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q579_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q578_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q577_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q576_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q575_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q574_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q571_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q570_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q569_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q568_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q567_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q566_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q565_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q564_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q563_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q562_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP select_ln134_526_reg_68388_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_526_reg_68388_reg is absorbed into DSP select_ln134_526_reg_68388_reg.
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP select_ln134_526_reg_68388_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U302/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U302/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U302/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U305/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U305/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U305/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U306/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U306/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U306/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U307/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U307/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U307/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U308/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U308/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U308/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U296/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U296/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U296/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U295/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U295/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U295/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U300/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U300/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U300/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U297/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U297/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U297/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U298/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U298/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U298/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U301/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U301/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U301/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U303/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U303/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U303/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U304/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U304/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U304/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U309/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U309/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U309/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U299/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U299/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U299/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U317/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U317/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U317/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U320/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U320/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U320/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U321/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U321/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U321/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U322/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U322/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U322/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U323/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U323/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U323/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U311/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U311/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U311/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U310/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U310/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U315/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U315/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U315/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U312/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U312/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U312/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U313/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U313/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U313/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U316/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U316/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U316/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U318/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U318/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U318/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U319/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U319/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U319/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U324/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U324/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U324/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U314/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U314/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U314/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U515/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U515/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U515/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U517/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U517/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U517/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U518/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U518/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U518/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U501/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U501/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U501/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U502/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U502/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U502/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U503/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U503/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U503/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U486/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U486/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U486/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U487/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U487/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U487/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U488/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U488/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U488/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U471/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U471/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U471/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U472/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U472/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U472/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U473/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U473/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U473/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U451/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U451/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U451/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U455/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U455/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U455/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U456/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U456/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U456/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U457/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U457/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U457/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U458/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U458/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U458/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U446/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U446/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U446/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U445/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U445/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U445/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U450/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U450/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U450/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U447/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U447/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U447/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U448/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U448/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U448/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U454/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U454/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U454/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U452/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U452/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U452/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U453/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U453/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U453/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U459/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U459/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U459/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U449/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U449/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U449/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U331/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U331/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U331/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U335/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U335/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U335/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U336/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U336/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U336/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U337/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U337/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U337/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U338/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U338/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U338/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U326/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U326/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U326/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U325/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U325/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U325/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U330/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U330/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U327/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U327/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U327/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U328/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U328/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U328/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U332/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U332/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U332/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U333/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U333/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U333/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U334/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U334/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U334/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U339/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U339/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U339/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U329/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U329/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U329/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U346/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U346/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U346/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U350/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U350/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U350/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U351/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U351/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U351/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U352/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U352/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U352/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U353/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U353/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U353/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U341/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U341/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U341/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U340/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U340/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U340/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U345/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U345/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U345/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U342/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U342/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U342/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U343/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U343/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U343/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U347/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U347/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U347/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U348/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U348/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U348/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U349/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U349/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U349/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U354/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U354/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U354/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U344/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U344/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U344/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U287/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U287/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U290/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U290/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U291/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U291/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U291/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U292/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U292/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U292/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U293/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U293/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U293/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U281/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U281/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U280/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U280/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U285/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U285/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U282/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U282/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U283/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U283/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U286/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U286/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U288/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U288/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U289/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U289/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U289/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U294/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U294/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U294/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U284/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U284/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U361/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U361/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U361/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U365/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U365/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U365/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U366/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U366/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U366/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U367/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U367/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U367/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U368/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U368/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U368/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U356/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U356/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U356/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U355/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U355/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U355/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U360/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U360/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U360/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U357/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U357/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U357/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U358/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U358/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U358/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U362/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U362/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U362/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U363/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U363/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U363/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U364/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U364/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U364/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U369/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U369/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U369/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U359/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U359/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U359/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U436/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U436/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U436/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U440/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U440/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U440/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U441/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U441/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U441/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U442/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U442/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U442/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U443/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U443/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U443/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U431/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U431/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U431/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U430/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U430/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U430/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U435/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U435/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U435/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U432/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U432/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U432/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U433/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U433/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U433/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U439/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U439/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U439/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U437/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U437/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U437/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U438/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U438/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U438/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U444/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U444/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U444/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U434/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U434/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U434/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U421/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U421/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U421/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U425/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U425/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U425/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U426/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U426/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U426/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U427/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U427/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U427/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U428/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U428/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U428/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U416/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U416/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U416/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U415/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U415/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U415/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U420/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U420/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U420/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U417/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U417/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U417/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U418/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U418/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U418/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U424/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U424/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U424/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U422/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U422/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U422/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U423/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U423/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U423/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U429/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U429/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U429/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U419/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U419/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U419/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U530/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U530/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U530/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U532/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U532/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U532/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U533/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U533/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U533/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U410/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U410/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U410/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U411/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U411/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U411/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U412/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U412/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U412/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U413/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U413/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U413/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U401/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U401/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U401/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U400/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U400/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U400/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U405/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U405/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U405/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U407/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U407/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U407/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U409/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U409/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U409/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U414/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U414/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U414/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U404/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U404/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U404/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U545/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U545/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U545/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U547/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U547/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U547/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U548/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U548/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U548/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U680/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U680/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U680/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U681/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U681/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U681/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U682/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U682/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U682/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U664/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U664/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U664/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U665/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U665/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U665/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U666/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U666/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U666/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U667/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U667/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U667/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U656/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U656/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U656/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U655/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U655/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U655/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U660/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U660/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U660/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U657/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U657/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U657/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U662/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U662/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U662/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U663/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U663/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U663/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U668/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U668/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U668/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U659/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U659/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U659/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U649/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U649/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U649/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U650/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U650/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U650/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U651/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U651/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U651/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U652/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U652/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U652/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U641/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U641/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U641/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U640/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U640/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U640/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U645/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U645/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U645/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U642/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U642/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U642/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U647/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U647/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U647/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U648/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U648/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U648/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U653/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U653/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U653/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U644/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U644/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U644/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U217/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U217/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U231/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U232/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U233/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U233/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U556/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U556/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U556/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U559/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U559/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U559/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U560/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U560/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U560/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U561/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U561/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U561/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U563/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U563/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U563/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U551/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U551/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U551/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U550/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U550/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U550/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U555/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U555/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U555/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U552/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U552/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U552/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U557/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U557/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U557/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U558/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U558/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U558/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U564/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U564/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U564/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U554/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U554/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U554/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U575/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U575/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U575/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U576/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U576/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U576/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U578/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U578/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U578/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U635/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U635/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U635/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U636/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U636/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U636/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U637/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U637/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U637/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U276/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U276/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U277/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U277/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U278/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U278/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U395/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U395/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U395/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U396/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U396/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U396/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U397/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U397/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U397/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U398/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U398/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U398/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U386/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U386/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U386/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U385/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U385/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U385/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U390/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U390/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U390/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U392/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U392/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U392/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U394/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U394/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U394/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U399/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U399/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U399/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U389/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U389/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U389/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U605/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U605/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U605/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U606/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U606/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U606/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U607/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U607/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U607/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U590/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U590/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U590/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U591/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U591/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U591/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U593/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U593/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U593/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U380/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U380/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U380/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U381/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U381/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U381/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U382/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U382/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U382/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U383/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U383/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U383/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U371/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U371/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U371/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U370/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U370/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U375/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U375/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U375/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U377/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U377/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U377/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U379/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U379/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U379/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U384/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U384/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U384/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U374/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U374/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U374/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U117/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U586/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U586/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U586/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U589/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U589/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U589/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U581/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U581/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U581/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U580/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U580/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U580/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U585/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U585/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U585/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U582/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U582/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U582/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U583/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U583/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U583/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U592/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U592/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U592/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U242/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U242/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U242/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U245/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U246/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U246/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U247/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U247/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U248/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U248/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U248/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U241/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U241/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U237/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U237/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U237/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U238/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U238/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U240/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U240/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U257/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U257/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U260/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U260/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U261/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U261/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U262/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U262/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U263/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U263/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U256/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U256/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U256/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U252/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U252/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U252/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U253/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U253/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U253/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U255/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U255/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U255/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U264/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U264/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U264/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U254/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U254/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U601/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U601/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U601/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U604/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U604/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U604/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U596/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U596/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U596/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U595/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U595/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U595/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U600/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U600/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U600/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U597/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U597/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U597/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U598/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U598/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U598/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U608/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U608/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U608/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U272/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U272/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U275/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U275/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U271/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U271/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U271/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U267/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U267/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U268/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U268/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U268/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U270/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U270/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U279/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U279/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U269/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U269/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U269/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U571/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U571/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U571/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U574/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U574/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U574/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U566/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U566/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U566/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U565/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U565/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U565/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U570/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U570/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U570/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U567/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U567/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U567/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U568/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U568/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U568/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U577/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U577/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U577/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U616/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U616/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U616/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U619/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U619/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U619/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U620/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U620/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U620/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U621/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U621/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U621/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U622/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U622/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U622/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U611/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U611/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U611/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U610/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U610/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U610/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U615/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U615/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U615/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U612/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U612/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U612/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U613/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U613/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U613/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U623/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U623/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U623/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U617/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U617/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U617/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U618/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U618/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U618/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U624/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U624/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U624/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U614/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U614/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U614/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U631/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U631/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U631/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U634/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U634/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U634/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U630/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U630/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U630/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U627/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U627/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U627/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U628/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U628/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U628/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U638/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U638/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U638/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U639/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U639/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U639/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U629/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U629/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U629/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U227/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U227/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U230/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U226/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U222/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U223/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U224/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U224/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U209/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U194/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U541/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U541/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U541/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U544/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U544/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U544/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U540/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U540/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U540/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U537/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U537/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U537/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U538/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U538/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U538/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U546/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U546/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U546/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U542/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U542/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U542/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U543/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U543/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U543/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U549/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U549/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U549/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U539/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U539/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U539/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U676/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U676/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U676/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U679/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U679/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U679/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U675/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U675/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U675/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U672/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U672/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U672/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U673/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U673/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U673/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U684/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U684/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U684/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U526/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U526/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U526/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U529/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U529/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U529/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U525/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U525/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U525/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U522/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U522/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U522/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U523/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U523/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U523/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U531/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U531/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U531/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U527/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U527/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U527/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U528/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U528/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U528/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U511/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U511/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U511/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U514/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U514/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U514/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U510/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U510/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U510/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U507/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U507/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U507/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U508/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U508/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U508/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U516/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U516/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U516/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U512/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U512/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U512/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U513/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U513/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U513/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U519/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U519/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U519/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U509/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U509/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U509/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U496/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U496/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U496/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U499/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U499/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U499/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U495/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U495/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U495/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U492/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U492/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U492/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U493/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U493/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U493/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U500/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U500/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U500/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U481/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U481/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U481/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U484/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U484/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U484/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U480/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U480/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U480/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U477/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U477/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U477/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U478/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U478/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U478/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U485/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U485/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U485/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U466/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U466/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U466/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U469/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U469/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U469/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U465/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U465/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U465/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U462/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U462/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U462/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U463/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U463/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U463/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U470/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U470/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U470/tmp_product.
INFO: [Synth 8-3886] merging instance 'icmp_ln134_432_reg_59999_reg[0]' (FDE) to 'icmp_ln134_616_reg_61471_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_431_reg_59994_reg[0]' (FDE) to 'icmp_ln134_615_reg_61466_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_438_reg_60047_reg[0]' (FDE) to 'icmp_ln134_700_reg_62143_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_437_reg_60042_reg[0]' (FDE) to 'icmp_ln134_699_reg_62138_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_reg_59908_reg[0]' (FDE) to 'pos_223_reg_60132_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_440_reg_60063_reg[0]' (FDE) to 'icmp_ln134_728_reg_62367_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_439_reg_60058_reg[0]' (FDE) to 'icmp_ln134_727_reg_62362_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_212_reg_59956_reg[0]' (FDE) to 'pos_265_reg_60804_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_213_reg_59972_reg[0]' (FDE) to 'pos_279_reg_61028_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_214_reg_59988_reg[0]' (FDE) to 'pos_293_reg_61252_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_215_reg_60004_reg[0]' (FDE) to 'pos_307_reg_61476_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_216_reg_60020_reg[0]' (FDE) to 'pos_321_reg_61700_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_217_reg_60036_reg[0]' (FDE) to 'pos_335_reg_61924_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_442_reg_60079_reg[0]' (FDE) to 'icmp_ln134_756_reg_62591_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_441_reg_60074_reg[0]' (FDE) to 'icmp_ln134_755_reg_62586_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_218_reg_60052_reg[0]' (FDE) to 'pos_349_reg_62148_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_219_reg_60068_reg[0]' (FDE) to 'pos_363_reg_62372_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_220_reg_60084_reg[0]' (FDE) to 'pos_377_reg_62596_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_221_reg_60100_reg[0]' (FDE) to 'pos_391_reg_62820_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_222_reg_60116_reg[0]' (FDE) to 'pos_405_reg_63044_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_444_reg_60095_reg[0]' (FDE) to 'icmp_ln134_784_reg_62815_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_443_reg_60090_reg[0]' (FDE) to 'icmp_ln134_783_reg_62810_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_422_reg_59919_reg[0]' (FDE) to 'icmp_ln134_476_reg_60351_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_421_reg_59914_reg[0]' (FDE) to 'icmp_ln134_475_reg_60346_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_reg_59898_reg[0]' (FDE) to 'icmp_ln134_447_reg_60122_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_420_reg_59903_reg[0]' (FDE) to 'icmp_ln134_448_reg_60127_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_430_reg_59983_reg[0]' (FDE) to 'icmp_ln134_588_reg_61247_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_429_reg_59978_reg[0]' (FDE) to 'icmp_ln134_587_reg_61242_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_424_reg_59935_reg[0]' (FDE) to 'icmp_ln134_504_reg_60575_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_423_reg_59930_reg[0]' (FDE) to 'icmp_ln134_503_reg_60570_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_426_reg_59951_reg[0]' (FDE) to 'icmp_ln134_532_reg_60799_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_425_reg_59946_reg[0]' (FDE) to 'icmp_ln134_531_reg_60794_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_225_reg_60164_reg[0]' (FDE) to 'pos_252_reg_60596_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_434_reg_60015_reg[0]' (FDE) to 'icmp_ln134_644_reg_61695_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_433_reg_60010_reg[0]' (FDE) to 'icmp_ln134_643_reg_61690_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_227_reg_60196_reg[0]' (FDE) to 'pos_280_reg_61044_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_228_reg_60212_reg[0]' (FDE) to 'pos_294_reg_61268_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_229_reg_60228_reg[0]' (FDE) to 'pos_308_reg_61492_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_230_reg_60244_reg[0]' (FDE) to 'pos_322_reg_61716_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_232_reg_60276_reg[0]' (FDE) to 'pos_350_reg_62164_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_436_reg_60031_reg[0]' (FDE) to 'icmp_ln134_672_reg_61919_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_435_reg_60026_reg[0]' (FDE) to 'icmp_ln134_671_reg_61914_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_234_reg_60308_reg[0]' (FDE) to 'pos_378_reg_62612_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_236_reg_60340_reg[0]' (FDE) to 'pos_406_reg_63060_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_446_reg_60111_reg[0]' (FDE) to 'icmp_ln134_812_reg_63039_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_445_reg_60106_reg[0]' (FDE) to 'icmp_ln134_811_reg_63034_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_428_reg_59967_reg[0]' (FDE) to 'icmp_ln134_560_reg_61023_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_427_reg_59962_reg[0]' (FDE) to 'icmp_ln134_559_reg_61018_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_460_reg_60223_reg[0]' (FDE) to 'icmp_ln134_618_reg_61487_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_459_reg_60218_reg[0]' (FDE) to 'icmp_ln134_617_reg_61482_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_466_reg_60271_reg[0]' (FDE) to 'icmp_ln134_702_reg_62159_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_465_reg_60266_reg[0]' (FDE) to 'icmp_ln134_701_reg_62154_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_468_reg_60287_reg[0]' (FDE) to 'icmp_ln134_730_reg_62383_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_467_reg_60282_reg[0]' (FDE) to 'icmp_ln134_729_reg_62378_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_470_reg_60303_reg[0]' (FDE) to 'icmp_ln134_758_reg_62607_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_469_reg_60298_reg[0]' (FDE) to 'icmp_ln134_757_reg_62602_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_472_reg_60319_reg[0]' (FDE) to 'icmp_ln134_786_reg_62831_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_471_reg_60314_reg[0]' (FDE) to 'icmp_ln134_785_reg_62826_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_450_reg_60143_reg[0]' (FDE) to 'icmp_ln134_478_reg_60367_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_449_reg_60138_reg[0]' (FDE) to 'icmp_ln134_477_reg_60362_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_244_reg_60468_reg[0]' (FDE) to 'pos_323_reg_61732_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_246_reg_60500_reg[0]' (FDE) to 'pos_351_reg_62180_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_247_reg_60516_reg[0]' (FDE) to 'pos_365_reg_62404_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_248_reg_60532_reg[0]' (FDE) to 'pos_379_reg_62628_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_249_reg_60548_reg[0]' (FDE) to 'pos_393_reg_62852_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_250_reg_60564_reg[0]' (FDE) to 'pos_407_reg_63076_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_458_reg_60207_reg[0]' (FDE) to 'icmp_ln134_590_reg_61263_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_457_reg_60202_reg[0]' (FDE) to 'icmp_ln134_589_reg_61258_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_452_reg_60159_reg[0]' (FDE) to 'icmp_ln134_506_reg_60591_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_451_reg_60154_reg[0]' (FDE) to 'icmp_ln134_505_reg_60586_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_454_reg_60175_reg[0]' (FDE) to 'icmp_ln134_534_reg_60815_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_453_reg_60170_reg[0]' (FDE) to 'icmp_ln134_533_reg_60810_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_462_reg_60239_reg[0]' (FDE) to 'icmp_ln134_646_reg_61711_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_461_reg_60234_reg[0]' (FDE) to 'icmp_ln134_645_reg_61706_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_464_reg_60255_reg[0]' (FDE) to 'icmp_ln134_674_reg_61935_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_463_reg_60250_reg[0]' (FDE) to 'icmp_ln134_673_reg_61930_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_255_reg_60644_reg[0]' (FDE) to 'pos_282_reg_61076_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_256_reg_60660_reg[0]' (FDE) to 'pos_296_reg_61300_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_474_reg_60335_reg[0]' (FDE) to 'icmp_ln134_814_reg_63055_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_473_reg_60330_reg[0]' (FDE) to 'icmp_ln134_813_reg_63050_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_257_reg_60676_reg[0]' (FDE) to 'pos_310_reg_61524_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_259_reg_60708_reg[0]' (FDE) to 'pos_338_reg_61972_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_260_reg_60724_reg[0]' (FDE) to 'pos_352_reg_62196_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_456_reg_60191_reg[0]' (FDE) to 'icmp_ln134_562_reg_61039_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_455_reg_60186_reg[0]' (FDE) to 'icmp_ln134_561_reg_61034_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_262_reg_60756_reg[0]' (FDE) to 'pos_380_reg_62644_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_263_reg_60772_reg[0]' (FDE) to 'pos_394_reg_62868_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_264_reg_60788_reg[0]' (FDE) to 'pos_408_reg_63092_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_488_reg_60447_reg[0]' (FDE) to 'icmp_ln134_620_reg_61503_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_487_reg_60442_reg[0]' (FDE) to 'icmp_ln134_619_reg_61498_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_494_reg_60495_reg[0]' (FDE) to 'icmp_ln134_704_reg_62175_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_493_reg_60490_reg[0]' (FDE) to 'icmp_ln134_703_reg_62170_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_496_reg_60511_reg[0]' (FDE) to 'icmp_ln134_732_reg_62399_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_495_reg_60506_reg[0]' (FDE) to 'icmp_ln134_731_reg_62394_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_498_reg_60527_reg[0]' (FDE) to 'icmp_ln134_760_reg_62623_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_497_reg_60522_reg[0]' (FDE) to 'icmp_ln134_759_reg_62618_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_500_reg_60543_reg[0]' (FDE) to 'icmp_ln134_788_reg_62847_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_499_reg_60538_reg[0]' (FDE) to 'icmp_ln134_787_reg_62842_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_269_reg_60868_reg[0]' (FDE) to 'pos_283_reg_61092_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_270_reg_60884_reg[0]' (FDE) to 'pos_297_reg_61316_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_561_reg_108997_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q315_reg is absorbed into DSP tmp_561_reg_108997_reg.
DSP Report: register tmp_561_reg_108997_reg is absorbed into DSP tmp_561_reg_108997_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1045/tmp_product is absorbed into DSP tmp_561_reg_108997_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15433_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15433_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_563_reg_109007_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q313_reg is absorbed into DSP tmp_563_reg_109007_reg.
DSP Report: register tmp_563_reg_109007_reg is absorbed into DSP tmp_563_reg_109007_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1046/tmp_product is absorbed into DSP tmp_563_reg_109007_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15438_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15438_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_565_reg_109017_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q311_reg is absorbed into DSP tmp_565_reg_109017_reg.
DSP Report: register tmp_565_reg_109017_reg is absorbed into DSP tmp_565_reg_109017_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1047/tmp_product is absorbed into DSP tmp_565_reg_109017_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15443_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15443_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_8_reg_106327_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q831_reg is absorbed into DSP tmp_8_reg_106327_reg.
DSP Report: register tmp_8_reg_106327_reg is absorbed into DSP tmp_8_reg_106327_reg.
DSP Report: operator mul_16s_15s_26_1_1_U769/tmp_product is absorbed into DSP tmp_8_reg_106327_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14143_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_531_reg_108852_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q343_reg is absorbed into DSP tmp_531_reg_108852_reg.
DSP Report: register tmp_531_reg_108852_reg is absorbed into DSP tmp_531_reg_108852_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1030/tmp_product is absorbed into DSP tmp_531_reg_108852_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15363_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15363_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_533_reg_108862_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q341_reg is absorbed into DSP tmp_533_reg_108862_reg.
DSP Report: register tmp_533_reg_108862_reg is absorbed into DSP tmp_533_reg_108862_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1031/tmp_product is absorbed into DSP tmp_533_reg_108862_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15368_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15368_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_535_reg_108872_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q339_reg is absorbed into DSP tmp_535_reg_108872_reg.
DSP Report: register tmp_535_reg_108872_reg is absorbed into DSP tmp_535_reg_108872_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1032/tmp_product is absorbed into DSP tmp_535_reg_108872_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15373_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15373_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_309_reg_107782_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_309_reg_107782_reg is absorbed into DSP tmp_309_reg_107782_reg.
DSP Report: operator mul_16s_14s_26_1_1_U919/tmp_product is absorbed into DSP tmp_309_reg_107782_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_339_reg_107927_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_339_reg_107927_reg is absorbed into DSP tmp_339_reg_107927_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U934/tmp_product is absorbed into DSP tmp_339_reg_107927_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_829_reg_110297_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q63_reg is absorbed into DSP tmp_829_reg_110297_reg.
DSP Report: register tmp_829_reg_110297_reg is absorbed into DSP tmp_829_reg_110297_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1179/tmp_product is absorbed into DSP tmp_829_reg_110297_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16063_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16063_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_831_reg_110307_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q61_reg is absorbed into DSP tmp_831_reg_110307_reg.
DSP Report: register tmp_831_reg_110307_reg is absorbed into DSP tmp_831_reg_110307_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1180/tmp_product is absorbed into DSP tmp_831_reg_110307_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16068_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16068_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_833_reg_110317_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q59_reg is absorbed into DSP tmp_833_reg_110317_reg.
DSP Report: register tmp_833_reg_110317_reg is absorbed into DSP tmp_833_reg_110317_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1181/tmp_product is absorbed into DSP tmp_833_reg_110317_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16073_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16073_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_793_reg_110122_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q97_reg is absorbed into DSP tmp_793_reg_110122_reg.
DSP Report: register tmp_793_reg_110122_reg is absorbed into DSP tmp_793_reg_110122_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1161/tmp_product is absorbed into DSP tmp_793_reg_110122_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15978_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15978_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_785_reg_110082_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q105_reg is absorbed into DSP tmp_785_reg_110082_reg.
DSP Report: register tmp_785_reg_110082_reg is absorbed into DSP tmp_785_reg_110082_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1157/tmp_product is absorbed into DSP tmp_785_reg_110082_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15958_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15958_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_805_reg_110182_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_805_reg_110182_reg is absorbed into DSP tmp_805_reg_110182_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1167/tmp_product is absorbed into DSP tmp_805_reg_110182_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_9_reg_106307_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q835_reg is absorbed into DSP tmp_9_reg_106307_reg.
DSP Report: register tmp_9_reg_106307_reg is absorbed into DSP tmp_9_reg_106307_reg.
DSP Report: operator mul_16s_15s_26_1_1_U767/tmp_product is absorbed into DSP tmp_9_reg_106307_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_13_reg_106347_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q827_reg is absorbed into DSP tmp_13_reg_106347_reg.
DSP Report: register tmp_13_reg_106347_reg is absorbed into DSP tmp_13_reg_106347_reg.
DSP Report: operator mul_16s_15s_26_1_1_U771/tmp_product is absorbed into DSP tmp_13_reg_106347_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14153_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14153_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_43_reg_106492_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q799_reg is absorbed into DSP tmp_43_reg_106492_reg.
DSP Report: register tmp_43_reg_106492_reg is absorbed into DSP tmp_43_reg_106492_reg.
DSP Report: operator mul_16s_15s_26_1_1_U786/tmp_product is absorbed into DSP tmp_43_reg_106492_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14223_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14223_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_53_reg_106542_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q789_reg is absorbed into DSP tmp_53_reg_106542_reg.
DSP Report: register tmp_53_reg_106542_reg is absorbed into DSP tmp_53_reg_106542_reg.
DSP Report: operator mul_16s_15s_26_1_1_U791/tmp_product is absorbed into DSP tmp_53_reg_106542_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14248_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14248_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_59_reg_106572_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q783_reg is absorbed into DSP tmp_59_reg_106572_reg.
DSP Report: register tmp_59_reg_106572_reg is absorbed into DSP tmp_59_reg_106572_reg.
DSP Report: operator mul_16s_15s_26_1_1_U794/tmp_product is absorbed into DSP tmp_59_reg_106572_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14263_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14263_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_65_reg_106597_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q779_reg is absorbed into DSP tmp_65_reg_106597_reg.
DSP Report: register tmp_65_reg_106597_reg is absorbed into DSP tmp_65_reg_106597_reg.
DSP Report: operator mul_16s_15s_26_1_1_U797/tmp_product is absorbed into DSP tmp_65_reg_106597_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14273_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14273_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_71_reg_106627_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q773_reg is absorbed into DSP tmp_71_reg_106627_reg.
DSP Report: register tmp_71_reg_106627_reg is absorbed into DSP tmp_71_reg_106627_reg.
DSP Report: operator mul_16s_15s_26_1_1_U800/tmp_product is absorbed into DSP tmp_71_reg_106627_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14288_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14288_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_95_reg_106742_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q751_reg is absorbed into DSP tmp_95_reg_106742_reg.
DSP Report: register tmp_95_reg_106742_reg is absorbed into DSP tmp_95_reg_106742_reg.
DSP Report: operator mul_16s_15s_26_1_1_U812/tmp_product is absorbed into DSP tmp_95_reg_106742_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14343_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14343_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_119_reg_106862_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q727_reg is absorbed into DSP tmp_119_reg_106862_reg.
DSP Report: register tmp_119_reg_106862_reg is absorbed into DSP tmp_119_reg_106862_reg.
DSP Report: operator mul_16s_15s_26_1_1_U824/tmp_product is absorbed into DSP tmp_119_reg_106862_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14403_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14403_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_125_reg_106887_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q723_reg is absorbed into DSP tmp_125_reg_106887_reg.
DSP Report: register tmp_125_reg_106887_reg is absorbed into DSP tmp_125_reg_106887_reg.
DSP Report: operator mul_16s_15s_26_1_1_U827/tmp_product is absorbed into DSP tmp_125_reg_106887_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14413_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14413_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_131_reg_106917_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q717_reg is absorbed into DSP tmp_131_reg_106917_reg.
DSP Report: register tmp_131_reg_106917_reg is absorbed into DSP tmp_131_reg_106917_reg.
DSP Report: operator mul_16s_15s_26_1_1_U830/tmp_product is absorbed into DSP tmp_131_reg_106917_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14428_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14428_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_139_reg_106957_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q709_reg is absorbed into DSP tmp_139_reg_106957_reg.
DSP Report: register tmp_139_reg_106957_reg is absorbed into DSP tmp_139_reg_106957_reg.
DSP Report: operator mul_16s_15s_26_1_1_U834/tmp_product is absorbed into DSP tmp_139_reg_106957_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14448_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14448_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_155_reg_107032_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q695_reg is absorbed into DSP tmp_155_reg_107032_reg.
DSP Report: register tmp_155_reg_107032_reg is absorbed into DSP tmp_155_reg_107032_reg.
DSP Report: operator mul_16s_15s_26_1_1_U842/tmp_product is absorbed into DSP tmp_155_reg_107032_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14483_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14483_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_161_reg_107062_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q689_reg is absorbed into DSP tmp_161_reg_107062_reg.
DSP Report: register tmp_161_reg_107062_reg is absorbed into DSP tmp_161_reg_107062_reg.
DSP Report: operator mul_16s_15s_26_1_1_U845/tmp_product is absorbed into DSP tmp_161_reg_107062_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14498_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14498_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_169_reg_107102_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q681_reg is absorbed into DSP tmp_169_reg_107102_reg.
DSP Report: register tmp_169_reg_107102_reg is absorbed into DSP tmp_169_reg_107102_reg.
DSP Report: operator mul_16s_15s_26_1_1_U849/tmp_product is absorbed into DSP tmp_169_reg_107102_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14518_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14518_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_189_reg_107197_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q663_reg is absorbed into DSP tmp_189_reg_107197_reg.
DSP Report: register tmp_189_reg_107197_reg is absorbed into DSP tmp_189_reg_107197_reg.
DSP Report: operator mul_16s_15s_26_1_1_U859/tmp_product is absorbed into DSP tmp_189_reg_107197_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14563_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14563_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_191_reg_107207_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q661_reg is absorbed into DSP tmp_191_reg_107207_reg.
DSP Report: register tmp_191_reg_107207_reg is absorbed into DSP tmp_191_reg_107207_reg.
DSP Report: operator mul_16s_15s_26_1_1_U860/tmp_product is absorbed into DSP tmp_191_reg_107207_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14568_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14568_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_199_reg_107247_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q653_reg is absorbed into DSP tmp_199_reg_107247_reg.
DSP Report: register tmp_199_reg_107247_reg is absorbed into DSP tmp_199_reg_107247_reg.
DSP Report: operator mul_16s_15s_26_1_1_U864/tmp_product is absorbed into DSP tmp_199_reg_107247_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14588_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14588_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_219_reg_107342_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q635_reg is absorbed into DSP tmp_219_reg_107342_reg.
DSP Report: register tmp_219_reg_107342_reg is absorbed into DSP tmp_219_reg_107342_reg.
DSP Report: operator mul_16s_15s_26_1_1_U874/tmp_product is absorbed into DSP tmp_219_reg_107342_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14633_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14633_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_221_reg_107352_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q633_reg is absorbed into DSP tmp_221_reg_107352_reg.
DSP Report: register tmp_221_reg_107352_reg is absorbed into DSP tmp_221_reg_107352_reg.
DSP Report: operator mul_16s_15s_26_1_1_U875/tmp_product is absorbed into DSP tmp_221_reg_107352_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14638_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14638_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_229_reg_107392_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q625_reg is absorbed into DSP tmp_229_reg_107392_reg.
DSP Report: register tmp_229_reg_107392_reg is absorbed into DSP tmp_229_reg_107392_reg.
DSP Report: operator mul_16s_15s_26_1_1_U879/tmp_product is absorbed into DSP tmp_229_reg_107392_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14658_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14658_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_231_reg_107402_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q623_reg is absorbed into DSP tmp_231_reg_107402_reg.
DSP Report: register tmp_231_reg_107402_reg is absorbed into DSP tmp_231_reg_107402_reg.
DSP Report: operator mul_16s_15s_26_1_1_U880/tmp_product is absorbed into DSP tmp_231_reg_107402_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14663_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14663_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_233_reg_107412_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q621_reg is absorbed into DSP tmp_233_reg_107412_reg.
DSP Report: register tmp_233_reg_107412_reg is absorbed into DSP tmp_233_reg_107412_reg.
DSP Report: operator mul_16s_15s_26_1_1_U881/tmp_product is absorbed into DSP tmp_233_reg_107412_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14668_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14668_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_251_reg_107497_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q605_reg is absorbed into DSP tmp_251_reg_107497_reg.
DSP Report: register tmp_251_reg_107497_reg is absorbed into DSP tmp_251_reg_107497_reg.
DSP Report: operator mul_16s_15s_26_1_1_U890/tmp_product is absorbed into DSP tmp_251_reg_107497_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14708_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14708_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_259_reg_107537_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q597_reg is absorbed into DSP tmp_259_reg_107537_reg.
DSP Report: register tmp_259_reg_107537_reg is absorbed into DSP tmp_259_reg_107537_reg.
DSP Report: operator mul_16s_15s_26_1_1_U894/tmp_product is absorbed into DSP tmp_259_reg_107537_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14728_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14728_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_269_reg_107587_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q587_reg is absorbed into DSP tmp_269_reg_107587_reg.
DSP Report: register tmp_269_reg_107587_reg is absorbed into DSP tmp_269_reg_107587_reg.
DSP Report: operator mul_16s_15s_26_1_1_U899/tmp_product is absorbed into DSP tmp_269_reg_107587_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14753_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14753_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_275_reg_107617_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q581_reg is absorbed into DSP tmp_275_reg_107617_reg.
DSP Report: register tmp_275_reg_107617_reg is absorbed into DSP tmp_275_reg_107617_reg.
DSP Report: operator mul_16s_15s_26_1_1_U902/tmp_product is absorbed into DSP tmp_275_reg_107617_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14768_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14768_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_281_reg_107642_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q577_reg is absorbed into DSP tmp_281_reg_107642_reg.
DSP Report: register tmp_281_reg_107642_reg is absorbed into DSP tmp_281_reg_107642_reg.
DSP Report: operator mul_16s_15s_26_1_1_U905/tmp_product is absorbed into DSP tmp_281_reg_107642_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14778_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14778_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_283_reg_107652_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q575_reg is absorbed into DSP tmp_283_reg_107652_reg.
DSP Report: register tmp_283_reg_107652_reg is absorbed into DSP tmp_283_reg_107652_reg.
DSP Report: operator mul_16s_15s_26_1_1_U906/tmp_product is absorbed into DSP tmp_283_reg_107652_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14783_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14783_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_289_reg_107682_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q569_reg is absorbed into DSP tmp_289_reg_107682_reg.
DSP Report: register tmp_289_reg_107682_reg is absorbed into DSP tmp_289_reg_107682_reg.
DSP Report: operator mul_16s_15s_26_1_1_U909/tmp_product is absorbed into DSP tmp_289_reg_107682_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14798_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14798_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_299_reg_107732_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q559_reg is absorbed into DSP tmp_299_reg_107732_reg.
DSP Report: register tmp_299_reg_107732_reg is absorbed into DSP tmp_299_reg_107732_reg.
DSP Report: operator mul_16s_15s_26_1_1_U914/tmp_product is absorbed into DSP tmp_299_reg_107732_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14823_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14823_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_769_reg_110007_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q119_reg is absorbed into DSP tmp_769_reg_110007_reg.
DSP Report: register tmp_769_reg_110007_reg is absorbed into DSP tmp_769_reg_110007_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1149/tmp_product is absorbed into DSP tmp_769_reg_110007_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15923_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15923_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_771_reg_110017_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q117_reg is absorbed into DSP tmp_771_reg_110017_reg.
DSP Report: register tmp_771_reg_110017_reg is absorbed into DSP tmp_771_reg_110017_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1150/tmp_product is absorbed into DSP tmp_771_reg_110017_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15928_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15928_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_775_reg_110032_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q115_reg is absorbed into DSP tmp_775_reg_110032_reg.
DSP Report: register tmp_775_reg_110032_reg is absorbed into DSP tmp_775_reg_110032_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1152/tmp_product is absorbed into DSP tmp_775_reg_110032_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15933_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15933_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_305_reg_107762_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q553_reg is absorbed into DSP tmp_305_reg_107762_reg.
DSP Report: register tmp_305_reg_107762_reg is absorbed into DSP tmp_305_reg_107762_reg.
DSP Report: operator mul_16s_15s_26_1_1_U917/tmp_product is absorbed into DSP tmp_305_reg_107762_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14838_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14838_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_311_reg_107787_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q549_reg is absorbed into DSP tmp_311_reg_107787_reg.
DSP Report: register tmp_311_reg_107787_reg is absorbed into DSP tmp_311_reg_107787_reg.
DSP Report: operator mul_16s_15s_26_1_1_U920/tmp_product is absorbed into DSP tmp_311_reg_107787_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14848_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14848_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_313_reg_107797_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q547_reg is absorbed into DSP tmp_313_reg_107797_reg.
DSP Report: register tmp_313_reg_107797_reg is absorbed into DSP tmp_313_reg_107797_reg.
DSP Report: operator mul_16s_15s_26_1_1_U921/tmp_product is absorbed into DSP tmp_313_reg_107797_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14853_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14853_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_319_reg_107827_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q541_reg is absorbed into DSP tmp_319_reg_107827_reg.
DSP Report: register tmp_319_reg_107827_reg is absorbed into DSP tmp_319_reg_107827_reg.
DSP Report: operator mul_16s_15s_26_1_1_U924/tmp_product is absorbed into DSP tmp_319_reg_107827_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14868_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14868_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_341_reg_107932_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q521_reg is absorbed into DSP tmp_341_reg_107932_reg.
DSP Report: register tmp_341_reg_107932_reg is absorbed into DSP tmp_341_reg_107932_reg.
DSP Report: operator mul_16s_15s_26_1_1_U935/tmp_product is absorbed into DSP tmp_341_reg_107932_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14918_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14918_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_343_reg_107942_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q519_reg is absorbed into DSP tmp_343_reg_107942_reg.
DSP Report: register tmp_343_reg_107942_reg is absorbed into DSP tmp_343_reg_107942_reg.
DSP Report: operator mul_16s_15s_26_1_1_U936/tmp_product is absorbed into DSP tmp_343_reg_107942_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14923_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14923_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_349_reg_107972_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q513_reg is absorbed into DSP tmp_349_reg_107972_reg.
DSP Report: register tmp_349_reg_107972_reg is absorbed into DSP tmp_349_reg_107972_reg.
DSP Report: operator mul_16s_15s_26_1_1_U939/tmp_product is absorbed into DSP tmp_349_reg_107972_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14938_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14938_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_425_reg_108342_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q441_reg is absorbed into DSP tmp_425_reg_108342_reg.
DSP Report: register tmp_425_reg_108342_reg is absorbed into DSP tmp_425_reg_108342_reg.
DSP Report: operator mul_16s_15s_26_1_1_U977/tmp_product is absorbed into DSP tmp_425_reg_108342_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15118_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15118_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_431_reg_108372_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q435_reg is absorbed into DSP tmp_431_reg_108372_reg.
DSP Report: register tmp_431_reg_108372_reg is absorbed into DSP tmp_431_reg_108372_reg.
DSP Report: operator mul_16s_15s_26_1_1_U980/tmp_product is absorbed into DSP tmp_431_reg_108372_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_439_reg_108407_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q429_reg is absorbed into DSP tmp_439_reg_108407_reg.
DSP Report: register tmp_439_reg_108407_reg is absorbed into DSP tmp_439_reg_108407_reg.
DSP Report: operator mul_16s_15s_26_1_1_U984/tmp_product is absorbed into DSP tmp_439_reg_108407_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15148_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15148_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_455_reg_108487_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q413_reg is absorbed into DSP tmp_455_reg_108487_reg.
DSP Report: register tmp_455_reg_108487_reg is absorbed into DSP tmp_455_reg_108487_reg.
DSP Report: operator mul_16s_15s_26_1_1_U992/tmp_product is absorbed into DSP tmp_455_reg_108487_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15188_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15188_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_479_reg_108602_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q391_reg is absorbed into DSP tmp_479_reg_108602_reg.
DSP Report: register tmp_479_reg_108602_reg is absorbed into DSP tmp_479_reg_108602_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1004/tmp_product is absorbed into DSP tmp_479_reg_108602_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15243_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15243_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_505_reg_108727_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q367_reg is absorbed into DSP tmp_505_reg_108727_reg.
DSP Report: register tmp_505_reg_108727_reg is absorbed into DSP tmp_505_reg_108727_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1017/tmp_product is absorbed into DSP tmp_505_reg_108727_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15303_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15303_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_509_reg_108747_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q363_reg is absorbed into DSP tmp_509_reg_108747_reg.
DSP Report: register tmp_509_reg_108747_reg is absorbed into DSP tmp_509_reg_108747_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1019/tmp_product is absorbed into DSP tmp_509_reg_108747_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15313_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15313_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_515_reg_108777_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q357_reg is absorbed into DSP tmp_515_reg_108777_reg.
DSP Report: register tmp_515_reg_108777_reg is absorbed into DSP tmp_515_reg_108777_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1022/tmp_product is absorbed into DSP tmp_515_reg_108777_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15328_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15328_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_519_reg_108797_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q353_reg is absorbed into DSP tmp_519_reg_108797_reg.
DSP Report: register tmp_519_reg_108797_reg is absorbed into DSP tmp_519_reg_108797_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1024/tmp_product is absorbed into DSP tmp_519_reg_108797_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15338_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15338_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_521_reg_108807_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q351_reg is absorbed into DSP tmp_521_reg_108807_reg.
DSP Report: register tmp_521_reg_108807_reg is absorbed into DSP tmp_521_reg_108807_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1025/tmp_product is absorbed into DSP tmp_521_reg_108807_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15343_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15343_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_529_reg_108842_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q345_reg is absorbed into DSP tmp_529_reg_108842_reg.
DSP Report: register tmp_529_reg_108842_reg is absorbed into DSP tmp_529_reg_108842_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1029/tmp_product is absorbed into DSP tmp_529_reg_108842_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15358_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15358_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_549_reg_108942_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q325_reg is absorbed into DSP tmp_549_reg_108942_reg.
DSP Report: register tmp_549_reg_108942_reg is absorbed into DSP tmp_549_reg_108942_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1039/tmp_product is absorbed into DSP tmp_549_reg_108942_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15408_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15408_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_553_reg_108962_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q321_reg is absorbed into DSP tmp_553_reg_108962_reg.
DSP Report: register tmp_553_reg_108962_reg is absorbed into DSP tmp_553_reg_108962_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1041/tmp_product is absorbed into DSP tmp_553_reg_108962_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15418_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15418_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_559_reg_108987_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q317_reg is absorbed into DSP tmp_559_reg_108987_reg.
DSP Report: register tmp_559_reg_108987_reg is absorbed into DSP tmp_559_reg_108987_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1044/tmp_product is absorbed into DSP tmp_559_reg_108987_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15428_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15428_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_569_reg_109037_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q307_reg is absorbed into DSP tmp_569_reg_109037_reg.
DSP Report: register tmp_569_reg_109037_reg is absorbed into DSP tmp_569_reg_109037_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1049/tmp_product is absorbed into DSP tmp_569_reg_109037_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15453_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15453_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_575_reg_109067_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q301_reg is absorbed into DSP tmp_575_reg_109067_reg.
DSP Report: register tmp_575_reg_109067_reg is absorbed into DSP tmp_575_reg_109067_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1052/tmp_product is absorbed into DSP tmp_575_reg_109067_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15468_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15468_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_579_reg_109087_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q297_reg is absorbed into DSP tmp_579_reg_109087_reg.
DSP Report: register tmp_579_reg_109087_reg is absorbed into DSP tmp_579_reg_109087_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1054/tmp_product is absorbed into DSP tmp_579_reg_109087_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15478_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15478_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_581_reg_109097_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q295_reg is absorbed into DSP tmp_581_reg_109097_reg.
DSP Report: register tmp_581_reg_109097_reg is absorbed into DSP tmp_581_reg_109097_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1055/tmp_product is absorbed into DSP tmp_581_reg_109097_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15483_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15483_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_583_reg_109107_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q293_reg is absorbed into DSP tmp_583_reg_109107_reg.
DSP Report: register tmp_583_reg_109107_reg is absorbed into DSP tmp_583_reg_109107_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1056/tmp_product is absorbed into DSP tmp_583_reg_109107_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15488_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15488_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_589_reg_109132_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q289_reg is absorbed into DSP tmp_589_reg_109132_reg.
DSP Report: register tmp_589_reg_109132_reg is absorbed into DSP tmp_589_reg_109132_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1059/tmp_product is absorbed into DSP tmp_589_reg_109132_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15498_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15498_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_599_reg_109182_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q279_reg is absorbed into DSP tmp_599_reg_109182_reg.
DSP Report: register tmp_599_reg_109182_reg is absorbed into DSP tmp_599_reg_109182_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1064/tmp_product is absorbed into DSP tmp_599_reg_109182_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15523_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15523_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_629_reg_109327_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q251_reg is absorbed into DSP tmp_629_reg_109327_reg.
DSP Report: register tmp_629_reg_109327_reg is absorbed into DSP tmp_629_reg_109327_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1079/tmp_product is absorbed into DSP tmp_629_reg_109327_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15593_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15593_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_669_reg_109522_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q213_reg is absorbed into DSP tmp_669_reg_109522_reg.
DSP Report: register tmp_669_reg_109522_reg is absorbed into DSP tmp_669_reg_109522_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1099/tmp_product is absorbed into DSP tmp_669_reg_109522_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15688_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15688_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_671_reg_109532_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q211_reg is absorbed into DSP tmp_671_reg_109532_reg.
DSP Report: register tmp_671_reg_109532_reg is absorbed into DSP tmp_671_reg_109532_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1100/tmp_product is absorbed into DSP tmp_671_reg_109532_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15693_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15693_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_679_reg_109572_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q203_reg is absorbed into DSP tmp_679_reg_109572_reg.
DSP Report: register tmp_679_reg_109572_reg is absorbed into DSP tmp_679_reg_109572_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1104/tmp_product is absorbed into DSP tmp_679_reg_109572_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15713_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15713_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_683_reg_109587_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q201_reg is absorbed into DSP tmp_683_reg_109587_reg.
DSP Report: register tmp_683_reg_109587_reg is absorbed into DSP tmp_683_reg_109587_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1106/tmp_product is absorbed into DSP tmp_683_reg_109587_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15718_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15718_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_685_reg_109597_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q199_reg is absorbed into DSP tmp_685_reg_109597_reg.
DSP Report: register tmp_685_reg_109597_reg is absorbed into DSP tmp_685_reg_109597_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1107/tmp_product is absorbed into DSP tmp_685_reg_109597_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15723_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15723_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_689_reg_109617_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q195_reg is absorbed into DSP tmp_689_reg_109617_reg.
DSP Report: register tmp_689_reg_109617_reg is absorbed into DSP tmp_689_reg_109617_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1109/tmp_product is absorbed into DSP tmp_689_reg_109617_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15733_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15733_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_695_reg_109647_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q189_reg is absorbed into DSP tmp_695_reg_109647_reg.
DSP Report: register tmp_695_reg_109647_reg is absorbed into DSP tmp_695_reg_109647_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1112/tmp_product is absorbed into DSP tmp_695_reg_109647_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15748_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15748_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_699_reg_109667_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q185_reg is absorbed into DSP tmp_699_reg_109667_reg.
DSP Report: register tmp_699_reg_109667_reg is absorbed into DSP tmp_699_reg_109667_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1114/tmp_product is absorbed into DSP tmp_699_reg_109667_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15758_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15758_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_701_reg_109677_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q183_reg is absorbed into DSP tmp_701_reg_109677_reg.
DSP Report: register tmp_701_reg_109677_reg is absorbed into DSP tmp_701_reg_109677_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1115/tmp_product is absorbed into DSP tmp_701_reg_109677_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15763_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15763_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_725_reg_109792_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q161_reg is absorbed into DSP tmp_725_reg_109792_reg.
DSP Report: register tmp_725_reg_109792_reg is absorbed into DSP tmp_725_reg_109792_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1127/tmp_product is absorbed into DSP tmp_725_reg_109792_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15818_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15818_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_729_reg_109812_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q157_reg is absorbed into DSP tmp_729_reg_109812_reg.
DSP Report: register tmp_729_reg_109812_reg is absorbed into DSP tmp_729_reg_109812_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1129/tmp_product is absorbed into DSP tmp_729_reg_109812_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15828_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15828_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_731_reg_109822_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q155_reg is absorbed into DSP tmp_731_reg_109822_reg.
DSP Report: register tmp_731_reg_109822_reg is absorbed into DSP tmp_731_reg_109822_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1130/tmp_product is absorbed into DSP tmp_731_reg_109822_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15833_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15833_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_733_reg_109832_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q153_reg is absorbed into DSP tmp_733_reg_109832_reg.
DSP Report: register tmp_733_reg_109832_reg is absorbed into DSP tmp_733_reg_109832_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1131/tmp_product is absorbed into DSP tmp_733_reg_109832_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15838_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15838_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_749_reg_109907_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q139_reg is absorbed into DSP tmp_749_reg_109907_reg.
DSP Report: register tmp_749_reg_109907_reg is absorbed into DSP tmp_749_reg_109907_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1139/tmp_product is absorbed into DSP tmp_749_reg_109907_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15873_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15873_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_755_reg_109937_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q133_reg is absorbed into DSP tmp_755_reg_109937_reg.
DSP Report: register tmp_755_reg_109937_reg is absorbed into DSP tmp_755_reg_109937_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1142/tmp_product is absorbed into DSP tmp_755_reg_109937_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15888_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15888_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_759_reg_109957_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q129_reg is absorbed into DSP tmp_759_reg_109957_reg.
DSP Report: register tmp_759_reg_109957_reg is absorbed into DSP tmp_759_reg_109957_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1144/tmp_product is absorbed into DSP tmp_759_reg_109957_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15898_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15898_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_761_reg_109967_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q127_reg is absorbed into DSP tmp_761_reg_109967_reg.
DSP Report: register tmp_761_reg_109967_reg is absorbed into DSP tmp_761_reg_109967_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1145/tmp_product is absorbed into DSP tmp_761_reg_109967_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15903_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15903_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_763_reg_109977_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q125_reg is absorbed into DSP tmp_763_reg_109977_reg.
DSP Report: register tmp_763_reg_109977_reg is absorbed into DSP tmp_763_reg_109977_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1146/tmp_product is absorbed into DSP tmp_763_reg_109977_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15908_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15908_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_791_reg_110112_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q99_reg is absorbed into DSP tmp_791_reg_110112_reg.
DSP Report: register tmp_791_reg_110112_reg is absorbed into DSP tmp_791_reg_110112_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1160/tmp_product is absorbed into DSP tmp_791_reg_110112_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15973_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15973_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_801_reg_110162_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q89_reg is absorbed into DSP tmp_801_reg_110162_reg.
DSP Report: register tmp_801_reg_110162_reg is absorbed into DSP tmp_801_reg_110162_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1165/tmp_product is absorbed into DSP tmp_801_reg_110162_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15998_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15998_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_803_reg_110172_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q87_reg is absorbed into DSP tmp_803_reg_110172_reg.
DSP Report: register tmp_803_reg_110172_reg is absorbed into DSP tmp_803_reg_110172_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1166/tmp_product is absorbed into DSP tmp_803_reg_110172_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16003_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16003_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_815_reg_110227_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q77_reg is absorbed into DSP tmp_815_reg_110227_reg.
DSP Report: register tmp_815_reg_110227_reg is absorbed into DSP tmp_815_reg_110227_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1172/tmp_product is absorbed into DSP tmp_815_reg_110227_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16028_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16028_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_823_reg_110267_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q69_reg is absorbed into DSP tmp_823_reg_110267_reg.
DSP Report: register tmp_823_reg_110267_reg is absorbed into DSP tmp_823_reg_110267_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1176/tmp_product is absorbed into DSP tmp_823_reg_110267_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16048_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16048_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_839_reg_110342_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q55_reg is absorbed into DSP tmp_839_reg_110342_reg.
DSP Report: register tmp_839_reg_110342_reg is absorbed into DSP tmp_839_reg_110342_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1184/tmp_product is absorbed into DSP tmp_839_reg_110342_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_845_reg_110372_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q49_reg is absorbed into DSP tmp_845_reg_110372_reg.
DSP Report: register tmp_845_reg_110372_reg is absorbed into DSP tmp_845_reg_110372_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1187/tmp_product is absorbed into DSP tmp_845_reg_110372_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16098_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16098_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_851_reg_110402_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q43_reg is absorbed into DSP tmp_851_reg_110402_reg.
DSP Report: register tmp_851_reg_110402_reg is absorbed into DSP tmp_851_reg_110402_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1190/tmp_product is absorbed into DSP tmp_851_reg_110402_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16113_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16113_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_853_reg_110412_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q41_reg is absorbed into DSP tmp_853_reg_110412_reg.
DSP Report: register tmp_853_reg_110412_reg is absorbed into DSP tmp_853_reg_110412_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1191/tmp_product is absorbed into DSP tmp_853_reg_110412_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16118_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16118_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_861_reg_110452_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q33_reg is absorbed into DSP tmp_861_reg_110452_reg.
DSP Report: register tmp_861_reg_110452_reg is absorbed into DSP tmp_861_reg_110452_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1195/tmp_product is absorbed into DSP tmp_861_reg_110452_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_863_reg_110462_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q31_reg is absorbed into DSP tmp_863_reg_110462_reg.
DSP Report: register tmp_863_reg_110462_reg is absorbed into DSP tmp_863_reg_110462_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1196/tmp_product is absorbed into DSP tmp_863_reg_110462_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16143_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16143_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_881_reg_110547_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q15_reg is absorbed into DSP tmp_881_reg_110547_reg.
DSP Report: register tmp_881_reg_110547_reg is absorbed into DSP tmp_881_reg_110547_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1205/tmp_product is absorbed into DSP tmp_881_reg_110547_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16183_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16183_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_739_reg_109862_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q147_reg is absorbed into DSP tmp_739_reg_109862_reg.
DSP Report: register tmp_739_reg_109862_reg is absorbed into DSP tmp_739_reg_109862_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1134/tmp_product is absorbed into DSP tmp_739_reg_109862_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15853_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15853_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_741_reg_109872_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q145_reg is absorbed into DSP tmp_741_reg_109872_reg.
DSP Report: register tmp_741_reg_109872_reg is absorbed into DSP tmp_741_reg_109872_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1135/tmp_product is absorbed into DSP tmp_741_reg_109872_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15858_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15858_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_745_reg_109887_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q143_reg is absorbed into DSP tmp_745_reg_109887_reg.
DSP Report: register tmp_745_reg_109887_reg is absorbed into DSP tmp_745_reg_109887_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1137/tmp_product is absorbed into DSP tmp_745_reg_109887_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15863_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15863_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_789_reg_110102_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q101_reg is absorbed into DSP tmp_789_reg_110102_reg.
DSP Report: register tmp_789_reg_110102_reg is absorbed into DSP tmp_789_reg_110102_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1159/tmp_product is absorbed into DSP tmp_789_reg_110102_reg.
DSP Report: Generating DSP tmp_703_reg_109687_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q181_reg is absorbed into DSP tmp_703_reg_109687_reg.
DSP Report: register tmp_703_reg_109687_reg is absorbed into DSP tmp_703_reg_109687_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1116/tmp_product is absorbed into DSP tmp_703_reg_109687_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15768_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15768_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_709_reg_109717_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q175_reg is absorbed into DSP tmp_709_reg_109717_reg.
DSP Report: register tmp_709_reg_109717_reg is absorbed into DSP tmp_709_reg_109717_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1119/tmp_product is absorbed into DSP tmp_709_reg_109717_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15783_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15783_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_713_reg_109732_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q173_reg is absorbed into DSP tmp_713_reg_109732_reg.
DSP Report: register tmp_713_reg_109732_reg is absorbed into DSP tmp_713_reg_109732_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1121/tmp_product is absorbed into DSP tmp_713_reg_109732_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15788_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15788_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_715_reg_109742_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q171_reg is absorbed into DSP tmp_715_reg_109742_reg.
DSP Report: register tmp_715_reg_109742_reg is absorbed into DSP tmp_715_reg_109742_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1122/tmp_product is absorbed into DSP tmp_715_reg_109742_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15793_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15793_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_449_reg_108457_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q419_reg is absorbed into DSP tmp_449_reg_108457_reg.
DSP Report: register tmp_449_reg_108457_reg is absorbed into DSP tmp_449_reg_108457_reg.
DSP Report: operator mul_16s_15s_26_1_1_U989/tmp_product is absorbed into DSP tmp_449_reg_108457_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15173_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15173_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_673_reg_109542_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q209_reg is absorbed into DSP tmp_673_reg_109542_reg.
DSP Report: register tmp_673_reg_109542_reg is absorbed into DSP tmp_673_reg_109542_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1101/tmp_product is absorbed into DSP tmp_673_reg_109542_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15698_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15698_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_471_reg_108562_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q399_reg is absorbed into DSP tmp_471_reg_108562_reg.
DSP Report: register tmp_471_reg_108562_reg is absorbed into DSP tmp_471_reg_108562_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1000/tmp_product is absorbed into DSP tmp_471_reg_108562_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15223_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15223_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_473_reg_108572_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q397_reg is absorbed into DSP tmp_473_reg_108572_reg.
DSP Report: register tmp_473_reg_108572_reg is absorbed into DSP tmp_473_reg_108572_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1001/tmp_product is absorbed into DSP tmp_473_reg_108572_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15228_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15228_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_475_reg_108582_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q395_reg is absorbed into DSP tmp_475_reg_108582_reg.
DSP Report: register tmp_475_reg_108582_reg is absorbed into DSP tmp_475_reg_108582_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1002/tmp_product is absorbed into DSP tmp_475_reg_108582_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15233_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15233_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_665_reg_109502_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q217_reg is absorbed into DSP tmp_665_reg_109502_reg.
DSP Report: register tmp_665_reg_109502_reg is absorbed into DSP tmp_665_reg_109502_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1097/tmp_product is absorbed into DSP tmp_665_reg_109502_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15678_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15678_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_681_reg_109582_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_681_reg_109582_reg is absorbed into DSP tmp_681_reg_109582_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1105/tmp_product is absorbed into DSP tmp_681_reg_109582_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_111_reg_106822_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q735_reg is absorbed into DSP tmp_111_reg_106822_reg.
DSP Report: register tmp_111_reg_106822_reg is absorbed into DSP tmp_111_reg_106822_reg.
DSP Report: operator mul_16s_15s_26_1_1_U820/tmp_product is absorbed into DSP tmp_111_reg_106822_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14383_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14383_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_113_reg_106832_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q733_reg is absorbed into DSP tmp_113_reg_106832_reg.
DSP Report: register tmp_113_reg_106832_reg is absorbed into DSP tmp_113_reg_106832_reg.
DSP Report: operator mul_16s_15s_26_1_1_U821/tmp_product is absorbed into DSP tmp_113_reg_106832_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14388_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14388_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_115_reg_106842_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q731_reg is absorbed into DSP tmp_115_reg_106842_reg.
DSP Report: register tmp_115_reg_106842_reg is absorbed into DSP tmp_115_reg_106842_reg.
DSP Report: operator mul_16s_15s_26_1_1_U822/tmp_product is absorbed into DSP tmp_115_reg_106842_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14393_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14393_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_141_reg_106967_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q707_reg is absorbed into DSP tmp_141_reg_106967_reg.
DSP Report: register tmp_141_reg_106967_reg is absorbed into DSP tmp_141_reg_106967_reg.
DSP Report: operator mul_16s_15s_26_1_1_U835/tmp_product is absorbed into DSP tmp_141_reg_106967_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14453_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14453_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_143_reg_106977_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q705_reg is absorbed into DSP tmp_143_reg_106977_reg.
DSP Report: register tmp_143_reg_106977_reg is absorbed into DSP tmp_143_reg_106977_reg.
DSP Report: operator mul_16s_15s_26_1_1_U836/tmp_product is absorbed into DSP tmp_143_reg_106977_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14458_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14458_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_145_reg_106987_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q703_reg is absorbed into DSP tmp_145_reg_106987_reg.
DSP Report: register tmp_145_reg_106987_reg is absorbed into DSP tmp_145_reg_106987_reg.
DSP Report: operator mul_16s_15s_26_1_1_U837/tmp_product is absorbed into DSP tmp_145_reg_106987_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14463_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14463_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_159_reg_107052_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q691_reg is absorbed into DSP tmp_159_reg_107052_reg.
DSP Report: register tmp_159_reg_107052_reg is absorbed into DSP tmp_159_reg_107052_reg.
DSP Report: operator mul_16s_15s_26_1_1_U844/tmp_product is absorbed into DSP tmp_159_reg_107052_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14493_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_429_reg_108362_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q437_reg is absorbed into DSP tmp_429_reg_108362_reg.
DSP Report: register tmp_429_reg_108362_reg is absorbed into DSP tmp_429_reg_108362_reg.
DSP Report: operator mul_16s_15s_26_1_1_U979/tmp_product is absorbed into DSP tmp_429_reg_108362_reg.
DSP Report: Generating DSP tmp_643_reg_109397_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q237_reg is absorbed into DSP tmp_643_reg_109397_reg.
DSP Report: register tmp_643_reg_109397_reg is absorbed into DSP tmp_643_reg_109397_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1086/tmp_product is absorbed into DSP tmp_643_reg_109397_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15628_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15628_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_635_reg_109357_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q245_reg is absorbed into DSP tmp_635_reg_109357_reg.
DSP Report: register tmp_635_reg_109357_reg is absorbed into DSP tmp_635_reg_109357_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1082/tmp_product is absorbed into DSP tmp_635_reg_109357_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15608_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15608_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_649_reg_109427_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_649_reg_109427_reg is absorbed into DSP tmp_649_reg_109427_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1089/tmp_product is absorbed into DSP tmp_649_reg_109427_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_639_reg_109377_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q241_reg is absorbed into DSP tmp_639_reg_109377_reg.
DSP Report: register tmp_639_reg_109377_reg is absorbed into DSP tmp_639_reg_109377_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1084/tmp_product is absorbed into DSP tmp_639_reg_109377_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15618_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15618_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_171_reg_107112_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q679_reg is absorbed into DSP tmp_171_reg_107112_reg.
DSP Report: register tmp_171_reg_107112_reg is absorbed into DSP tmp_171_reg_107112_reg.
DSP Report: operator mul_16s_15s_26_1_1_U850/tmp_product is absorbed into DSP tmp_171_reg_107112_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14523_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14523_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_173_reg_107122_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q677_reg is absorbed into DSP tmp_173_reg_107122_reg.
DSP Report: register tmp_173_reg_107122_reg is absorbed into DSP tmp_173_reg_107122_reg.
DSP Report: operator mul_16s_15s_26_1_1_U851/tmp_product is absorbed into DSP tmp_173_reg_107122_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14528_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14528_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_175_reg_107132_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q675_reg is absorbed into DSP tmp_175_reg_107132_reg.
DSP Report: register tmp_175_reg_107132_reg is absorbed into DSP tmp_175_reg_107132_reg.
DSP Report: operator mul_16s_15s_26_1_1_U852/tmp_product is absorbed into DSP tmp_175_reg_107132_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14533_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14533_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_651_reg_109432_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q231_reg is absorbed into DSP tmp_651_reg_109432_reg.
DSP Report: register tmp_651_reg_109432_reg is absorbed into DSP tmp_651_reg_109432_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1090/tmp_product is absorbed into DSP tmp_651_reg_109432_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15643_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15643_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_653_reg_109442_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q229_reg is absorbed into DSP tmp_653_reg_109442_reg.
DSP Report: register tmp_653_reg_109442_reg is absorbed into DSP tmp_653_reg_109442_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1091/tmp_product is absorbed into DSP tmp_653_reg_109442_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15648_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15648_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_655_reg_109452_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q227_reg is absorbed into DSP tmp_655_reg_109452_reg.
DSP Report: register tmp_655_reg_109452_reg is absorbed into DSP tmp_655_reg_109452_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1092/tmp_product is absorbed into DSP tmp_655_reg_109452_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15653_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15653_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_641_reg_109387_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q239_reg is absorbed into DSP tmp_641_reg_109387_reg.
DSP Report: register tmp_641_reg_109387_reg is absorbed into DSP tmp_641_reg_109387_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1085/tmp_product is absorbed into DSP tmp_641_reg_109387_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15623_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15623_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_129_reg_106907_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q719_reg is absorbed into DSP tmp_129_reg_106907_reg.
DSP Report: register tmp_129_reg_106907_reg is absorbed into DSP tmp_129_reg_106907_reg.
DSP Report: operator mul_16s_15s_26_1_1_U829/tmp_product is absorbed into DSP tmp_129_reg_106907_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14423_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_201_reg_107257_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q651_reg is absorbed into DSP tmp_201_reg_107257_reg.
DSP Report: register tmp_201_reg_107257_reg is absorbed into DSP tmp_201_reg_107257_reg.
DSP Report: operator mul_16s_15s_26_1_1_U865/tmp_product is absorbed into DSP tmp_201_reg_107257_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14593_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14593_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_203_reg_107267_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q649_reg is absorbed into DSP tmp_203_reg_107267_reg.
DSP Report: register tmp_203_reg_107267_reg is absorbed into DSP tmp_203_reg_107267_reg.
DSP Report: operator mul_16s_15s_26_1_1_U866/tmp_product is absorbed into DSP tmp_203_reg_107267_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14598_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14598_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_205_reg_107277_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q647_reg is absorbed into DSP tmp_205_reg_107277_reg.
DSP Report: register tmp_205_reg_107277_reg is absorbed into DSP tmp_205_reg_107277_reg.
DSP Report: operator mul_16s_15s_26_1_1_U867/tmp_product is absorbed into DSP tmp_205_reg_107277_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14603_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14603_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_441_reg_108417_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q427_reg is absorbed into DSP tmp_441_reg_108417_reg.
DSP Report: register tmp_441_reg_108417_reg is absorbed into DSP tmp_441_reg_108417_reg.
DSP Report: operator mul_16s_15s_26_1_1_U985/tmp_product is absorbed into DSP tmp_441_reg_108417_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15153_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15153_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_443_reg_108427_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q425_reg is absorbed into DSP tmp_443_reg_108427_reg.
DSP Report: register tmp_443_reg_108427_reg is absorbed into DSP tmp_443_reg_108427_reg.
DSP Report: operator mul_16s_15s_26_1_1_U986/tmp_product is absorbed into DSP tmp_443_reg_108427_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15158_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15158_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_445_reg_108437_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q423_reg is absorbed into DSP tmp_445_reg_108437_reg.
DSP Report: register tmp_445_reg_108437_reg is absorbed into DSP tmp_445_reg_108437_reg.
DSP Report: operator mul_16s_15s_26_1_1_U987/tmp_product is absorbed into DSP tmp_445_reg_108437_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15163_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15163_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_613_reg_109252_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q265_reg is absorbed into DSP tmp_613_reg_109252_reg.
DSP Report: register tmp_613_reg_109252_reg is absorbed into DSP tmp_613_reg_109252_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1071/tmp_product is absorbed into DSP tmp_613_reg_109252_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15558_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15558_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_605_reg_109212_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q273_reg is absorbed into DSP tmp_605_reg_109212_reg.
DSP Report: register tmp_605_reg_109212_reg is absorbed into DSP tmp_605_reg_109212_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1067/tmp_product is absorbed into DSP tmp_605_reg_109212_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15538_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15538_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_619_reg_109282_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_619_reg_109282_reg is absorbed into DSP tmp_619_reg_109282_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1074/tmp_product is absorbed into DSP tmp_619_reg_109282_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_609_reg_109232_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q269_reg is absorbed into DSP tmp_609_reg_109232_reg.
DSP Report: register tmp_609_reg_109232_reg is absorbed into DSP tmp_609_reg_109232_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1069/tmp_product is absorbed into DSP tmp_609_reg_109232_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15548_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15548_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_261_reg_107547_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q595_reg is absorbed into DSP tmp_261_reg_107547_reg.
DSP Report: register tmp_261_reg_107547_reg is absorbed into DSP tmp_261_reg_107547_reg.
DSP Report: operator mul_16s_15s_26_1_1_U895/tmp_product is absorbed into DSP tmp_261_reg_107547_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14733_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14733_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_263_reg_107557_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q593_reg is absorbed into DSP tmp_263_reg_107557_reg.
DSP Report: register tmp_263_reg_107557_reg is absorbed into DSP tmp_263_reg_107557_reg.
DSP Report: operator mul_16s_15s_26_1_1_U896/tmp_product is absorbed into DSP tmp_263_reg_107557_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14738_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14738_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_265_reg_107567_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q591_reg is absorbed into DSP tmp_265_reg_107567_reg.
DSP Report: register tmp_265_reg_107567_reg is absorbed into DSP tmp_265_reg_107567_reg.
DSP Report: operator mul_16s_15s_26_1_1_U897/tmp_product is absorbed into DSP tmp_265_reg_107567_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14743_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14743_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_403_reg_108232_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q463_reg is absorbed into DSP tmp_403_reg_108232_reg.
DSP Report: register tmp_403_reg_108232_reg is absorbed into DSP tmp_403_reg_108232_reg.
DSP Report: operator mul_16s_15s_26_1_1_U966/tmp_product is absorbed into DSP tmp_403_reg_108232_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15063_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15063_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_409_reg_108262_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q457_reg is absorbed into DSP tmp_409_reg_108262_reg.
DSP Report: register tmp_409_reg_108262_reg is absorbed into DSP tmp_409_reg_108262_reg.
DSP Report: operator mul_16s_15s_26_1_1_U969/tmp_product is absorbed into DSP tmp_409_reg_108262_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15078_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15078_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_411_reg_108272_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q455_reg is absorbed into DSP tmp_411_reg_108272_reg.
DSP Report: register tmp_411_reg_108272_reg is absorbed into DSP tmp_411_reg_108272_reg.
DSP Report: operator mul_16s_15s_26_1_1_U970/tmp_product is absorbed into DSP tmp_411_reg_108272_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15083_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15083_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_413_reg_108282_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q453_reg is absorbed into DSP tmp_413_reg_108282_reg.
DSP Report: register tmp_413_reg_108282_reg is absorbed into DSP tmp_413_reg_108282_reg.
DSP Report: operator mul_16s_15s_26_1_1_U971/tmp_product is absorbed into DSP tmp_413_reg_108282_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15088_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15088_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_415_reg_108292_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q451_reg is absorbed into DSP tmp_415_reg_108292_reg.
DSP Report: register tmp_415_reg_108292_reg is absorbed into DSP tmp_415_reg_108292_reg.
DSP Report: operator mul_16s_15s_26_1_1_U972/tmp_product is absorbed into DSP tmp_415_reg_108292_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15093_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15093_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_389_reg_108167_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q475_reg is absorbed into DSP tmp_389_reg_108167_reg.
DSP Report: register tmp_389_reg_108167_reg is absorbed into DSP tmp_389_reg_108167_reg.
DSP Report: operator mul_16s_15s_26_1_1_U959/tmp_product is absorbed into DSP tmp_389_reg_108167_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15033_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15033_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_399_reg_108217_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q465_reg is absorbed into DSP tmp_399_reg_108217_reg.
DSP Report: register tmp_399_reg_108217_reg is absorbed into DSP tmp_399_reg_108217_reg.
DSP Report: operator mul_16s_15s_26_1_1_U964/tmp_product is absorbed into DSP tmp_399_reg_108217_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15058_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15058_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_395_reg_108197_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q469_reg is absorbed into DSP tmp_395_reg_108197_reg.
DSP Report: register tmp_395_reg_108197_reg is absorbed into DSP tmp_395_reg_108197_reg.
DSP Report: operator mul_16s_15s_26_1_1_U962/tmp_product is absorbed into DSP tmp_395_reg_108197_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15048_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15048_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_401_reg_108227_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_401_reg_108227_reg is absorbed into DSP tmp_401_reg_108227_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U965/tmp_product is absorbed into DSP tmp_401_reg_108227_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_249_reg_107487_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q607_reg is absorbed into DSP tmp_249_reg_107487_reg.
DSP Report: register tmp_249_reg_107487_reg is absorbed into DSP tmp_249_reg_107487_reg.
DSP Report: operator mul_16s_15s_26_1_1_U889/tmp_product is absorbed into DSP tmp_249_reg_107487_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14703_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14703_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_291_reg_107692_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q567_reg is absorbed into DSP tmp_291_reg_107692_reg.
DSP Report: register tmp_291_reg_107692_reg is absorbed into DSP tmp_291_reg_107692_reg.
DSP Report: operator mul_16s_15s_26_1_1_U910/tmp_product is absorbed into DSP tmp_291_reg_107692_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14803_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14803_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_293_reg_107702_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q565_reg is absorbed into DSP tmp_293_reg_107702_reg.
DSP Report: register tmp_293_reg_107702_reg is absorbed into DSP tmp_293_reg_107702_reg.
DSP Report: operator mul_16s_15s_26_1_1_U911/tmp_product is absorbed into DSP tmp_293_reg_107702_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14808_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14808_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_295_reg_107712_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q563_reg is absorbed into DSP tmp_295_reg_107712_reg.
DSP Report: register tmp_295_reg_107712_reg is absorbed into DSP tmp_295_reg_107712_reg.
DSP Report: operator mul_16s_15s_26_1_1_U912/tmp_product is absorbed into DSP tmp_295_reg_107712_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14813_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14813_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_279_reg_107632_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q579_reg is absorbed into DSP tmp_279_reg_107632_reg.
DSP Report: register tmp_279_reg_107632_reg is absorbed into DSP tmp_279_reg_107632_reg.
DSP Report: operator mul_16s_15s_26_1_1_U904/tmp_product is absorbed into DSP tmp_279_reg_107632_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14773_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14773_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_621_reg_109287_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q259_reg is absorbed into DSP tmp_621_reg_109287_reg.
DSP Report: register tmp_621_reg_109287_reg is absorbed into DSP tmp_621_reg_109287_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1075/tmp_product is absorbed into DSP tmp_621_reg_109287_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15573_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15573_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_623_reg_109297_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q257_reg is absorbed into DSP tmp_623_reg_109297_reg.
DSP Report: register tmp_623_reg_109297_reg is absorbed into DSP tmp_623_reg_109297_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1076/tmp_product is absorbed into DSP tmp_623_reg_109297_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15578_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15578_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_625_reg_109307_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q255_reg is absorbed into DSP tmp_625_reg_109307_reg.
DSP Report: register tmp_625_reg_109307_reg is absorbed into DSP tmp_625_reg_109307_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1077/tmp_product is absorbed into DSP tmp_625_reg_109307_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15583_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15583_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_373_reg_108087_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q491_reg is absorbed into DSP tmp_373_reg_108087_reg.
DSP Report: register tmp_373_reg_108087_reg is absorbed into DSP tmp_373_reg_108087_reg.
DSP Report: operator mul_16s_15s_26_1_1_U951/tmp_product is absorbed into DSP tmp_373_reg_108087_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14993_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14993_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_379_reg_108117_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q485_reg is absorbed into DSP tmp_379_reg_108117_reg.
DSP Report: register tmp_379_reg_108117_reg is absorbed into DSP tmp_379_reg_108117_reg.
DSP Report: operator mul_16s_15s_26_1_1_U954/tmp_product is absorbed into DSP tmp_379_reg_108117_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15008_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15008_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_381_reg_108127_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q483_reg is absorbed into DSP tmp_381_reg_108127_reg.
DSP Report: register tmp_381_reg_108127_reg is absorbed into DSP tmp_381_reg_108127_reg.
DSP Report: operator mul_16s_15s_26_1_1_U955/tmp_product is absorbed into DSP tmp_381_reg_108127_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15013_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15013_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_383_reg_108137_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q481_reg is absorbed into DSP tmp_383_reg_108137_reg.
DSP Report: register tmp_383_reg_108137_reg is absorbed into DSP tmp_383_reg_108137_reg.
DSP Report: operator mul_16s_15s_26_1_1_U956/tmp_product is absorbed into DSP tmp_383_reg_108137_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15018_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15018_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_385_reg_108147_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q479_reg is absorbed into DSP tmp_385_reg_108147_reg.
DSP Report: register tmp_385_reg_108147_reg is absorbed into DSP tmp_385_reg_108147_reg.
DSP Report: operator mul_16s_15s_26_1_1_U957/tmp_product is absorbed into DSP tmp_385_reg_108147_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15023_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15023_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_359_reg_108022_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q503_reg is absorbed into DSP tmp_359_reg_108022_reg.
DSP Report: register tmp_359_reg_108022_reg is absorbed into DSP tmp_359_reg_108022_reg.
DSP Report: operator mul_16s_15s_26_1_1_U944/tmp_product is absorbed into DSP tmp_359_reg_108022_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14963_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14963_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_369_reg_108072_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q493_reg is absorbed into DSP tmp_369_reg_108072_reg.
DSP Report: register tmp_369_reg_108072_reg is absorbed into DSP tmp_369_reg_108072_reg.
DSP Report: operator mul_16s_15s_26_1_1_U949/tmp_product is absorbed into DSP tmp_369_reg_108072_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14988_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14988_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_365_reg_108052_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q497_reg is absorbed into DSP tmp_365_reg_108052_reg.
DSP Report: register tmp_365_reg_108052_reg is absorbed into DSP tmp_365_reg_108052_reg.
DSP Report: operator mul_16s_15s_26_1_1_U947/tmp_product is absorbed into DSP tmp_365_reg_108052_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14978_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14978_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_371_reg_108082_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_371_reg_108082_reg is absorbed into DSP tmp_371_reg_108082_reg.
DSP Report: operator mul_16s_14s_26_1_1_U950/tmp_product is absorbed into DSP tmp_371_reg_108082_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_321_reg_107837_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q539_reg is absorbed into DSP tmp_321_reg_107837_reg.
DSP Report: register tmp_321_reg_107837_reg is absorbed into DSP tmp_321_reg_107837_reg.
DSP Report: operator mul_16s_15s_26_1_1_U925/tmp_product is absorbed into DSP tmp_321_reg_107837_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14873_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14873_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_323_reg_107847_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q537_reg is absorbed into DSP tmp_323_reg_107847_reg.
DSP Report: register tmp_323_reg_107847_reg is absorbed into DSP tmp_323_reg_107847_reg.
DSP Report: operator mul_16s_15s_26_1_1_U926/tmp_product is absorbed into DSP tmp_323_reg_107847_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14878_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14878_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_325_reg_107857_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q535_reg is absorbed into DSP tmp_325_reg_107857_reg.
DSP Report: register tmp_325_reg_107857_reg is absorbed into DSP tmp_325_reg_107857_reg.
DSP Report: operator mul_16s_15s_26_1_1_U927/tmp_product is absorbed into DSP tmp_325_reg_107857_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14883_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14883_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_39_reg_106472_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q803_reg is absorbed into DSP tmp_39_reg_106472_reg.
DSP Report: register tmp_39_reg_106472_reg is absorbed into DSP tmp_39_reg_106472_reg.
DSP Report: operator mul_16s_15s_26_1_1_U784/tmp_product is absorbed into DSP tmp_39_reg_106472_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14213_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_611_reg_109242_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q267_reg is absorbed into DSP tmp_611_reg_109242_reg.
DSP Report: register tmp_611_reg_109242_reg is absorbed into DSP tmp_611_reg_109242_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1070/tmp_product is absorbed into DSP tmp_611_reg_109242_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15553_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15553_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_351_reg_107982_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q511_reg is absorbed into DSP tmp_351_reg_107982_reg.
DSP Report: register tmp_351_reg_107982_reg is absorbed into DSP tmp_351_reg_107982_reg.
DSP Report: operator mul_16s_15s_26_1_1_U940/tmp_product is absorbed into DSP tmp_351_reg_107982_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14943_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14943_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_353_reg_107992_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q509_reg is absorbed into DSP tmp_353_reg_107992_reg.
DSP Report: register tmp_353_reg_107992_reg is absorbed into DSP tmp_353_reg_107992_reg.
DSP Report: operator mul_16s_15s_26_1_1_U941/tmp_product is absorbed into DSP tmp_353_reg_107992_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14948_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14948_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_355_reg_108002_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q507_reg is absorbed into DSP tmp_355_reg_108002_reg.
DSP Report: register tmp_355_reg_108002_reg is absorbed into DSP tmp_355_reg_108002_reg.
DSP Report: operator mul_16s_15s_26_1_1_U942/tmp_product is absorbed into DSP tmp_355_reg_108002_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14953_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14953_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_591_reg_109142_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q287_reg is absorbed into DSP tmp_591_reg_109142_reg.
DSP Report: register tmp_591_reg_109142_reg is absorbed into DSP tmp_591_reg_109142_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1060/tmp_product is absorbed into DSP tmp_591_reg_109142_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15503_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15503_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_593_reg_109152_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q285_reg is absorbed into DSP tmp_593_reg_109152_reg.
DSP Report: register tmp_593_reg_109152_reg is absorbed into DSP tmp_593_reg_109152_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1061/tmp_product is absorbed into DSP tmp_593_reg_109152_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15508_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15508_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_595_reg_109162_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q283_reg is absorbed into DSP tmp_595_reg_109162_reg.
DSP Report: register tmp_595_reg_109162_reg is absorbed into DSP tmp_595_reg_109162_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1062/tmp_product is absorbed into DSP tmp_595_reg_109162_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15513_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15513_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q185_reg[0] )
DSP Report: Generating DSP tmp_887_reg_110577_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_887_reg_110577_reg is absorbed into DSP tmp_887_reg_110577_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1208/tmp_product is absorbed into DSP tmp_887_reg_110577_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16198_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16198_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_889_reg_110587_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_889_reg_110587_reg is absorbed into DSP tmp_889_reg_110587_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1209/tmp_product is absorbed into DSP tmp_889_reg_110587_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16203_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16203_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_891_reg_110597_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_891_reg_110597_reg is absorbed into DSP tmp_891_reg_110597_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1210/tmp_product is absorbed into DSP tmp_891_reg_110597_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16208_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16208_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_893_reg_110607_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_893_reg_110607_reg is absorbed into DSP tmp_893_reg_110607_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1211/tmp_product is absorbed into DSP tmp_893_reg_110607_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16213_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16213_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_869_reg_110487_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_869_reg_110487_reg is absorbed into DSP tmp_869_reg_110487_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1199/tmp_product is absorbed into DSP tmp_869_reg_110487_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16153_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16153_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_879_reg_110537_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_879_reg_110537_reg is absorbed into DSP tmp_879_reg_110537_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1204/tmp_product is absorbed into DSP tmp_879_reg_110537_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16178_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16178_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_873_reg_110507_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_873_reg_110507_reg is absorbed into DSP tmp_873_reg_110507_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1201/tmp_product is absorbed into DSP tmp_873_reg_110507_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16163_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16163_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_875_reg_110517_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_875_reg_110517_reg is absorbed into DSP tmp_875_reg_110517_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1202/tmp_product is absorbed into DSP tmp_875_reg_110517_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16168_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16168_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_897_reg_110627_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_897_reg_110627_reg is absorbed into DSP tmp_897_reg_110627_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1213/tmp_product is absorbed into DSP tmp_897_reg_110627_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_883_reg_110557_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_883_reg_110557_reg is absorbed into DSP tmp_883_reg_110557_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1206/tmp_product is absorbed into DSP tmp_883_reg_110557_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16188_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16188_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_885_reg_110567_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_885_reg_110567_reg is absorbed into DSP tmp_885_reg_110567_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1207/tmp_product is absorbed into DSP tmp_885_reg_110567_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16193_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16193_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_895_reg_110617_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_895_reg_110617_reg is absorbed into DSP tmp_895_reg_110617_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1212/tmp_product is absorbed into DSP tmp_895_reg_110617_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_877_reg_110527_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_877_reg_110527_reg is absorbed into DSP tmp_877_reg_110527_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1203/tmp_product is absorbed into DSP tmp_877_reg_110527_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16173_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16173_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_857_reg_110432_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_857_reg_110432_reg is absorbed into DSP tmp_857_reg_110432_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1193/tmp_product is absorbed into DSP tmp_857_reg_110432_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16128_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16128_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_859_reg_110442_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_859_reg_110442_reg is absorbed into DSP tmp_859_reg_110442_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1194/tmp_product is absorbed into DSP tmp_859_reg_110442_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_849_reg_110392_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_849_reg_110392_reg is absorbed into DSP tmp_849_reg_110392_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1189/tmp_product is absorbed into DSP tmp_849_reg_110392_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16108_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16108_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_843_reg_110362_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_843_reg_110362_reg is absorbed into DSP tmp_843_reg_110362_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1186/tmp_product is absorbed into DSP tmp_843_reg_110362_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16093_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16093_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_855_reg_110422_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_855_reg_110422_reg is absorbed into DSP tmp_855_reg_110422_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1192/tmp_product is absorbed into DSP tmp_855_reg_110422_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16123_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16123_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_711_reg_109727_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_711_reg_109727_reg is absorbed into DSP tmp_711_reg_109727_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1120/tmp_product is absorbed into DSP tmp_711_reg_109727_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_585_reg_109117_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_585_reg_109117_reg is absorbed into DSP tmp_585_reg_109117_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1057/tmp_product is absorbed into DSP tmp_585_reg_109117_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15493_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15493_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_545_reg_108922_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_545_reg_108922_reg is absorbed into DSP tmp_545_reg_108922_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1037/tmp_product is absorbed into DSP tmp_545_reg_108922_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15398_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15398_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_557_reg_108982_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_557_reg_108982_reg is absorbed into DSP tmp_557_reg_108982_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1043/tmp_product is absorbed into DSP tmp_557_reg_108982_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_537_reg_108882_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_537_reg_108882_reg is absorbed into DSP tmp_537_reg_108882_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1033/tmp_product is absorbed into DSP tmp_537_reg_108882_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15378_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15378_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_491_reg_108662_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_491_reg_108662_reg is absorbed into DSP tmp_491_reg_108662_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1010/tmp_product is absorbed into DSP tmp_491_reg_108662_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15273_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15273_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_499_reg_108697_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_499_reg_108697_reg is absorbed into DSP tmp_499_reg_108697_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1014/tmp_product is absorbed into DSP tmp_499_reg_108697_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15288_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15288_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_501_reg_108707_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_501_reg_108707_reg is absorbed into DSP tmp_501_reg_108707_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1015/tmp_product is absorbed into DSP tmp_501_reg_108707_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15293_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15293_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_503_reg_108717_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_503_reg_108717_reg is absorbed into DSP tmp_503_reg_108717_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1016/tmp_product is absorbed into DSP tmp_503_reg_108717_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15298_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15298_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_489_reg_108652_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_489_reg_108652_reg is absorbed into DSP tmp_489_reg_108652_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1009/tmp_product is absorbed into DSP tmp_489_reg_108652_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15268_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15268_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_485_reg_108632_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_485_reg_108632_reg is absorbed into DSP tmp_485_reg_108632_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1007/tmp_product is absorbed into DSP tmp_485_reg_108632_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15258_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15258_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_495_reg_108682_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_495_reg_108682_reg is absorbed into DSP tmp_495_reg_108682_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1012/tmp_product is absorbed into DSP tmp_495_reg_108682_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_507_reg_108737_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_507_reg_108737_reg is absorbed into DSP tmp_507_reg_108737_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1018/tmp_product is absorbed into DSP tmp_507_reg_108737_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15308_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15308_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_487_reg_108642_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_487_reg_108642_reg is absorbed into DSP tmp_487_reg_108642_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1008/tmp_product is absorbed into DSP tmp_487_reg_108642_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15263_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15263_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_461_reg_108517_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_461_reg_108517_reg is absorbed into DSP tmp_461_reg_108517_reg.
DSP Report: operator mul_16s_15s_26_1_1_U995/tmp_product is absorbed into DSP tmp_461_reg_108517_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15203_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15203_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_469_reg_108552_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_469_reg_108552_reg is absorbed into DSP tmp_469_reg_108552_reg.
DSP Report: operator mul_16s_15s_26_1_1_U999/tmp_product is absorbed into DSP tmp_469_reg_108552_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15218_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15218_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_459_reg_108507_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_459_reg_108507_reg is absorbed into DSP tmp_459_reg_108507_reg.
DSP Report: operator mul_16s_15s_26_1_1_U994/tmp_product is absorbed into DSP tmp_459_reg_108507_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15198_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15198_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_419_reg_108312_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_419_reg_108312_reg is absorbed into DSP tmp_419_reg_108312_reg.
DSP Report: operator mul_16s_15s_26_1_1_U974/tmp_product is absorbed into DSP tmp_419_reg_108312_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_103_reg_106782_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_103_reg_106782_reg is absorbed into DSP tmp_103_reg_106782_reg.
DSP Report: operator mul_16s_15s_26_1_1_U816/tmp_product is absorbed into DSP tmp_103_reg_106782_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14363_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14363_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_109_reg_106812_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_109_reg_106812_reg is absorbed into DSP tmp_109_reg_106812_reg.
DSP Report: operator mul_16s_15s_26_1_1_U819/tmp_product is absorbed into DSP tmp_109_reg_106812_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14378_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14378_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_93_reg_106732_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_93_reg_106732_reg is absorbed into DSP tmp_93_reg_106732_reg.
DSP Report: operator mul_16s_15s_26_1_1_U811/tmp_product is absorbed into DSP tmp_93_reg_106732_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14338_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14338_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_101_reg_106772_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_101_reg_106772_reg is absorbed into DSP tmp_101_reg_106772_reg.
DSP Report: operator mul_16s_15s_26_1_1_U815/tmp_product is absorbed into DSP tmp_101_reg_106772_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14358_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14358_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_107_reg_106802_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_107_reg_106802_reg is absorbed into DSP tmp_107_reg_106802_reg.
DSP Report: operator mul_16s_15s_26_1_1_U818/tmp_product is absorbed into DSP tmp_107_reg_106802_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14373_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14373_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_117_reg_106852_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_117_reg_106852_reg is absorbed into DSP tmp_117_reg_106852_reg.
DSP Report: operator mul_16s_15s_26_1_1_U823/tmp_product is absorbed into DSP tmp_117_reg_106852_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14398_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14398_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_99_reg_106762_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_99_reg_106762_reg is absorbed into DSP tmp_99_reg_106762_reg.
DSP Report: operator mul_16s_15s_26_1_1_U814/tmp_product is absorbed into DSP tmp_99_reg_106762_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14353_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14353_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_73_reg_106637_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_73_reg_106637_reg is absorbed into DSP tmp_73_reg_106637_reg.
DSP Report: operator mul_16s_15s_26_1_1_U801/tmp_product is absorbed into DSP tmp_73_reg_106637_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14293_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14293_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_79_reg_106667_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_79_reg_106667_reg is absorbed into DSP tmp_79_reg_106667_reg.
DSP Report: operator mul_16s_15s_26_1_1_U804/tmp_product is absorbed into DSP tmp_79_reg_106667_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14308_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14308_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_81_reg_106677_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_81_reg_106677_reg is absorbed into DSP tmp_81_reg_106677_reg.
DSP Report: operator mul_16s_15s_26_1_1_U805/tmp_product is absorbed into DSP tmp_81_reg_106677_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14313_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14313_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_83_reg_106687_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_83_reg_106687_reg is absorbed into DSP tmp_83_reg_106687_reg.
DSP Report: operator mul_16s_15s_26_1_1_U806/tmp_product is absorbed into DSP tmp_83_reg_106687_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14318_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14318_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_85_reg_106697_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_85_reg_106697_reg is absorbed into DSP tmp_85_reg_106697_reg.
DSP Report: operator mul_16s_15s_26_1_1_U807/tmp_product is absorbed into DSP tmp_85_reg_106697_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14323_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14323_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_75_reg_106647_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_75_reg_106647_reg is absorbed into DSP tmp_75_reg_106647_reg.
DSP Report: operator mul_16s_15s_26_1_1_U802/tmp_product is absorbed into DSP tmp_75_reg_106647_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14298_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14298_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_77_reg_106657_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_77_reg_106657_reg is absorbed into DSP tmp_77_reg_106657_reg.
DSP Report: operator mul_16s_15s_26_1_1_U803/tmp_product is absorbed into DSP tmp_77_reg_106657_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14303_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14303_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_87_reg_106707_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_87_reg_106707_reg is absorbed into DSP tmp_87_reg_106707_reg.
DSP Report: operator mul_16s_15s_26_1_1_U808/tmp_product is absorbed into DSP tmp_87_reg_106707_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14328_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14328_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_69_reg_106617_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_69_reg_106617_reg is absorbed into DSP tmp_69_reg_106617_reg.
DSP Report: operator mul_16s_15s_26_1_1_U799/tmp_product is absorbed into DSP tmp_69_reg_106617_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14283_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14283_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_49_reg_106522_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_49_reg_106522_reg is absorbed into DSP tmp_49_reg_106522_reg.
DSP Report: operator mul_16s_15s_26_1_1_U789/tmp_product is absorbed into DSP tmp_49_reg_106522_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14238_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14238_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_41_reg_106482_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_41_reg_106482_reg is absorbed into DSP tmp_41_reg_106482_reg.
DSP Report: operator mul_16s_15s_26_1_1_U785/tmp_product is absorbed into DSP tmp_41_reg_106482_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14218_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14218_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_35_reg_106452_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_35_reg_106452_reg is absorbed into DSP tmp_35_reg_106452_reg.
DSP Report: operator mul_16s_15s_26_1_1_U782/tmp_product is absorbed into DSP tmp_35_reg_106452_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14203_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14203_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_37_reg_106462_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_37_reg_106462_reg is absorbed into DSP tmp_37_reg_106462_reg.
DSP Report: operator mul_16s_15s_26_1_1_U783/tmp_product is absorbed into DSP tmp_37_reg_106462_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_29_reg_106427_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_29_reg_106427_reg is absorbed into DSP tmp_29_reg_106427_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U779/tmp_product is absorbed into DSP tmp_29_reg_106427_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_19_reg_106377_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_19_reg_106377_reg is absorbed into DSP tmp_19_reg_106377_reg.
DSP Report: operator mul_16s_15s_26_1_1_U774/tmp_product is absorbed into DSP tmp_19_reg_106377_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14168_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14168_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_21_reg_106387_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_21_reg_106387_reg is absorbed into DSP tmp_21_reg_106387_reg.
DSP Report: operator mul_16s_15s_26_1_1_U775/tmp_product is absorbed into DSP tmp_21_reg_106387_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14173_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14173_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_23_reg_106397_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_23_reg_106397_reg is absorbed into DSP tmp_23_reg_106397_reg.
DSP Report: operator mul_16s_15s_26_1_1_U776/tmp_product is absorbed into DSP tmp_23_reg_106397_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14178_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14178_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_25_reg_106407_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_25_reg_106407_reg is absorbed into DSP tmp_25_reg_106407_reg.
DSP Report: operator mul_16s_15s_26_1_1_U777/tmp_product is absorbed into DSP tmp_25_reg_106407_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14183_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14183_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_11_reg_106337_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_11_reg_106337_reg is absorbed into DSP tmp_11_reg_106337_reg.
DSP Report: operator mul_16s_15s_26_1_1_U770/tmp_product is absorbed into DSP tmp_11_reg_106337_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14148_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14148_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_17_reg_106367_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_17_reg_106367_reg is absorbed into DSP tmp_17_reg_106367_reg.
DSP Report: operator mul_16s_15s_26_1_1_U773/tmp_product is absorbed into DSP tmp_17_reg_106367_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14163_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14163_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_27_reg_106417_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_27_reg_106417_reg is absorbed into DSP tmp_27_reg_106417_reg.
DSP Report: operator mul_16s_15s_26_1_1_U778/tmp_product is absorbed into DSP tmp_27_reg_106417_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14188_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14188_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_821_reg_110257_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_821_reg_110257_reg is absorbed into DSP tmp_821_reg_110257_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1175/tmp_product is absorbed into DSP tmp_821_reg_110257_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16043_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16043_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_819_reg_110247_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_819_reg_110247_reg is absorbed into DSP tmp_819_reg_110247_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1174/tmp_product is absorbed into DSP tmp_819_reg_110247_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16038_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16038_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_799_reg_110152_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_799_reg_110152_reg is absorbed into DSP tmp_799_reg_110152_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1164/tmp_product is absorbed into DSP tmp_799_reg_110152_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15993_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15993_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_773_reg_110027_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_773_reg_110027_reg is absorbed into DSP tmp_773_reg_110027_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1151/tmp_product is absorbed into DSP tmp_773_reg_110027_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_743_reg_109882_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_743_reg_109882_reg is absorbed into DSP tmp_743_reg_109882_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1136/tmp_product is absorbed into DSP tmp_743_reg_109882_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_457_reg_108497_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_457_reg_108497_reg is absorbed into DSP tmp_457_reg_108497_reg.
DSP Report: operator mul_16s_15s_26_1_1_U993/tmp_product is absorbed into DSP tmp_457_reg_108497_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15193_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15193_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_51_reg_106532_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_51_reg_106532_reg is absorbed into DSP tmp_51_reg_106532_reg.
DSP Report: operator mul_16s_15s_26_1_1_U790/tmp_product is absorbed into DSP tmp_51_reg_106532_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14243_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14243_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_865_reg_110472_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_865_reg_110472_reg is absorbed into DSP tmp_865_reg_110472_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1197/tmp_product is absorbed into DSP tmp_865_reg_110472_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_847_reg_110382_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_847_reg_110382_reg is absorbed into DSP tmp_847_reg_110382_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1188/tmp_product is absorbed into DSP tmp_847_reg_110382_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_867_reg_110482_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_867_reg_110482_reg is absorbed into DSP tmp_867_reg_110482_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1198/tmp_product is absorbed into DSP tmp_867_reg_110482_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_827_reg_110287_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_827_reg_110287_reg is absorbed into DSP tmp_827_reg_110287_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1178/tmp_product is absorbed into DSP tmp_827_reg_110287_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_835_reg_110327_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_835_reg_110327_reg is absorbed into DSP tmp_835_reg_110327_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1182/tmp_product is absorbed into DSP tmp_835_reg_110327_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_825_reg_110277_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_825_reg_110277_reg is absorbed into DSP tmp_825_reg_110277_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1177/tmp_product is absorbed into DSP tmp_825_reg_110277_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_16053_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_16053_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_751_reg_109917_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_751_reg_109917_reg is absorbed into DSP tmp_751_reg_109917_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1140/tmp_product is absorbed into DSP tmp_751_reg_109917_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15878_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15878_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_735_reg_109842_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_735_reg_109842_reg is absorbed into DSP tmp_735_reg_109842_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1132/tmp_product is absorbed into DSP tmp_735_reg_109842_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15843_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15843_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_719_reg_109762_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_719_reg_109762_reg is absorbed into DSP tmp_719_reg_109762_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1124/tmp_product is absorbed into DSP tmp_719_reg_109762_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15803_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15803_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_659_reg_109472_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_659_reg_109472_reg is absorbed into DSP tmp_659_reg_109472_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1094/tmp_product is absorbed into DSP tmp_659_reg_109472_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15663_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15663_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_587_reg_109127_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_587_reg_109127_reg is absorbed into DSP tmp_587_reg_109127_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1058/tmp_product is absorbed into DSP tmp_587_reg_109127_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_477_reg_108592_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_477_reg_108592_reg is absorbed into DSP tmp_477_reg_108592_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1003/tmp_product is absorbed into DSP tmp_477_reg_108592_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15238_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15238_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_463_reg_108527_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_463_reg_108527_reg is absorbed into DSP tmp_463_reg_108527_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U996/tmp_product is absorbed into DSP tmp_463_reg_108527_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_447_reg_108447_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_447_reg_108447_reg is absorbed into DSP tmp_447_reg_108447_reg.
DSP Report: operator mul_16s_15s_26_1_1_U988/tmp_product is absorbed into DSP tmp_447_reg_108447_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15168_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15168_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_427_reg_108352_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_427_reg_108352_reg is absorbed into DSP tmp_427_reg_108352_reg.
DSP Report: operator mul_16s_15s_26_1_1_U978/tmp_product is absorbed into DSP tmp_427_reg_108352_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_433_reg_108382_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_433_reg_108382_reg is absorbed into DSP tmp_433_reg_108382_reg.
DSP Report: operator mul_16s_14s_26_1_1_U981/tmp_product is absorbed into DSP tmp_433_reg_108382_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_331_reg_107887_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_331_reg_107887_reg is absorbed into DSP tmp_331_reg_107887_reg.
DSP Report: operator mul_16s_15s_26_1_1_U930/tmp_product is absorbed into DSP tmp_331_reg_107887_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_329_reg_107877_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_329_reg_107877_reg is absorbed into DSP tmp_329_reg_107877_reg.
DSP Report: operator mul_16s_15s_26_1_1_U929/tmp_product is absorbed into DSP tmp_329_reg_107877_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_327_reg_107867_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_327_reg_107867_reg is absorbed into DSP tmp_327_reg_107867_reg.
DSP Report: operator mul_16s_15s_26_1_1_U928/tmp_product is absorbed into DSP tmp_327_reg_107867_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_307_reg_107772_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_307_reg_107772_reg is absorbed into DSP tmp_307_reg_107772_reg.
DSP Report: operator mul_16s_15s_26_1_1_U918/tmp_product is absorbed into DSP tmp_307_reg_107772_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_285_reg_107662_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_285_reg_107662_reg is absorbed into DSP tmp_285_reg_107662_reg.
DSP Report: operator mul_16s_15s_26_1_1_U907/tmp_product is absorbed into DSP tmp_285_reg_107662_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14788_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14788_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_277_reg_107627_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_277_reg_107627_reg is absorbed into DSP tmp_277_reg_107627_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U903/tmp_product is absorbed into DSP tmp_277_reg_107627_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_271_reg_107597_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_271_reg_107597_reg is absorbed into DSP tmp_271_reg_107597_reg.
DSP Report: operator mul_16s_15s_26_1_1_U900/tmp_product is absorbed into DSP tmp_271_reg_107597_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14758_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14758_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_253_reg_107507_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_253_reg_107507_reg is absorbed into DSP tmp_253_reg_107507_reg.
DSP Report: operator mul_16s_15s_26_1_1_U891/tmp_product is absorbed into DSP tmp_253_reg_107507_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_241_reg_107452_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_241_reg_107452_reg is absorbed into DSP tmp_241_reg_107452_reg.
DSP Report: operator mul_16s_15s_26_1_1_U885/tmp_product is absorbed into DSP tmp_241_reg_107452_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14688_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14688_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_239_reg_107442_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_reg_107442_reg is absorbed into DSP tmp_239_reg_107442_reg.
DSP Report: operator mul_16s_15s_26_1_1_U884/tmp_product is absorbed into DSP tmp_239_reg_107442_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_245_reg_107472_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_245_reg_107472_reg is absorbed into DSP tmp_245_reg_107472_reg.
DSP Report: operator mul_16s_15s_26_1_1_U887/tmp_product is absorbed into DSP tmp_245_reg_107472_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14698_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14698_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_247_reg_107482_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_247_reg_107482_reg is absorbed into DSP tmp_247_reg_107482_reg.
DSP Report: operator mul_16s_14s_26_1_1_U888/tmp_product is absorbed into DSP tmp_247_reg_107482_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_255_reg_107517_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_255_reg_107517_reg is absorbed into DSP tmp_255_reg_107517_reg.
DSP Report: operator mul_16s_15s_26_1_1_U892/tmp_product is absorbed into DSP tmp_255_reg_107517_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14718_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14718_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_235_reg_107422_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_reg_107422_reg is absorbed into DSP tmp_235_reg_107422_reg.
DSP Report: operator mul_16s_15s_26_1_1_U882/tmp_product is absorbed into DSP tmp_235_reg_107422_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_207_reg_107287_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_207_reg_107287_reg is absorbed into DSP tmp_207_reg_107287_reg.
DSP Report: operator mul_16s_15s_26_1_1_U868/tmp_product is absorbed into DSP tmp_207_reg_107287_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_181_reg_107162_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_181_reg_107162_reg is absorbed into DSP tmp_181_reg_107162_reg.
DSP Report: operator mul_16s_15s_26_1_1_U855/tmp_product is absorbed into DSP tmp_181_reg_107162_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14548_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14548_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_179_reg_107152_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_179_reg_107152_reg is absorbed into DSP tmp_179_reg_107152_reg.
DSP Report: operator mul_16s_15s_26_1_1_U854/tmp_product is absorbed into DSP tmp_179_reg_107152_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14543_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14543_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_165_reg_107082_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_165_reg_107082_reg is absorbed into DSP tmp_165_reg_107082_reg.
DSP Report: operator mul_16s_15s_26_1_1_U847/tmp_product is absorbed into DSP tmp_165_reg_107082_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14508_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14508_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_167_reg_107092_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_167_reg_107092_reg is absorbed into DSP tmp_167_reg_107092_reg.
DSP Report: operator mul_16s_15s_26_1_1_U848/tmp_product is absorbed into DSP tmp_167_reg_107092_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14513_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14513_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_97_reg_106752_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_97_reg_106752_reg is absorbed into DSP tmp_97_reg_106752_reg.
DSP Report: operator mul_16s_15s_26_1_1_U813/tmp_product is absorbed into DSP tmp_97_reg_106752_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14348_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14348_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_91_reg_106727_reg, operation Mode is: (A*(B:0x179c))'.
DSP Report: register tmp_91_reg_106727_reg is absorbed into DSP tmp_91_reg_106727_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U810/tmp_product is absorbed into DSP tmp_91_reg_106727_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x3d842).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x2a70).
DSP Report: register mac_muladd_16s_14ns_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_89_reg_106717_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_89_reg_106717_reg is absorbed into DSP tmp_89_reg_106717_reg.
DSP Report: operator mul_16s_15s_26_1_1_U809/tmp_product is absorbed into DSP tmp_89_reg_106717_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14333_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14333_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_67_reg_106607_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_67_reg_106607_reg is absorbed into DSP tmp_67_reg_106607_reg.
DSP Report: operator mul_16s_15s_26_1_1_U798/tmp_product is absorbed into DSP tmp_67_reg_106607_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14278_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14278_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_61_reg_106582_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_61_reg_106582_reg is absorbed into DSP tmp_61_reg_106582_reg.
DSP Report: operator mul_16s_14s_26_1_1_U795/tmp_product is absorbed into DSP tmp_61_reg_106582_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_55_reg_106552_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_55_reg_106552_reg is absorbed into DSP tmp_55_reg_106552_reg.
DSP Report: operator mul_16s_15s_26_1_1_U792/tmp_product is absorbed into DSP tmp_55_reg_106552_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14253_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14253_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_2_reg_106317_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_2_reg_106317_reg is absorbed into DSP tmp_2_reg_106317_reg.
DSP Report: operator mul_16s_15s_26_1_1_U768/tmp_product is absorbed into DSP tmp_2_reg_106317_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_14138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_14138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_reg_106282_reg, operation Mode is: (A*(B:0x3eed8))'.
DSP Report: register tmp_reg_106282_reg is absorbed into DSP tmp_reg_106282_reg.
DSP Report: operator mul_16s_14s_26_1_1_U764/tmp_product is absorbed into DSP tmp_reg_106282_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x62a).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3cb42).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_539_reg_108892_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_539_reg_108892_reg is absorbed into DSP tmp_539_reg_108892_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1034/tmp_product is absorbed into DSP tmp_539_reg_108892_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_15383_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_15383_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_idx_reg_100738_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O226[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O226[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O229[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O229[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O232[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O232[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O235[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O235[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O238[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O238[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O241[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O241[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O244[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O244[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O247[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O247[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O250[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O250[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O253[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O253[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O256[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O256[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O259[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O259[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O262[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O262[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O265[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O265[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O268[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O268[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O271[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O271[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O274[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O274[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O277[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O277[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O280[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O280[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O283[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O283[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O286[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O286[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O289[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O289[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O292[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O292[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O295[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O295[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O298[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O298[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O301[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O301[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O304[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O304[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O307[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O307[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O310[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O310[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i139_i_i_reg_8038_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i_i_i_reg_7978_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\reg_2578_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_reg_8198_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_15_fu_1318_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_14_fu_1314_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_13_fu_1310_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_12_fu_1306_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_11_fu_1302_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_10_fu_1298_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_9_fu_1294_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_8_fu_1290_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_7_fu_1286_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_6_fu_1282_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_5_fu_1278_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_4_fu_1274_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_3_fu_1270_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_2_fu_1266_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_1_fu_1262_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:00 ; elapsed = 00:02:55 . Memory (MB): peak = 4587.008 ; gain = 2154.922 ; free physical = 113465 ; free virtual = 427459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom314     | 32x15         | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*(B:0x179c))'  | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*(B:0x3d842)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*(B:0x2a70)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*(B:0x3eed8))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x62a)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*(B:0x3cb42) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:03:09 . Memory (MB): peak = 4587.008 ; gain = 2154.922 ; free physical = 113558 ; free virtual = 427691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q220_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q220_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q572_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q572_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q812_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q812_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q570_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q570_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q280_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q280_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q412_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q412_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q832_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q832_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q100_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q100_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q102_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q102_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q415_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q415_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q838_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q838_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q418_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q418_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q82_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q82_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q816_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q816_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q166_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q166_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q314_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q314_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q156_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q156_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q556_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q556_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q298_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q298_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q112_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q112_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q792_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q792_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q303_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q303_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q602_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q602_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q124_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q124_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q232_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q232_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q802_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q802_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q582_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q582_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q252_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q252_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q342_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q342_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q170_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q170_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q169_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q169_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q359_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q359_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q308_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q308_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q225_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q225_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q628_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q628_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q272_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q272_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q70_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q70_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q390_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q390_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q640_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q640_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q588_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q588_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q120_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q120_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q271_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q271_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q73_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q73_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q136_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q136_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q134_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q134_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q274_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q274_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q62_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q62_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q58_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q58_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q122_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q122_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q130_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0i_7/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q130_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:27 ; elapsed = 00:03:25 . Memory (MB): peak = 4609.090 ; gain = 2177.004 ; free physical = 113108 ; free virtual = 427258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:53 ; elapsed = 00:03:51 . Memory (MB): peak = 4882.801 ; gain = 2450.715 ; free physical = 112727 ; free virtual = 427050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:03:52 . Memory (MB): peak = 4882.801 ; gain = 2450.715 ; free physical = 112755 ; free virtual = 427079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:10 ; elapsed = 00:04:09 . Memory (MB): peak = 4882.801 ; gain = 2450.715 ; free physical = 112769 ; free virtual = 427092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:12 ; elapsed = 00:04:11 . Memory (MB): peak = 4882.801 ; gain = 2450.715 ; free physical = 112769 ; free virtual = 427093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:14 ; elapsed = 00:04:13 . Memory (MB): peak = 4882.801 ; gain = 2450.715 ; free physical = 112750 ; free virtual = 427073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:16 ; elapsed = 00:04:15 . Memory (MB): peak = 4882.801 ; gain = 2450.715 ; free physical = 111409 ; free virtual = 425732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB3 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*B         | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B      | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1500|
|3     |DSP48E2         |    44|
|4     |DSP_ALU         |  1981|
|5     |DSP_A_B_DATA    |  1981|
|6     |DSP_C_DATA      |  1981|
|7     |DSP_MULTIPLIER  |  1981|
|8     |DSP_M_DATA      |  1981|
|9     |DSP_OUTPUT      |  1981|
|10    |DSP_PREADD      |  1981|
|11    |DSP_PREADD_DATA |  1981|
|12    |LUT1            |   225|
|13    |LUT2            |  6921|
|14    |LUT3            |  9251|
|15    |LUT4            | 23007|
|16    |LUT5            | 15918|
|17    |LUT6            | 18846|
|18    |MUXF7           |   644|
|19    |RAMB18E2        |   328|
|20    |FDRE            | 18385|
|21    |FDSE            |   453|
|22    |IBUF            |  1604|
|23    |OBUF            |   513|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                                                                                                       |Cells  |
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                                                                                                             | 113488|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                                 |    480|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w16_d2_S                                                                                                                                                      |     59|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2752                                                                                                                                        |     49|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w16_d2_S_0                                                                                                                                                    |     75|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2751                                                                                                                                        |     64|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w16_d2_S_1                                                                                                                                                    |     58|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2750                                                                                                                                        |     49|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w16_d2_S_2                                                                                                                                                    |     58|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2749                                                                                                                                        |     49|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w16_d2_S_3                                                                                                                                                    |     73|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2748                                                                                                                                        |     64|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w16_d2_S_4                                                                                                                                                    |     60|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2747                                                                                                                                        |     49|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w16_d2_S_5                                                                                                                                                    |     58|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2746                                                                                                                                        |     49|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w16_d2_S_6                                                                                                                                                    |     73|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2745                                                                                                                                        |     64|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w16_d2_S_7                                                                                                                                                    |     58|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2744                                                                                                                                        |     49|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w16_d2_S_8                                                                                                                                                    |     60|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2743                                                                                                                                        |     49|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w16_d2_S_9                                                                                                                                                    |     75|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2742                                                                                                                                        |     64|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w16_d2_S_10                                                                                                                                                   |     73|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2741                                                                                                                                        |     63|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w16_d2_S_11                                                                                                                                                   |     58|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2740                                                                                                                                        |     49|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w16_d2_S_12                                                                                                                                                   |     59|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2739                                                                                                                                        |     49|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w16_d2_S_13                                                                                                                                                   |     74|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2738                                                                                                                                        |     64|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w16_d2_S_14                                                                                                                                                   |     59|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2737                                                                                                                                        |     49|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w16_d2_S_15                                                                                                                                                   |     59|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2736                                                                                                                                        |     49|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w16_d2_S_16                                                                                                                                                   |     73|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2735                                                                                                                                        |     63|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w16_d2_S_17                                                                                                                                                   |     59|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2734                                                                                                                                        |     49|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w16_d2_S_18                                                                                                                                                   |     58|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2733                                                                                                                                        |     49|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w16_d2_S_19                                                                                                                                                   |     74|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2732                                                                                                                                        |     64|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w16_d2_S_20                                                                                                                                                   |     58|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2731                                                                                                                                        |     49|
|47    |  sparse_arr_feat_conv1_out_30_U                                      |hls_dummy_fifo_w16_d2_S_21                                                                                                                                                   |     58|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2730                                                                                                                                        |     49|
|49    |  sparse_arr_feat_conv1_out_31_U                                      |hls_dummy_fifo_w16_d2_S_22                                                                                                                                                   |     59|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2729                                                                                                                                        |     49|
|51    |  sparse_arr_feat_conv1_out_32_U                                      |hls_dummy_fifo_w16_d2_S_23                                                                                                                                                   |     78|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2728                                                                                                                                        |     63|
|53    |  sparse_arr_feat_conv1_out_33_U                                      |hls_dummy_fifo_w16_d2_S_24                                                                                                                                                   |     59|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2727                                                                                                                                        |     49|
|55    |  sparse_arr_feat_conv1_out_34_U                                      |hls_dummy_fifo_w16_d2_S_25                                                                                                                                                   |     58|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2726                                                                                                                                        |     49|
|57    |  sparse_arr_feat_conv1_out_35_U                                      |hls_dummy_fifo_w16_d2_S_26                                                                                                                                                   |     73|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2725                                                                                                                                        |     64|
|59    |  sparse_arr_feat_conv1_out_36_U                                      |hls_dummy_fifo_w16_d2_S_27                                                                                                                                                   |     60|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2724                                                                                                                                        |     49|
|61    |  sparse_arr_feat_conv1_out_37_U                                      |hls_dummy_fifo_w16_d2_S_28                                                                                                                                                   |     58|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2723                                                                                                                                        |     49|
|63    |  sparse_arr_feat_conv1_out_38_U                                      |hls_dummy_fifo_w16_d2_S_29                                                                                                                                                   |     73|
|64    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2722                                                                                                                                        |     64|
|65    |  sparse_arr_feat_conv1_out_39_U                                      |hls_dummy_fifo_w16_d2_S_30                                                                                                                                                   |     58|
|66    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2721                                                                                                                                        |     49|
|67    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w16_d2_S_31                                                                                                                                                   |     59|
|68    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2720                                                                                                                                        |     49|
|69    |  sparse_arr_feat_conv1_out_40_U                                      |hls_dummy_fifo_w16_d2_S_32                                                                                                                                                   |     59|
|70    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2719                                                                                                                                        |     49|
|71    |  sparse_arr_feat_conv1_out_41_U                                      |hls_dummy_fifo_w16_d2_S_33                                                                                                                                                   |     74|
|72    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2718                                                                                                                                        |     64|
|73    |  sparse_arr_feat_conv1_out_42_U                                      |hls_dummy_fifo_w16_d2_S_34                                                                                                                                                   |     58|
|74    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2717                                                                                                                                        |     49|
|75    |  sparse_arr_feat_conv1_out_43_U                                      |hls_dummy_fifo_w16_d2_S_35                                                                                                                                                   |     59|
|76    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2716                                                                                                                                        |     49|
|77    |  sparse_arr_feat_conv1_out_44_U                                      |hls_dummy_fifo_w16_d2_S_36                                                                                                                                                   |     73|
|78    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2715                                                                                                                                        |     64|
|79    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w16_d2_S_37                                                                                                                                                   |     59|
|80    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2714                                                                                                                                        |     49|
|81    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w16_d2_S_38                                                                                                                                                   |     75|
|82    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2713                                                                                                                                        |     64|
|83    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w16_d2_S_39                                                                                                                                                   |     58|
|84    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2712                                                                                                                                        |     49|
|85    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w16_d2_S_40                                                                                                                                                   |     59|
|86    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2711                                                                                                                                        |     49|
|87    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w16_d2_S_41                                                                                                                                                   |     73|
|88    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2710                                                                                                                                        |     64|
|89    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w16_d2_S_42                                                                                                                                                   |     58|
|90    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2709                                                                                                                                        |     49|
|91    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w16_d2_S_43                                                                                                                                                   |     61|
|92    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2708                                                                                                                                        |     49|
|93    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w16_d2_S_44                                                                                                                                                   |     79|
|94    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2707                                                                                                                                        |     65|
|95    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w16_d2_S_45                                                                                                                                                   |     74|
|96    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2706                                                                                                                                        |     65|
|97    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w16_d2_S_46                                                                                                                                                   |     75|
|98    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2705                                                                                                                                        |     65|
|99    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w16_d2_S_47                                                                                                                                                   |     74|
|100   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2704                                                                                                                                        |     65|
|101   |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w16_d2_S_48                                                                                                                                                   |     74|
|102   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2703                                                                                                                                        |     65|
|103   |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w16_d2_S_49                                                                                                                                                   |     74|
|104   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2702                                                                                                                                        |     65|
|105   |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w16_d2_S_50                                                                                                                                                   |     77|
|106   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2701                                                                                                                                        |     65|
|107   |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w16_d2_S_51                                                                                                                                                   |     74|
|108   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2700                                                                                                                                        |     65|
|109   |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w16_d2_S_52                                                                                                                                                   |     74|
|110   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2699                                                                                                                                        |     65|
|111   |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w16_d2_S_53                                                                                                                                                   |     74|
|112   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2698                                                                                                                                        |     65|
|113   |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w16_d2_S_54                                                                                                                                                   |     74|
|114   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2697                                                                                                                                        |     65|
|115   |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w16_d2_S_55                                                                                                                                                   |     74|
|116   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2696                                                                                                                                        |     65|
|117   |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w16_d2_S_56                                                                                                                                                   |     76|
|118   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2695                                                                                                                                        |     65|
|119   |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w16_d2_S_57                                                                                                                                                   |     75|
|120   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2694                                                                                                                                        |     65|
|121   |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w16_d2_S_58                                                                                                                                                   |     74|
|122   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2693                                                                                                                                        |     65|
|123   |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w16_d2_S_59                                                                                                                                                   |     74|
|124   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2692                                                                                                                                        |     65|
|125   |  sparse_arr_feat_conv2_out_25_U                                      |hls_dummy_fifo_w16_d2_S_60                                                                                                                                                   |     76|
|126   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2691                                                                                                                                        |     65|
|127   |  sparse_arr_feat_conv2_out_26_U                                      |hls_dummy_fifo_w16_d2_S_61                                                                                                                                                   |     78|
|128   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2690                                                                                                                                        |     65|
|129   |  sparse_arr_feat_conv2_out_27_U                                      |hls_dummy_fifo_w16_d2_S_62                                                                                                                                                   |     74|
|130   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2689                                                                                                                                        |     65|
|131   |  sparse_arr_feat_conv2_out_28_U                                      |hls_dummy_fifo_w16_d2_S_63                                                                                                                                                   |     74|
|132   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2688                                                                                                                                        |     65|
|133   |  sparse_arr_feat_conv2_out_29_U                                      |hls_dummy_fifo_w16_d2_S_64                                                                                                                                                   |     74|
|134   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2687                                                                                                                                        |     65|
|135   |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w16_d2_S_65                                                                                                                                                   |     76|
|136   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2686                                                                                                                                        |     65|
|137   |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w16_d2_S_66                                                                                                                                                   |     75|
|138   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2685                                                                                                                                        |     65|
|139   |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w16_d2_S_67                                                                                                                                                   |     75|
|140   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2684                                                                                                                                        |     65|
|141   |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w16_d2_S_68                                                                                                                                                   |     76|
|142   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2683                                                                                                                                        |     65|
|143   |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w16_d2_S_69                                                                                                                                                   |     74|
|144   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2682                                                                                                                                        |     65|
|145   |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w16_d2_S_70                                                                                                                                                   |     74|
|146   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2681                                                                                                                                        |     65|
|147   |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w16_d2_S_71                                                                                                                                                   |     74|
|148   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2680                                                                                                                                        |     65|
|149   |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w16_d2_S_72                                                                                                                                                   |     76|
|150   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2679                                                                                                                                        |     65|
|151   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w16_d2_S_73                                                                                                                                                   |     76|
|152   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2678                                                                                                                                        |     65|
|153   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w16_d2_S_74                                                                                                                                                   |     57|
|154   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2677                                                                                                                                        |     48|
|155   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w16_d2_S_75                                                                                                                                                   |     57|
|156   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2676                                                                                                                                        |     48|
|157   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w16_d2_S_76                                                                                                                                                   |     57|
|158   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2675                                                                                                                                        |     48|
|159   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w16_d2_S_77                                                                                                                                                   |     60|
|160   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2674                                                                                                                                        |     48|
|161   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w16_d2_S_78                                                                                                                                                   |     57|
|162   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2673                                                                                                                                        |     48|
|163   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w16_d2_S_79                                                                                                                                                   |     57|
|164   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2672                                                                                                                                        |     48|
|165   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w16_d2_S_80                                                                                                                                                   |     57|
|166   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2671                                                                                                                                        |     48|
|167   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w16_d2_S_81                                                                                                                                                   |     57|
|168   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2670                                                                                                                                        |     48|
|169   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w16_d2_S_82                                                                                                                                                   |     59|
|170   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2669                                                                                                                                        |     48|
|171   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w16_d2_S_83                                                                                                                                                   |     57|
|172   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2668                                                                                                                                        |     48|
|173   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w16_d2_S_84                                                                                                                                                   |     58|
|174   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2667                                                                                                                                        |     48|
|175   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w16_d2_S_85                                                                                                                                                   |     57|
|176   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2666                                                                                                                                        |     48|
|177   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w16_d2_S_86                                                                                                                                                   |     58|
|178   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2665                                                                                                                                        |     48|
|179   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w16_d2_S_87                                                                                                                                                   |     57|
|180   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2664                                                                                                                                        |     48|
|181   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w16_d2_S_88                                                                                                                                                   |     57|
|182   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                                                                             |     48|
|183   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                       |    129|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2663                                                                                                                                         |    119|
|185   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_89                                                                                                                                                    |    201|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2662                                                                                                                                         |    192|
|187   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_90                                                                                                                                                    |    188|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2661                                                                                                                                         |    178|
|189   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_91                                                                                                                                                    |    131|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2660                                                                                                                                         |    122|
|191   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_92                                                                                                                                                    |    160|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2659                                                                                                                                         |    151|
|193   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_93                                                                                                                                                    |    193|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2658                                                                                                                                         |    181|
|195   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_94                                                                                                                                                    |    153|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2657                                                                                                                                         |    143|
|197   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_95                                                                                                                                                    |    156|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2656                                                                                                                                         |    147|
|199   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_96                                                                                                                                                    |    189|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2655                                                                                                                                         |    180|
|201   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_97                                                                                                                                                    |    159|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2654                                                                                                                                         |    149|
|203   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_98                                                                                                                                                    |    167|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2653                                                                                                                                         |    158|
|205   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_99                                                                                                                                                    |    140|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2652                                                                                                                                         |    131|
|207   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_100                                                                                                                                                   |    183|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2651                                                                                                                                         |    174|
|209   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_101                                                                                                                                                   |    162|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2650                                                                                                                                         |    153|
|211   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_102                                                                                                                                                   |    197|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2649                                                                                                                                         |    187|
|213   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_103                                                                                                                                                   |    137|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2648                                                                                                                                         |    128|
|215   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_104                                                                                                                                                   |    220|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2647                                                                                                                                         |    210|
|217   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_105                                                                                                                                                   |    161|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2646                                                                                                                                         |    151|
|219   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_106                                                                                                                                                   |    119|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2645                                                                                                                                         |    108|
|221   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_107                                                                                                                                                   |    119|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2644                                                                                                                                         |    109|
|223   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_108                                                                                                                                                   |    126|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2643                                                                                                                                         |    117|
|225   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_109                                                                                                                                                   |    162|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2642                                                                                                                                         |    153|
|227   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_110                                                                                                                                                   |    143|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2641                                                                                                                                         |    134|
|229   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_111                                                                                                                                                   |    145|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2640                                                                                                                                         |    136|
|231   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_112                                                                                                                                                   |    128|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2639                                                                                                                                         |    118|
|233   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_113                                                                                                                                                   |    158|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2638                                                                                                                                         |    149|
|235   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_114                                                                                                                                                   |    140|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2637                                                                                                                                         |    130|
|237   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_115                                                                                                                                                   |    138|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2636                                                                                                                                         |    128|
|239   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_116                                                                                                                                                   |    138|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2635                                                                                                                                         |    129|
|241   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_117                                                                                                                                                   |    141|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2634                                                                                                                                         |    132|
|243   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_118                                                                                                                                                   |    156|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2633                                                                                                                                         |    147|
|245   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_119                                                                                                                                                   |    152|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2632                                                                                                                                         |    142|
|247   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_120                                                                                                                                                   |    136|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2631                                                                                                                                         |    126|
|249   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_121                                                                                                                                                   |    144|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2630                                                                                                                                         |    135|
|251   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_122                                                                                                                                                   |    189|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2629                                                                                                                                         |    180|
|253   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_123                                                                                                                                                   |    132|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2628                                                                                                                                         |    123|
|255   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_124                                                                                                                                                   |    108|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2627                                                                                                                                         |     96|
|257   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_125                                                                                                                                                   |    141|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2626                                                                                                                                         |    131|
|259   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_126                                                                                                                                                   |    223|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2625                                                                                                                                         |    214|
|261   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_127                                                                                                                                                   |    144|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2624                                                                                                                                         |    135|
|263   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_128                                                                                                                                                   |    158|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2623                                                                                                                                         |    149|
|265   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_129                                                                                                                                                   |    126|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2622                                                                                                                                         |    117|
|267   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_130                                                                                                                                                   |    167|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2621                                                                                                                                         |    158|
|269   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_131                                                                                                                                                   |    191|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2620                                                                                                                                         |    182|
|271   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_132                                                                                                                                                   |    171|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2619                                                                                                                                         |    161|
|273   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_133                                                                                                                                                   |    178|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2618                                                                                                                                         |    168|
|275   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_134                                                                                                                                                   |    199|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2617                                                                                                                                         |    190|
|277   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_135                                                                                                                                                   |    191|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2616                                                                                                                                         |    182|
|279   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_136                                                                                                                                                   |    155|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2615                                                                                                                                         |    145|
|281   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_137                                                                                                                                                   |    174|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2614                                                                                                                                         |    164|
|283   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_138                                                                                                                                                   |    220|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2613                                                                                                                                         |    210|
|285   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_139                                                                                                                                                   |    178|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2612                                                                                                                                         |    168|
|287   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_140                                                                                                                                                   |    154|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2611                                                                                                                                         |    145|
|289   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_141                                                                                                                                                   |    136|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2610                                                                                                                                         |    127|
|291   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_142                                                                                                                                                   |    267|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2609                                                                                                                                         |    258|
|293   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_143                                                                                                                                                   |    174|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2608                                                                                                                                         |    165|
|295   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_144                                                                                                                                                   |    173|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2607                                                                                                                                         |    164|
|297   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_145                                                                                                                                                   |    181|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2606                                                                                                                                         |    172|
|299   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_146                                                                                                                                                   |    133|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2605                                                                                                                                         |    122|
|301   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_147                                                                                                                                                   |    193|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                              |    182|
|303   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s                                                                                                 |  33333|
|304   |    select_ln134_775_reg_69193_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/select_ln134_775_reg_69193_reg_funnel                                                                   |      8|
|305   |    select_ln134_771_reg_69183_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/select_ln134_775_reg_69193_reg_funnel__4                                                                |      8|
|306   |    select_ln134_1013_reg_69958_reg                                   |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/select_ln134_775_reg_69193_reg_funnel__1                                                                |      8|
|307   |    select_ln134_1027_reg_70003_reg                                   |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/select_ln134_775_reg_69193_reg_funnel__2                                                                |      8|
|308   |    select_ln134_789_reg_69238_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/select_ln134_775_reg_69193_reg_funnel__3                                                                |      8|
|309   |    select_ln134_785_reg_69228_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/select_ln134_775_reg_69193_reg_funnel__7                                                                |      8|
|310   |    select_ln134_757_reg_69138_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/select_ln134_775_reg_69193_reg_funnel__6                                                                |      8|
|311   |    select_ln134_761_reg_69148_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/select_ln134_775_reg_69193_reg_funnel__5                                                                |      8|
|312   |    select_ln134_526_reg_68388_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/select_ln134_526_reg_68388_reg_funnel__1                                                                |      8|
|313   |    mul_16s_12ns_26_1_1_U117                                          |hls_dummy_mul_16s_12ns_26_1_1                                                                                                                                                |     26|
|314   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U458/tmp_product_funnel__26                                                          |      8|
|315   |    mul_16s_12ns_26_1_1_U163                                          |hls_dummy_mul_16s_12ns_26_1_1_1942                                                                                                                                           |     19|
|316   |    mul_16s_12ns_26_1_1_U209                                          |hls_dummy_mul_16s_12ns_26_1_1_1943                                                                                                                                           |     19|
|317   |    mul_16s_12ns_26_1_1_U25                                           |hls_dummy_mul_16s_12ns_26_1_1_1944                                                                                                                                           |     19|
|318   |    mul_16s_12ns_26_1_1_U255                                          |hls_dummy_mul_16s_12ns_26_1_1_1945                                                                                                                                           |     19|
|319   |    mul_16s_12ns_26_1_1_U301                                          |hls_dummy_mul_16s_12ns_26_1_1_1946                                                                                                                                           |     26|
|320   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U458/tmp_product_funnel__137                                                         |      8|
|321   |    mul_16s_12ns_26_1_1_U347                                          |hls_dummy_mul_16s_12ns_26_1_1_1947                                                                                                                                           |     26|
|322   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U458/tmp_product_funnel__16                                                          |      8|
|323   |    mul_16s_12ns_26_1_1_U393                                          |hls_dummy_mul_16s_12ns_26_1_1_1948                                                                                                                                           |     26|
|324   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U378/tmp_product_funnel__3                                                           |      8|
|325   |    mul_16s_12ns_26_1_1_U439                                          |hls_dummy_mul_16s_12ns_26_1_1_1949                                                                                                                                           |     26|
|326   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U458/tmp_product_funnel__45                                                          |      8|
|327   |    mul_16s_12ns_26_1_1_U485                                          |hls_dummy_mul_16s_12ns_26_1_1_1950                                                                                                                                           |     19|
|328   |    mul_16s_12ns_26_1_1_U531                                          |hls_dummy_mul_16s_12ns_26_1_1_1951                                                                                                                                           |     19|
|329   |    mul_16s_12ns_26_1_1_U577                                          |hls_dummy_mul_16s_12ns_26_1_1_1952                                                                                                                                           |     19|
|330   |    mul_16s_12ns_26_1_1_U623                                          |hls_dummy_mul_16s_12ns_26_1_1_1953                                                                                                                                           |     19|
|331   |    mul_16s_12ns_26_1_1_U669                                          |hls_dummy_mul_16s_12ns_26_1_1_1954                                                                                                                                           |     26|
|332   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U378/tmp_product_funnel__2                                                           |      8|
|333   |    mul_16s_12ns_26_1_1_U71                                           |hls_dummy_mul_16s_12ns_26_1_1_1955                                                                                                                                           |     19|
|334   |    mul_16s_14s_26_1_1_U132                                           |hls_dummy_mul_16s_14s_26_1_1                                                                                                                                                 |     19|
|335   |    mul_16s_14s_26_1_1_U178                                           |hls_dummy_mul_16s_14s_26_1_1_1956                                                                                                                                            |     19|
|336   |    mul_16s_14s_26_1_1_U224                                           |hls_dummy_mul_16s_14s_26_1_1_1957                                                                                                                                            |     19|
|337   |    mul_16s_14s_26_1_1_U270                                           |hls_dummy_mul_16s_14s_26_1_1_1958                                                                                                                                            |     19|
|338   |    mul_16s_14s_26_1_1_U316                                           |hls_dummy_mul_16s_14s_26_1_1_1959                                                                                                                                            |     26|
|339   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U458/tmp_product_funnel__156                                                         |      8|
|340   |    mul_16s_14s_26_1_1_U362                                           |hls_dummy_mul_16s_14s_26_1_1_1960                                                                                                                                            |     26|
|341   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U458/tmp_product_funnel__51                                                          |      8|
|342   |    mul_16s_14s_26_1_1_U40                                            |hls_dummy_mul_16s_14s_26_1_1_1961                                                                                                                                            |     19|
|343   |    mul_16s_14s_26_1_1_U408                                           |hls_dummy_mul_16s_14s_26_1_1_1962                                                                                                                                            |     26|
|344   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U378/tmp_product_funnel__4                                                           |      8|
|345   |    mul_16s_14s_26_1_1_U454                                           |hls_dummy_mul_16s_14s_26_1_1_1963                                                                                                                                            |     26|
|346   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U458/tmp_product_funnel__11                                                          |      8|
|347   |    mul_16s_14s_26_1_1_U500                                           |hls_dummy_mul_16s_14s_26_1_1_1964                                                                                                                                            |     19|
|348   |    mul_16s_14s_26_1_1_U546                                           |hls_dummy_mul_16s_14s_26_1_1_1965                                                                                                                                            |     19|
|349   |    mul_16s_14s_26_1_1_U592                                           |hls_dummy_mul_16s_14s_26_1_1_1966                                                                                                                                            |     19|
|350   |    mul_16s_14s_26_1_1_U638                                           |hls_dummy_mul_16s_14s_26_1_1_1967                                                                                                                                            |     19|
|351   |    mul_16s_14s_26_1_1_U684                                           |hls_dummy_mul_16s_14s_26_1_1_1968                                                                                                                                            |     19|
|352   |    mul_16s_14s_26_1_1_U86                                            |hls_dummy_mul_16s_14s_26_1_1_1969                                                                                                                                            |     19|
|353   |    mul_16s_15s_26_1_1_U10                                            |hls_dummy_mul_16s_15s_26_1_1                                                                                                                                                 |     19|
|354   |    mul_16s_15s_26_1_1_U100                                           |hls_dummy_mul_16s_15s_26_1_1_1970                                                                                                                                            |     55|
|355   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__12                                                           |      8|
|356   |    mul_16s_15s_26_1_1_U101                                           |hls_dummy_mul_16s_15s_26_1_1_1971                                                                                                                                            |     22|
|357   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__15                                                           |      8|
|358   |    mul_16s_15s_26_1_1_U102                                           |hls_dummy_mul_16s_15s_26_1_1_1972                                                                                                                                            |     19|
|359   |    mul_16s_15s_26_1_1_U103                                           |hls_dummy_mul_16s_15s_26_1_1_1973                                                                                                                                            |     24|
|360   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__211                                                         |      8|
|361   |    mul_16s_15s_26_1_1_U104                                           |hls_dummy_mul_16s_15s_26_1_1_1974                                                                                                                                            |     22|
|362   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__38                                                          |      8|
|363   |    mul_16s_15s_26_1_1_U105                                           |hls_dummy_mul_16s_15s_26_1_1_1975                                                                                                                                            |     55|
|364   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__264                                                         |      8|
|365   |    mul_16s_15s_26_1_1_U106                                           |hls_dummy_mul_16s_15s_26_1_1_1976                                                                                                                                            |     55|
|366   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__181                                                         |      8|
|367   |    mul_16s_15s_26_1_1_U107                                           |hls_dummy_mul_16s_15s_26_1_1_1977                                                                                                                                            |    108|
|368   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__154                                                         |      8|
|369   |    mul_16s_15s_26_1_1_U108                                           |hls_dummy_mul_16s_15s_26_1_1_1978                                                                                                                                            |     22|
|370   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__356                                                         |      8|
|371   |    mul_16s_15s_26_1_1_U109                                           |hls_dummy_mul_16s_15s_26_1_1_1979                                                                                                                                            |     55|
|372   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__308                                                         |      8|
|373   |    mul_16s_15s_26_1_1_U11                                            |hls_dummy_mul_16s_15s_26_1_1_1980                                                                                                                                            |     55|
|374   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__95                                                           |      8|
|375   |    mul_16s_15s_26_1_1_U110                                           |hls_dummy_mul_16s_15s_26_1_1_1981                                                                                                                                            |     24|
|376   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__35                                                          |      8|
|377   |    mul_16s_15s_26_1_1_U111                                           |hls_dummy_mul_16s_15s_26_1_1_1982                                                                                                                                            |     66|
|378   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__110                                                         |      8|
|379   |    mul_16s_15s_26_1_1_U112                                           |hls_dummy_mul_16s_15s_26_1_1_1983                                                                                                                                            |     23|
|380   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__354                                                         |      8|
|381   |    mul_16s_15s_26_1_1_U113                                           |hls_dummy_mul_16s_15s_26_1_1_1984                                                                                                                                            |     25|
|382   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__19                                                          |      8|
|383   |    mul_16s_15s_26_1_1_U114                                           |hls_dummy_mul_16s_15s_26_1_1_1985                                                                                                                                            |     22|
|384   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__335                                                         |      8|
|385   |    mul_16s_15s_26_1_1_U115                                           |hls_dummy_mul_16s_15s_26_1_1_1986                                                                                                                                            |     48|
|386   |    mul_16s_15s_26_1_1_U116                                           |hls_dummy_mul_16s_15s_26_1_1_1987                                                                                                                                            |     15|
|387   |    mul_16s_15s_26_1_1_U118                                           |hls_dummy_mul_16s_15s_26_1_1_1988                                                                                                                                            |     23|
|388   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__189                                                         |      8|
|389   |    mul_16s_15s_26_1_1_U119                                           |hls_dummy_mul_16s_15s_26_1_1_1989                                                                                                                                            |     22|
|390   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__156                                                         |      8|
|391   |    mul_16s_15s_26_1_1_U12                                            |hls_dummy_mul_16s_15s_26_1_1_1990                                                                                                                                            |     22|
|392   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel                                                               |      8|
|393   |    mul_16s_15s_26_1_1_U120                                           |hls_dummy_mul_16s_15s_26_1_1_1991                                                                                                                                            |     55|
|394   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__126                                                         |      8|
|395   |    mul_16s_15s_26_1_1_U121                                           |hls_dummy_mul_16s_15s_26_1_1_1992                                                                                                                                            |     54|
|396   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__157                                                         |      8|
|397   |    mul_16s_15s_26_1_1_U122                                           |hls_dummy_mul_16s_15s_26_1_1_1993                                                                                                                                            |    110|
|398   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__132                                                         |      8|
|399   |    mul_16s_15s_26_1_1_U123                                           |hls_dummy_mul_16s_15s_26_1_1_1994                                                                                                                                            |     22|
|400   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__312                                                         |      8|
|401   |    mul_16s_15s_26_1_1_U124                                           |hls_dummy_mul_16s_15s_26_1_1_1995                                                                                                                                            |     55|
|402   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__194                                                         |      8|
|403   |    mul_16s_15s_26_1_1_U126                                           |hls_dummy_mul_16s_15s_26_1_1_1996                                                                                                                                            |     66|
|404   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__80                                                          |      8|
|405   |    mul_16s_15s_26_1_1_U127                                           |hls_dummy_mul_16s_15s_26_1_1_1997                                                                                                                                            |     23|
|406   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__333                                                         |      8|
|407   |    mul_16s_15s_26_1_1_U128                                           |hls_dummy_mul_16s_15s_26_1_1_1998                                                                                                                                            |     25|
|408   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__372                                                         |      8|
|409   |    mul_16s_15s_26_1_1_U129                                           |hls_dummy_mul_16s_15s_26_1_1_1999                                                                                                                                            |     22|
|410   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__321                                                         |      8|
|411   |    mul_16s_15s_26_1_1_U13                                            |hls_dummy_mul_16s_15s_26_1_1_2000                                                                                                                                            |     24|
|412   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__195                                                         |      8|
|413   |    mul_16s_15s_26_1_1_U130                                           |hls_dummy_mul_16s_15s_26_1_1_2001                                                                                                                                            |     48|
|414   |    mul_16s_15s_26_1_1_U131                                           |hls_dummy_mul_16s_15s_26_1_1_2002                                                                                                                                            |     15|
|415   |    mul_16s_15s_26_1_1_U133                                           |hls_dummy_mul_16s_15s_26_1_1_2003                                                                                                                                            |     23|
|416   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__208                                                         |      8|
|417   |    mul_16s_15s_26_1_1_U134                                           |hls_dummy_mul_16s_15s_26_1_1_2004                                                                                                                                            |     22|
|418   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__279                                                         |      8|
|419   |    mul_16s_15s_26_1_1_U135                                           |hls_dummy_mul_16s_15s_26_1_1_2005                                                                                                                                            |     55|
|420   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__34                                                          |      8|
|421   |    mul_16s_15s_26_1_1_U136                                           |hls_dummy_mul_16s_15s_26_1_1_2006                                                                                                                                            |     54|
|422   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__46                                                          |      8|
|423   |    mul_16s_15s_26_1_1_U137                                           |hls_dummy_mul_16s_15s_26_1_1_2007                                                                                                                                            |    109|
|424   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__114                                                         |      8|
|425   |    mul_16s_15s_26_1_1_U138                                           |hls_dummy_mul_16s_15s_26_1_1_2008                                                                                                                                            |     22|
|426   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__195                                                         |      8|
|427   |    mul_16s_15s_26_1_1_U139                                           |hls_dummy_mul_16s_15s_26_1_1_2009                                                                                                                                            |     55|
|428   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__122                                                         |      8|
|429   |    mul_16s_15s_26_1_1_U14                                            |hls_dummy_mul_16s_15s_26_1_1_2010                                                                                                                                            |     22|
|430   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__106                                                         |      8|
|431   |    mul_16s_15s_26_1_1_U140                                           |hls_dummy_mul_16s_15s_26_1_1_2011                                                                                                                                            |     23|
|432   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__27                                                          |      8|
|433   |    mul_16s_15s_26_1_1_U141                                           |hls_dummy_mul_16s_15s_26_1_1_2012                                                                                                                                            |     66|
|434   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__292                                                         |      8|
|435   |    mul_16s_15s_26_1_1_U142                                           |hls_dummy_mul_16s_15s_26_1_1_2013                                                                                                                                            |     23|
|436   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__248                                                         |      8|
|437   |    mul_16s_15s_26_1_1_U143                                           |hls_dummy_mul_16s_15s_26_1_1_2014                                                                                                                                            |     25|
|438   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__206                                                         |      8|
|439   |    mul_16s_15s_26_1_1_U144                                           |hls_dummy_mul_16s_15s_26_1_1_2015                                                                                                                                            |     22|
|440   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__169                                                         |      8|
|441   |    mul_16s_15s_26_1_1_U145                                           |hls_dummy_mul_16s_15s_26_1_1_2016                                                                                                                                            |     55|
|442   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__91                                                           |      8|
|443   |    mul_16s_15s_26_1_1_U146                                           |hls_dummy_mul_16s_15s_26_1_1_2017                                                                                                                                            |     22|
|444   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__96                                                           |      8|
|445   |    mul_16s_15s_26_1_1_U147                                           |hls_dummy_mul_16s_15s_26_1_1_2018                                                                                                                                            |     55|
|446   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__158                                                         |      8|
|447   |    mul_16s_15s_26_1_1_U148                                           |hls_dummy_mul_16s_15s_26_1_1_2019                                                                                                                                            |     19|
|448   |    mul_16s_15s_26_1_1_U149                                           |hls_dummy_mul_16s_15s_26_1_1_2020                                                                                                                                            |     22|
|449   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__208                                                         |      8|
|450   |    mul_16s_15s_26_1_1_U15                                            |hls_dummy_mul_16s_15s_26_1_1_2021                                                                                                                                            |     55|
|451   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__67                                                           |      8|
|452   |    mul_16s_15s_26_1_1_U150                                           |hls_dummy_mul_16s_15s_26_1_1_2022                                                                                                                                            |     55|
|453   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__53                                                          |      8|
|454   |    mul_16s_15s_26_1_1_U151                                           |hls_dummy_mul_16s_15s_26_1_1_2023                                                                                                                                            |     24|
|455   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__190                                                         |      8|
|456   |    mul_16s_15s_26_1_1_U152                                           |hls_dummy_mul_16s_15s_26_1_1_2024                                                                                                                                            |    108|
|457   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__239                                                         |      8|
|458   |    mul_16s_15s_26_1_1_U153                                           |hls_dummy_mul_16s_15s_26_1_1_2025                                                                                                                                            |     22|
|459   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__40                                                          |      8|
|460   |    mul_16s_15s_26_1_1_U154                                           |hls_dummy_mul_16s_15s_26_1_1_2026                                                                                                                                            |     55|
|461   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__291                                                         |      8|
|462   |    mul_16s_15s_26_1_1_U155                                           |hls_dummy_mul_16s_15s_26_1_1_2027                                                                                                                                            |     24|
|463   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__15                                                          |      8|
|464   |    mul_16s_15s_26_1_1_U156                                           |hls_dummy_mul_16s_15s_26_1_1_2028                                                                                                                                            |     66|
|465   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__370                                                         |      8|
|466   |    mul_16s_15s_26_1_1_U157                                           |hls_dummy_mul_16s_15s_26_1_1_2029                                                                                                                                            |     23|
|467   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__332                                                         |      8|
|468   |    mul_16s_15s_26_1_1_U158                                           |hls_dummy_mul_16s_15s_26_1_1_2030                                                                                                                                            |     25|
|469   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__280                                                         |      8|
|470   |    mul_16s_15s_26_1_1_U159                                           |hls_dummy_mul_16s_15s_26_1_1_2031                                                                                                                                            |     22|
|471   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__124                                                         |      8|
|472   |    mul_16s_15s_26_1_1_U16                                            |hls_dummy_mul_16s_15s_26_1_1_2032                                                                                                                                            |     55|
|473   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__72                                                          |      8|
|474   |    mul_16s_15s_26_1_1_U160                                           |hls_dummy_mul_16s_15s_26_1_1_2033                                                                                                                                            |     55|
|475   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__1                                                            |      8|
|476   |    mul_16s_15s_26_1_1_U161                                           |hls_dummy_mul_16s_15s_26_1_1_2034                                                                                                                                            |     22|
|477   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__4                                                            |      8|
|478   |    mul_16s_15s_26_1_1_U162                                           |hls_dummy_mul_16s_15s_26_1_1_2035                                                                                                                                            |     55|
|479   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__152                                                         |      8|
|480   |    mul_16s_15s_26_1_1_U164                                           |hls_dummy_mul_16s_15s_26_1_1_2036                                                                                                                                            |     22|
|481   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__203                                                         |      8|
|482   |    mul_16s_15s_26_1_1_U165                                           |hls_dummy_mul_16s_15s_26_1_1_2037                                                                                                                                            |     55|
|483   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__38                                                           |      8|
|484   |    mul_16s_15s_26_1_1_U166                                           |hls_dummy_mul_16s_15s_26_1_1_2038                                                                                                                                            |     22|
|485   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__188                                                         |      8|
|486   |    mul_16s_15s_26_1_1_U167                                           |hls_dummy_mul_16s_15s_26_1_1_2039                                                                                                                                            |    110|
|487   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__1                                                           |      8|
|488   |    mul_16s_15s_26_1_1_U168                                           |hls_dummy_mul_16s_15s_26_1_1_2040                                                                                                                                            |     22|
|489   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__12                                                          |      8|
|490   |    mul_16s_15s_26_1_1_U169                                           |hls_dummy_mul_16s_15s_26_1_1_2041                                                                                                                                            |     55|
|491   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__167                                                         |      8|
|492   |    mul_16s_15s_26_1_1_U17                                            |hls_dummy_mul_16s_15s_26_1_1_2042                                                                                                                                            |    110|
|493   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__240                                                         |      8|
|494   |    mul_16s_15s_26_1_1_U170                                           |hls_dummy_mul_16s_15s_26_1_1_2043                                                                                                                                            |     23|
|495   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__194                                                         |      8|
|496   |    mul_16s_15s_26_1_1_U171                                           |hls_dummy_mul_16s_15s_26_1_1_2044                                                                                                                                            |     66|
|497   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__258                                                         |      8|
|498   |    mul_16s_15s_26_1_1_U172                                           |hls_dummy_mul_16s_15s_26_1_1_2045                                                                                                                                            |     23|
|499   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__216                                                         |      8|
|500   |    mul_16s_15s_26_1_1_U173                                           |hls_dummy_mul_16s_15s_26_1_1_2046                                                                                                                                            |     25|
|501   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__163                                                         |      8|
|502   |    mul_16s_15s_26_1_1_U174                                           |hls_dummy_mul_16s_15s_26_1_1_2047                                                                                                                                            |     22|
|503   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__39                                                           |      8|
|504   |    mul_16s_15s_26_1_1_U175                                           |hls_dummy_mul_16s_15s_26_1_1_2048                                                                                                                                            |     55|
|505   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__41                                                           |      8|
|506   |    mul_16s_15s_26_1_1_U176                                           |hls_dummy_mul_16s_15s_26_1_1_2049                                                                                                                                            |     22|
|507   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__43                                                           |      8|
|508   |    mul_16s_15s_26_1_1_U177                                           |hls_dummy_mul_16s_15s_26_1_1_2050                                                                                                                                            |     55|
|509   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__226                                                         |      8|
|510   |    mul_16s_15s_26_1_1_U179                                           |hls_dummy_mul_16s_15s_26_1_1_2051                                                                                                                                            |     22|
|511   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__305                                                         |      8|
|512   |    mul_16s_15s_26_1_1_U18                                            |hls_dummy_mul_16s_15s_26_1_1_2052                                                                                                                                            |     22|
|513   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__77                                                           |      8|
|514   |    mul_16s_15s_26_1_1_U180                                           |hls_dummy_mul_16s_15s_26_1_1_2053                                                                                                                                            |     55|
|515   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__58                                                           |      8|
|516   |    mul_16s_15s_26_1_1_U181                                           |hls_dummy_mul_16s_15s_26_1_1_2054                                                                                                                                            |     22|
|517   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__9                                                           |      8|
|518   |    mul_16s_15s_26_1_1_U182                                           |hls_dummy_mul_16s_15s_26_1_1_2055                                                                                                                                            |    111|
|519   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__232                                                         |      8|
|520   |    mul_16s_15s_26_1_1_U183                                           |hls_dummy_mul_16s_15s_26_1_1_2056                                                                                                                                            |     22|
|521   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__93                                                          |      8|
|522   |    mul_16s_15s_26_1_1_U184                                           |hls_dummy_mul_16s_15s_26_1_1_2057                                                                                                                                            |     55|
|523   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__138                                                         |      8|
|524   |    mul_16s_15s_26_1_1_U185                                           |hls_dummy_mul_16s_15s_26_1_1_2058                                                                                                                                            |     22|
|525   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__147                                                         |      8|
|526   |    mul_16s_15s_26_1_1_U186                                           |hls_dummy_mul_16s_15s_26_1_1_2059                                                                                                                                            |     66|
|527   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__199                                                         |      8|
|528   |    mul_16s_15s_26_1_1_U187                                           |hls_dummy_mul_16s_15s_26_1_1_2060                                                                                                                                            |     23|
|529   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__149                                                         |      8|
|530   |    mul_16s_15s_26_1_1_U188                                           |hls_dummy_mul_16s_15s_26_1_1_2061                                                                                                                                            |     25|
|531   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__102                                                         |      8|
|532   |    mul_16s_15s_26_1_1_U189                                           |hls_dummy_mul_16s_15s_26_1_1_2062                                                                                                                                            |     22|
|533   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__60                                                           |      8|
|534   |    mul_16s_15s_26_1_1_U19                                            |hls_dummy_mul_16s_15s_26_1_1_2063                                                                                                                                            |     55|
|535   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__76                                                           |      8|
|536   |    mul_16s_15s_26_1_1_U190                                           |hls_dummy_mul_16s_15s_26_1_1_2064                                                                                                                                            |     55|
|537   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__66                                                           |      8|
|538   |    mul_16s_15s_26_1_1_U191                                           |hls_dummy_mul_16s_15s_26_1_1_2065                                                                                                                                            |     22|
|539   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__70                                                           |      8|
|540   |    mul_16s_15s_26_1_1_U192                                           |hls_dummy_mul_16s_15s_26_1_1_2066                                                                                                                                            |     54|
|541   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__167                                                         |      8|
|542   |    mul_16s_15s_26_1_1_U193                                           |hls_dummy_mul_16s_15s_26_1_1_2067                                                                                                                                            |     22|
|543   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__47                                                          |      8|
|544   |    mul_16s_15s_26_1_1_U194                                           |hls_dummy_mul_16s_15s_26_1_1_2068                                                                                                                                            |     19|
|545   |    mul_16s_15s_26_1_1_U195                                           |hls_dummy_mul_16s_15s_26_1_1_2069                                                                                                                                            |     55|
|546   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__33                                                          |      8|
|547   |    mul_16s_15s_26_1_1_U196                                           |hls_dummy_mul_16s_15s_26_1_1_2070                                                                                                                                            |     37|
|548   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__193                                                         |      8|
|549   |    mul_16s_15s_26_1_1_U197                                           |hls_dummy_mul_16s_15s_26_1_1_2071                                                                                                                                            |     81|
|550   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__185                                                         |      8|
|551   |    mul_16s_15s_26_1_1_U198                                           |hls_dummy_mul_16s_15s_26_1_1_2072                                                                                                                                            |     22|
|552   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__162                                                         |      8|
|553   |    mul_16s_15s_26_1_1_U199                                           |hls_dummy_mul_16s_15s_26_1_1_2073                                                                                                                                            |     55|
|554   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__215                                                         |      8|
|555   |    mul_16s_15s_26_1_1_U20                                            |hls_dummy_mul_16s_15s_26_1_1_2074                                                                                                                                            |     24|
|556   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__18                                                          |      8|
|557   |    mul_16s_15s_26_1_1_U200                                           |hls_dummy_mul_16s_15s_26_1_1_2075                                                                                                                                            |     37|
|558   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__53                                                          |      8|
|559   |    mul_16s_15s_26_1_1_U201                                           |hls_dummy_mul_16s_15s_26_1_1_2076                                                                                                                                            |     66|
|560   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__43                                                          |      8|
|561   |    mul_16s_15s_26_1_1_U202                                           |hls_dummy_mul_16s_15s_26_1_1_2077                                                                                                                                            |     23|
|562   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__380                                                         |      8|
|563   |    mul_16s_15s_26_1_1_U203                                           |hls_dummy_mul_16s_15s_26_1_1_2078                                                                                                                                            |     25|
|564   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__341                                                         |      8|
|565   |    mul_16s_15s_26_1_1_U204                                           |hls_dummy_mul_16s_15s_26_1_1_2079                                                                                                                                            |     22|
|566   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__303                                                         |      8|
|567   |    mul_16s_15s_26_1_1_U205                                           |hls_dummy_mul_16s_15s_26_1_1_2080                                                                                                                                            |     55|
|568   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__22                                                           |      8|
|569   |    mul_16s_15s_26_1_1_U206                                           |hls_dummy_mul_16s_15s_26_1_1_2081                                                                                                                                            |     22|
|570   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__25                                                           |      8|
|571   |    mul_16s_15s_26_1_1_U207                                           |hls_dummy_mul_16s_15s_26_1_1_2082                                                                                                                                            |     54|
|572   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__47                                                          |      8|
|573   |    mul_16s_15s_26_1_1_U208                                           |hls_dummy_mul_16s_15s_26_1_1_2083                                                                                                                                            |     22|
|574   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__73                                                          |      8|
|575   |    mul_16s_15s_26_1_1_U21                                            |hls_dummy_mul_16s_15s_26_1_1_2084                                                                                                                                            |     66|
|576   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__220                                                         |      8|
|577   |    mul_16s_15s_26_1_1_U210                                           |hls_dummy_mul_16s_15s_26_1_1_2085                                                                                                                                            |     55|
|578   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__339                                                         |      8|
|579   |    mul_16s_15s_26_1_1_U211                                           |hls_dummy_mul_16s_15s_26_1_1_2086                                                                                                                                            |     37|
|580   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__81                                                          |      8|
|581   |    mul_16s_15s_26_1_1_U212                                           |hls_dummy_mul_16s_15s_26_1_1_2087                                                                                                                                            |     83|
|582   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__168                                                         |      8|
|583   |    mul_16s_15s_26_1_1_U213                                           |hls_dummy_mul_16s_15s_26_1_1_2088                                                                                                                                            |     22|
|584   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__28                                                           |      8|
|585   |    mul_16s_15s_26_1_1_U214                                           |hls_dummy_mul_16s_15s_26_1_1_2089                                                                                                                                            |     55|
|586   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__27                                                           |      8|
|587   |    mul_16s_15s_26_1_1_U215                                           |hls_dummy_mul_16s_15s_26_1_1_2090                                                                                                                                            |     37|
|588   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__88                                                          |      8|
|589   |    mul_16s_15s_26_1_1_U216                                           |hls_dummy_mul_16s_15s_26_1_1_2091                                                                                                                                            |     50|
|590   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__90                                                          |      8|
|591   |    mul_16s_15s_26_1_1_U217                                           |hls_dummy_mul_16s_15s_26_1_1_2092                                                                                                                                            |     41|
|592   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__165                                                         |      8|
|593   |    mul_16s_15s_26_1_1_U218                                           |hls_dummy_mul_16s_15s_26_1_1_2093                                                                                                                                            |     22|
|594   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__46                                                          |      8|
|595   |    mul_16s_15s_26_1_1_U219                                           |hls_dummy_mul_16s_15s_26_1_1_2094                                                                                                                                            |     22|
|596   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__352                                                         |      8|
|597   |    mul_16s_15s_26_1_1_U22                                            |hls_dummy_mul_16s_15s_26_1_1_2095                                                                                                                                            |     23|
|598   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__173                                                         |      8|
|599   |    mul_16s_15s_26_1_1_U220                                           |hls_dummy_mul_16s_15s_26_1_1_2096                                                                                                                                            |     55|
|600   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__30                                                           |      8|
|601   |    mul_16s_15s_26_1_1_U221                                           |hls_dummy_mul_16s_15s_26_1_1_2097                                                                                                                                            |     22|
|602   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__33                                                           |      8|
|603   |    mul_16s_15s_26_1_1_U222                                           |hls_dummy_mul_16s_15s_26_1_1_2098                                                                                                                                            |     24|
|604   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__146                                                         |      8|
|605   |    mul_16s_15s_26_1_1_U223                                           |hls_dummy_mul_16s_15s_26_1_1_2099                                                                                                                                            |     22|
|606   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__100                                                         |      8|
|607   |    mul_16s_15s_26_1_1_U225                                           |hls_dummy_mul_16s_15s_26_1_1_2100                                                                                                                                            |     55|
|608   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__172                                                         |      8|
|609   |    mul_16s_15s_26_1_1_U226                                           |hls_dummy_mul_16s_15s_26_1_1_2101                                                                                                                                            |     55|
|610   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__205                                                         |      8|
|611   |    mul_16s_15s_26_1_1_U227                                           |hls_dummy_mul_16s_15s_26_1_1_2102                                                                                                                                            |    116|
|612   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__95                                                          |      8|
|613   |    mul_16s_15s_26_1_1_U228                                           |hls_dummy_mul_16s_15s_26_1_1_2103                                                                                                                                            |     22|
|614   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__72                                                           |      8|
|615   |    mul_16s_15s_26_1_1_U229                                           |hls_dummy_mul_16s_15s_26_1_1_2104                                                                                                                                            |     55|
|616   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__68                                                           |      8|
|617   |    mul_16s_15s_26_1_1_U23                                            |hls_dummy_mul_16s_15s_26_1_1_2105                                                                                                                                            |     25|
|618   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__128                                                         |      8|
|619   |    mul_16s_15s_26_1_1_U230                                           |hls_dummy_mul_16s_15s_26_1_1_2106                                                                                                                                            |     24|
|620   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__165                                                         |      8|
|621   |    mul_16s_15s_26_1_1_U231                                           |hls_dummy_mul_16s_15s_26_1_1_2107                                                                                                                                            |     66|
|622   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__209                                                         |      8|
|623   |    mul_16s_15s_26_1_1_U232                                           |hls_dummy_mul_16s_15s_26_1_1_2108                                                                                                                                            |     23|
|624   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__251                                                         |      8|
|625   |    mul_16s_15s_26_1_1_U233                                           |hls_dummy_mul_16s_15s_26_1_1_2109                                                                                                                                            |     25|
|626   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__294                                                         |      8|
|627   |    mul_16s_15s_26_1_1_U234                                           |hls_dummy_mul_16s_15s_26_1_1_2110                                                                                                                                            |     22|
|628   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__313                                                         |      8|
|629   |    mul_16s_15s_26_1_1_U235                                           |hls_dummy_mul_16s_15s_26_1_1_2111                                                                                                                                            |     55|
|630   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__45                                                           |      8|
|631   |    mul_16s_15s_26_1_1_U236                                           |hls_dummy_mul_16s_15s_26_1_1_2112                                                                                                                                            |     22|
|632   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__48                                                           |      8|
|633   |    mul_16s_15s_26_1_1_U237                                           |hls_dummy_mul_16s_15s_26_1_1_2113                                                                                                                                            |     24|
|634   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__125                                                         |      8|
|635   |    mul_16s_15s_26_1_1_U238                                           |hls_dummy_mul_16s_15s_26_1_1_2114                                                                                                                                            |     22|
|636   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__44                                                          |      8|
|637   |    mul_16s_15s_26_1_1_U239                                           |hls_dummy_mul_16s_15s_26_1_1_2115                                                                                                                                            |     55|
|638   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__40                                                           |      8|
|639   |    mul_16s_15s_26_1_1_U24                                            |hls_dummy_mul_16s_15s_26_1_1_2116                                                                                                                                            |     22|
|640   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__71                                                           |      8|
|641   |    mul_16s_15s_26_1_1_U240                                           |hls_dummy_mul_16s_15s_26_1_1_2117                                                                                                                                            |     19|
|642   |    mul_16s_15s_26_1_1_U241                                           |hls_dummy_mul_16s_15s_26_1_1_2118                                                                                                                                            |     55|
|643   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__177                                                         |      8|
|644   |    mul_16s_15s_26_1_1_U242                                           |hls_dummy_mul_16s_15s_26_1_1_2119                                                                                                                                            |    110|
|645   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__31                                                          |      8|
|646   |    mul_16s_15s_26_1_1_U243                                           |hls_dummy_mul_16s_15s_26_1_1_2120                                                                                                                                            |     22|
|647   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__97                                                           |      8|
|648   |    mul_16s_15s_26_1_1_U244                                           |hls_dummy_mul_16s_15s_26_1_1_2121                                                                                                                                            |     55|
|649   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__92                                                           |      8|
|650   |    mul_16s_15s_26_1_1_U245                                           |hls_dummy_mul_16s_15s_26_1_1_2122                                                                                                                                            |     24|
|651   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__107                                                         |      8|
|652   |    mul_16s_15s_26_1_1_U246                                           |hls_dummy_mul_16s_15s_26_1_1_2123                                                                                                                                            |     66|
|653   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__320                                                         |      8|
|654   |    mul_16s_15s_26_1_1_U247                                           |hls_dummy_mul_16s_15s_26_1_1_2124                                                                                                                                            |     23|
|655   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__99                                                          |      8|
|656   |    mul_16s_15s_26_1_1_U248                                           |hls_dummy_mul_16s_15s_26_1_1_2125                                                                                                                                            |     25|
|657   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__254                                                         |      8|
|658   |    mul_16s_15s_26_1_1_U249                                           |hls_dummy_mul_16s_15s_26_1_1_2126                                                                                                                                            |     22|
|659   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__42                                                           |      8|
|660   |    mul_16s_15s_26_1_1_U250                                           |hls_dummy_mul_16s_15s_26_1_1_2127                                                                                                                                            |     55|
|661   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__62                                                           |      8|
|662   |    mul_16s_15s_26_1_1_U251                                           |hls_dummy_mul_16s_15s_26_1_1_2128                                                                                                                                            |     22|
|663   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__64                                                           |      8|
|664   |    mul_16s_15s_26_1_1_U252                                           |hls_dummy_mul_16s_15s_26_1_1_2129                                                                                                                                            |     23|
|665   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__138                                                         |      8|
|666   |    mul_16s_15s_26_1_1_U253                                           |hls_dummy_mul_16s_15s_26_1_1_2130                                                                                                                                            |     22|
|667   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__378                                                         |      8|
|668   |    mul_16s_15s_26_1_1_U254                                           |hls_dummy_mul_16s_15s_26_1_1_2131                                                                                                                                            |     55|
|669   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__121                                                         |      8|
|670   |    mul_16s_15s_26_1_1_U256                                           |hls_dummy_mul_16s_15s_26_1_1_2132                                                                                                                                            |     54|
|671   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__108                                                         |      8|
|672   |    mul_16s_15s_26_1_1_U257                                           |hls_dummy_mul_16s_15s_26_1_1_2133                                                                                                                                            |    109|
|673   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel                                                              |      8|
|674   |    mul_16s_15s_26_1_1_U258                                           |hls_dummy_mul_16s_15s_26_1_1_2134                                                                                                                                            |     22|
|675   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__47                                                           |      8|
|676   |    mul_16s_15s_26_1_1_U259                                           |hls_dummy_mul_16s_15s_26_1_1_2135                                                                                                                                            |     55|
|677   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__44                                                           |      8|
|678   |    mul_16s_15s_26_1_1_U26                                            |hls_dummy_mul_16s_15s_26_1_1_2136                                                                                                                                            |     55|
|679   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__74                                                           |      8|
|680   |    mul_16s_15s_26_1_1_U260                                           |hls_dummy_mul_16s_15s_26_1_1_2137                                                                                                                                            |     23|
|681   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__99                                                          |      8|
|682   |    mul_16s_15s_26_1_1_U261                                           |hls_dummy_mul_16s_15s_26_1_1_2138                                                                                                                                            |     66|
|683   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__239                                                         |      8|
|684   |    mul_16s_15s_26_1_1_U262                                           |hls_dummy_mul_16s_15s_26_1_1_2139                                                                                                                                            |     23|
|685   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__250                                                         |      8|
|686   |    mul_16s_15s_26_1_1_U263                                           |hls_dummy_mul_16s_15s_26_1_1_2140                                                                                                                                            |     25|
|687   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__13                                                          |      8|
|688   |    mul_16s_15s_26_1_1_U264                                           |hls_dummy_mul_16s_15s_26_1_1_2141                                                                                                                                            |     22|
|689   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__179                                                         |      8|
|690   |    mul_16s_15s_26_1_1_U265                                           |hls_dummy_mul_16s_15s_26_1_1_2142                                                                                                                                            |     55|
|691   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__31                                                           |      8|
|692   |    mul_16s_15s_26_1_1_U266                                           |hls_dummy_mul_16s_15s_26_1_1_2143                                                                                                                                            |     22|
|693   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__35                                                           |      8|
|694   |    mul_16s_15s_26_1_1_U267                                           |hls_dummy_mul_16s_15s_26_1_1_2144                                                                                                                                            |     23|
|695   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__94                                                          |      8|
|696   |    mul_16s_15s_26_1_1_U268                                           |hls_dummy_mul_16s_15s_26_1_1_2145                                                                                                                                            |     22|
|697   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__142                                                         |      8|
|698   |    mul_16s_15s_26_1_1_U269                                           |hls_dummy_mul_16s_15s_26_1_1_2146                                                                                                                                            |     55|
|699   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__55                                                          |      8|
|700   |    mul_16s_15s_26_1_1_U27                                            |hls_dummy_mul_16s_15s_26_1_1_2147                                                                                                                                            |     22|
|701   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__75                                                           |      8|
|702   |    mul_16s_15s_26_1_1_U271                                           |hls_dummy_mul_16s_15s_26_1_1_2148                                                                                                                                            |     54|
|703   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__48                                                          |      8|
|704   |    mul_16s_15s_26_1_1_U272                                           |hls_dummy_mul_16s_15s_26_1_1_2149                                                                                                                                            |    108|
|705   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__130                                                         |      8|
|706   |    mul_16s_15s_26_1_1_U273                                           |hls_dummy_mul_16s_15s_26_1_1_2150                                                                                                                                            |     22|
|707   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__2                                                            |      8|
|708   |    mul_16s_15s_26_1_1_U274                                           |hls_dummy_mul_16s_15s_26_1_1_2151                                                                                                                                            |     55|
|709   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__98                                                           |      8|
|710   |    mul_16s_15s_26_1_1_U275                                           |hls_dummy_mul_16s_15s_26_1_1_2152                                                                                                                                            |     23|
|711   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__198                                                         |      8|
|712   |    mul_16s_15s_26_1_1_U276                                           |hls_dummy_mul_16s_15s_26_1_1_2153                                                                                                                                            |     66|
|713   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__289                                                         |      8|
|714   |    mul_16s_15s_26_1_1_U277                                           |hls_dummy_mul_16s_15s_26_1_1_2154                                                                                                                                            |     23|
|715   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__344                                                         |      8|
|716   |    mul_16s_15s_26_1_1_U278                                           |hls_dummy_mul_16s_15s_26_1_1_2155                                                                                                                                            |     25|
|717   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__4                                                           |      8|
|718   |    mul_16s_15s_26_1_1_U279                                           |hls_dummy_mul_16s_15s_26_1_1_2156                                                                                                                                            |     22|
|719   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__240                                                         |      8|
|720   |    mul_16s_15s_26_1_1_U28                                            |hls_dummy_mul_16s_15s_26_1_1_2157                                                                                                                                            |     23|
|721   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__58                                                          |      8|
|722   |    mul_16s_15s_26_1_1_U280                                           |hls_dummy_mul_16s_15s_26_1_1_2158                                                                                                                                            |     55|
|723   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__72                                                          |      8|
|724   |    mul_16s_15s_26_1_1_U281                                           |hls_dummy_mul_16s_15s_26_1_1_2159                                                                                                                                            |     22|
|725   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__26                                                          |      8|
|726   |    mul_16s_15s_26_1_1_U282                                           |hls_dummy_mul_16s_15s_26_1_1_2160                                                                                                                                            |     23|
|727   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__175                                                         |      8|
|728   |    mul_16s_15s_26_1_1_U283                                           |hls_dummy_mul_16s_15s_26_1_1_2161                                                                                                                                            |     22|
|729   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__329                                                         |      8|
|730   |    mul_16s_15s_26_1_1_U284                                           |hls_dummy_mul_16s_15s_26_1_1_2162                                                                                                                                            |     55|
|731   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__366                                                         |      8|
|732   |    mul_16s_15s_26_1_1_U285                                           |hls_dummy_mul_16s_15s_26_1_1_2163                                                                                                                                            |     54|
|733   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__137                                                         |      8|
|734   |    mul_16s_15s_26_1_1_U286                                           |hls_dummy_mul_16s_15s_26_1_1_2164                                                                                                                                            |     26|
|735   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U458/tmp_product_funnel__82                                                          |      8|
|736   |    mul_16s_15s_26_1_1_U287                                           |hls_dummy_mul_16s_15s_26_1_1_2165                                                                                                                                            |    109|
|737   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__109                                                         |      8|
|738   |    mul_16s_15s_26_1_1_U288                                           |hls_dummy_mul_16s_15s_26_1_1_2166                                                                                                                                            |     22|
|739   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__21                                                          |      8|
|740   |    mul_16s_15s_26_1_1_U289                                           |hls_dummy_mul_16s_15s_26_1_1_2167                                                                                                                                            |     55|
|741   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__66                                                          |      8|
|742   |    mul_16s_15s_26_1_1_U29                                            |hls_dummy_mul_16s_15s_26_1_1_2168                                                                                                                                            |     22|
|743   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__10                                                          |      8|
|744   |    mul_16s_15s_26_1_1_U290                                           |hls_dummy_mul_16s_15s_26_1_1_2169                                                                                                                                            |     23|
|745   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__140                                                         |      8|
|746   |    mul_16s_15s_26_1_1_U291                                           |hls_dummy_mul_16s_15s_26_1_1_2170                                                                                                                                            |     66|
|747   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__281                                                         |      8|
|748   |    mul_16s_15s_26_1_1_U292                                           |hls_dummy_mul_16s_15s_26_1_1_2171                                                                                                                                            |     23|
|749   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__334                                                         |      8|
|750   |    mul_16s_15s_26_1_1_U293                                           |hls_dummy_mul_16s_15s_26_1_1_2172                                                                                                                                            |     25|
|751   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__373                                                         |      8|
|752   |    mul_16s_15s_26_1_1_U294                                           |hls_dummy_mul_16s_15s_26_1_1_2173                                                                                                                                            |     22|
|753   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__330                                                         |      8|
|754   |    mul_16s_15s_26_1_1_U295                                           |hls_dummy_mul_16s_15s_26_1_1_2174                                                                                                                                            |     55|
|755   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__223                                                         |      8|
|756   |    mul_16s_15s_26_1_1_U296                                           |hls_dummy_mul_16s_15s_26_1_1_2175                                                                                                                                            |     22|
|757   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__152                                                         |      8|
|758   |    mul_16s_15s_26_1_1_U297                                           |hls_dummy_mul_16s_15s_26_1_1_2176                                                                                                                                            |     24|
|759   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__76                                                          |      8|
|760   |    mul_16s_15s_26_1_1_U298                                           |hls_dummy_mul_16s_15s_26_1_1_2177                                                                                                                                            |     22|
|761   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__363                                                         |      8|
|762   |    mul_16s_15s_26_1_1_U299                                           |hls_dummy_mul_16s_15s_26_1_1_2178                                                                                                                                            |     55|
|763   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__58                                                          |      8|
|764   |    mul_16s_15s_26_1_1_U30                                            |hls_dummy_mul_16s_15s_26_1_1_2179                                                                                                                                            |     55|
|765   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__80                                                           |      8|
|766   |    mul_16s_15s_26_1_1_U300                                           |hls_dummy_mul_16s_15s_26_1_1_2180                                                                                                                                            |     55|
|767   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__40                                                          |      8|
|768   |    mul_16s_15s_26_1_1_U302                                           |hls_dummy_mul_16s_15s_26_1_1_2181                                                                                                                                            |    111|
|769   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__69                                                          |      8|
|770   |    mul_16s_15s_26_1_1_U303                                           |hls_dummy_mul_16s_15s_26_1_1_2182                                                                                                                                            |     22|
|771   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__283                                                         |      8|
|772   |    mul_16s_15s_26_1_1_U304                                           |hls_dummy_mul_16s_15s_26_1_1_2183                                                                                                                                            |     55|
|773   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__337                                                         |      8|
|774   |    mul_16s_15s_26_1_1_U305                                           |hls_dummy_mul_16s_15s_26_1_1_2184                                                                                                                                            |     24|
|775   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__225                                                         |      8|
|776   |    mul_16s_15s_26_1_1_U306                                           |hls_dummy_mul_16s_15s_26_1_1_2185                                                                                                                                            |     66|
|777   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__16                                                          |      8|
|778   |    mul_16s_15s_26_1_1_U307                                           |hls_dummy_mul_16s_15s_26_1_1_2186                                                                                                                                            |     23|
|779   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__257                                                         |      8|
|780   |    mul_16s_15s_26_1_1_U308                                           |hls_dummy_mul_16s_15s_26_1_1_2187                                                                                                                                            |     25|
|781   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__302                                                         |      8|
|782   |    mul_16s_15s_26_1_1_U309                                           |hls_dummy_mul_16s_15s_26_1_1_2188                                                                                                                                            |     22|
|783   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__8                                                           |      8|
|784   |    mul_16s_15s_26_1_1_U31                                            |hls_dummy_mul_16s_15s_26_1_1_2189                                                                                                                                            |     54|
|785   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__222                                                         |      8|
|786   |    mul_16s_15s_26_1_1_U310                                           |hls_dummy_mul_16s_15s_26_1_1_2190                                                                                                                                            |     55|
|787   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__212                                                         |      8|
|788   |    mul_16s_15s_26_1_1_U311                                           |hls_dummy_mul_16s_15s_26_1_1_2191                                                                                                                                            |     22|
|789   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__159                                                         |      8|
|790   |    mul_16s_15s_26_1_1_U312                                           |hls_dummy_mul_16s_15s_26_1_1_2192                                                                                                                                            |     23|
|791   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__49                                                          |      8|
|792   |    mul_16s_15s_26_1_1_U313                                           |hls_dummy_mul_16s_15s_26_1_1_2193                                                                                                                                            |     22|
|793   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__35                                                          |      8|
|794   |    mul_16s_15s_26_1_1_U314                                           |hls_dummy_mul_16s_15s_26_1_1_2194                                                                                                                                            |     55|
|795   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__295                                                         |      8|
|796   |    mul_16s_15s_26_1_1_U315                                           |hls_dummy_mul_16s_15s_26_1_1_2195                                                                                                                                            |     54|
|797   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__82                                                          |      8|
|798   |    mul_16s_15s_26_1_1_U317                                           |hls_dummy_mul_16s_15s_26_1_1_2196                                                                                                                                            |    109|
|799   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__117                                                         |      8|
|800   |    mul_16s_15s_26_1_1_U318                                           |hls_dummy_mul_16s_15s_26_1_1_2197                                                                                                                                            |     22|
|801   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__260                                                         |      8|
|802   |    mul_16s_15s_26_1_1_U319                                           |hls_dummy_mul_16s_15s_26_1_1_2198                                                                                                                                            |     55|
|803   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__328                                                         |      8|
|804   |    mul_16s_15s_26_1_1_U32                                            |hls_dummy_mul_16s_15s_26_1_1_2199                                                                                                                                            |    109|
|805   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__126                                                         |      8|
|806   |    mul_16s_15s_26_1_1_U320                                           |hls_dummy_mul_16s_15s_26_1_1_2200                                                                                                                                            |     23|
|807   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__30                                                          |      8|
|808   |    mul_16s_15s_26_1_1_U321                                           |hls_dummy_mul_16s_15s_26_1_1_2201                                                                                                                                            |     66|
|809   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__101                                                         |      8|
|810   |    mul_16s_15s_26_1_1_U322                                           |hls_dummy_mul_16s_15s_26_1_1_2202                                                                                                                                            |     23|
|811   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__349                                                         |      8|
|812   |    mul_16s_15s_26_1_1_U323                                           |hls_dummy_mul_16s_15s_26_1_1_2203                                                                                                                                            |     25|
|813   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__300                                                         |      8|
|814   |    mul_16s_15s_26_1_1_U324                                           |hls_dummy_mul_16s_15s_26_1_1_2204                                                                                                                                            |     22|
|815   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__32                                                          |      8|
|816   |    mul_16s_15s_26_1_1_U325                                           |hls_dummy_mul_16s_15s_26_1_1_2205                                                                                                                                            |     55|
|817   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__120                                                         |      8|
|818   |    mul_16s_15s_26_1_1_U326                                           |hls_dummy_mul_16s_15s_26_1_1_2206                                                                                                                                            |     22|
|819   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__77                                                          |      8|
|820   |    mul_16s_15s_26_1_1_U327                                           |hls_dummy_mul_16s_15s_26_1_1_2207                                                                                                                                            |     24|
|821   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__86                                                          |      8|
|822   |    mul_16s_15s_26_1_1_U328                                           |hls_dummy_mul_16s_15s_26_1_1_2208                                                                                                                                            |     22|
|823   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__182                                                         |      8|
|824   |    mul_16s_15s_26_1_1_U329                                           |hls_dummy_mul_16s_15s_26_1_1_2209                                                                                                                                            |     55|
|825   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__11                                                          |      8|
|826   |    mul_16s_15s_26_1_1_U33                                            |hls_dummy_mul_16s_15s_26_1_1_2210                                                                                                                                            |     22|
|827   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__79                                                           |      8|
|828   |    mul_16s_15s_26_1_1_U330                                           |hls_dummy_mul_16s_15s_26_1_1_2211                                                                                                                                            |     55|
|829   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__56                                                          |      8|
|830   |    mul_16s_15s_26_1_1_U331                                           |hls_dummy_mul_16s_15s_26_1_1_2212                                                                                                                                            |    111|
|831   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__143                                                         |      8|
|832   |    mul_16s_15s_26_1_1_U332                                           |hls_dummy_mul_16s_15s_26_1_1_2213                                                                                                                                            |     26|
|833   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U458/tmp_product_funnel__13                                                          |      8|
|834   |    mul_16s_15s_26_1_1_U333                                           |hls_dummy_mul_16s_15s_26_1_1_2214                                                                                                                                            |     22|
|835   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__263                                                         |      8|
|836   |    mul_16s_15s_26_1_1_U334                                           |hls_dummy_mul_16s_15s_26_1_1_2215                                                                                                                                            |     55|
|837   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__307                                                         |      8|
|838   |    mul_16s_15s_26_1_1_U335                                           |hls_dummy_mul_16s_15s_26_1_1_2216                                                                                                                                            |     24|
|839   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__183                                                         |      8|
|840   |    mul_16s_15s_26_1_1_U336                                           |hls_dummy_mul_16s_15s_26_1_1_2217                                                                                                                                            |     66|
|841   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__340                                                         |      8|
|842   |    mul_16s_15s_26_1_1_U337                                           |hls_dummy_mul_16s_15s_26_1_1_2218                                                                                                                                            |     23|
|843   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__379                                                         |      8|
|844   |    mul_16s_15s_26_1_1_U338                                           |hls_dummy_mul_16s_15s_26_1_1_2219                                                                                                                                            |     25|
|845   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__39                                                          |      8|
|846   |    mul_16s_15s_26_1_1_U339                                           |hls_dummy_mul_16s_15s_26_1_1_2220                                                                                                                                            |     22|
|847   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__348                                                         |      8|
|848   |    mul_16s_15s_26_1_1_U34                                            |hls_dummy_mul_16s_15s_26_1_1_2221                                                                                                                                            |     55|
|849   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__78                                                           |      8|
|850   |    mul_16s_15s_26_1_1_U340                                           |hls_dummy_mul_16s_15s_26_1_1_2222                                                                                                                                            |     55|
|851   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__265                                                         |      8|
|852   |    mul_16s_15s_26_1_1_U341                                           |hls_dummy_mul_16s_15s_26_1_1_2223                                                                                                                                            |     22|
|853   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__218                                                         |      8|
|854   |    mul_16s_15s_26_1_1_U342                                           |hls_dummy_mul_16s_15s_26_1_1_2224                                                                                                                                            |     23|
|855   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__214                                                         |      8|
|856   |    mul_16s_15s_26_1_1_U343                                           |hls_dummy_mul_16s_15s_26_1_1_2225                                                                                                                                            |     22|
|857   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__2                                                           |      8|
|858   |    mul_16s_15s_26_1_1_U344                                           |hls_dummy_mul_16s_15s_26_1_1_2226                                                                                                                                            |     55|
|859   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__217                                                         |      8|
|860   |    mul_16s_15s_26_1_1_U345                                           |hls_dummy_mul_16s_15s_26_1_1_2227                                                                                                                                            |     54|
|861   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__186                                                         |      8|
|862   |    mul_16s_15s_26_1_1_U346                                           |hls_dummy_mul_16s_15s_26_1_1_2228                                                                                                                                            |    109|
|863   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__242                                                         |      8|
|864   |    mul_16s_15s_26_1_1_U348                                           |hls_dummy_mul_16s_15s_26_1_1_2229                                                                                                                                            |     22|
|865   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__85                                                          |      8|
|866   |    mul_16s_15s_26_1_1_U349                                           |hls_dummy_mul_16s_15s_26_1_1_2230                                                                                                                                            |     55|
|867   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__131                                                         |      8|
|868   |    mul_16s_15s_26_1_1_U35                                            |hls_dummy_mul_16s_15s_26_1_1_2231                                                                                                                                            |     23|
|869   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__164                                                         |      8|
|870   |    mul_16s_15s_26_1_1_U350                                           |hls_dummy_mul_16s_15s_26_1_1_2232                                                                                                                                            |     23|
|871   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__19                                                          |      8|
|872   |    mul_16s_15s_26_1_1_U351                                           |hls_dummy_mul_16s_15s_26_1_1_2233                                                                                                                                            |     66|
|873   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__89                                                          |      8|
|874   |    mul_16s_15s_26_1_1_U352                                           |hls_dummy_mul_16s_15s_26_1_1_2234                                                                                                                                            |     23|
|875   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__135                                                         |      8|
|876   |    mul_16s_15s_26_1_1_U353                                           |hls_dummy_mul_16s_15s_26_1_1_2235                                                                                                                                            |     25|
|877   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__184                                                         |      8|
|878   |    mul_16s_15s_26_1_1_U354                                           |hls_dummy_mul_16s_15s_26_1_1_2236                                                                                                                                            |     22|
|879   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__164                                                         |      8|
|880   |    mul_16s_15s_26_1_1_U355                                           |hls_dummy_mul_16s_15s_26_1_1_2237                                                                                                                                            |     55|
|881   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__197                                                         |      8|
|882   |    mul_16s_15s_26_1_1_U356                                           |hls_dummy_mul_16s_15s_26_1_1_2238                                                                                                                                            |     22|
|883   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__147                                                         |      8|
|884   |    mul_16s_15s_26_1_1_U357                                           |hls_dummy_mul_16s_15s_26_1_1_2239                                                                                                                                            |     23|
|885   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__3                                                           |      8|
|886   |    mul_16s_15s_26_1_1_U358                                           |hls_dummy_mul_16s_15s_26_1_1_2240                                                                                                                                            |     22|
|887   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__59                                                          |      8|
|888   |    mul_16s_15s_26_1_1_U359                                           |hls_dummy_mul_16s_15s_26_1_1_2241                                                                                                                                            |     55|
|889   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__71                                                          |      8|
|890   |    mul_16s_15s_26_1_1_U36                                            |hls_dummy_mul_16s_15s_26_1_1_2242                                                                                                                                            |     66|
|891   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__358                                                         |      8|
|892   |    mul_16s_15s_26_1_1_U360                                           |hls_dummy_mul_16s_15s_26_1_1_2243                                                                                                                                            |     54|
|893   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__219                                                         |      8|
|894   |    mul_16s_15s_26_1_1_U361                                           |hls_dummy_mul_16s_15s_26_1_1_2244                                                                                                                                            |    109|
|895   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__197                                                         |      8|
|896   |    mul_16s_15s_26_1_1_U363                                           |hls_dummy_mul_16s_15s_26_1_1_2245                                                                                                                                            |     22|
|897   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__136                                                         |      8|
|898   |    mul_16s_15s_26_1_1_U364                                           |hls_dummy_mul_16s_15s_26_1_1_2246                                                                                                                                            |     55|
|899   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__183                                                         |      8|
|900   |    mul_16s_15s_26_1_1_U365                                           |hls_dummy_mul_16s_15s_26_1_1_2247                                                                                                                                            |     23|
|901   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__227                                                         |      8|
|902   |    mul_16s_15s_26_1_1_U366                                           |hls_dummy_mul_16s_15s_26_1_1_2248                                                                                                                                            |     66|
|903   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__22                                                          |      8|
|904   |    mul_16s_15s_26_1_1_U367                                           |hls_dummy_mul_16s_15s_26_1_1_2249                                                                                                                                            |     23|
|905   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__67                                                          |      8|
|906   |    mul_16s_15s_26_1_1_U368                                           |hls_dummy_mul_16s_15s_26_1_1_2250                                                                                                                                            |     25|
|907   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__113                                                         |      8|
|908   |    mul_16s_15s_26_1_1_U369                                           |hls_dummy_mul_16s_15s_26_1_1_2251                                                                                                                                            |     22|
|909   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__25                                                          |      8|
|910   |    mul_16s_15s_26_1_1_U37                                            |hls_dummy_mul_16s_15s_26_1_1_2252                                                                                                                                            |     23|
|911   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__314                                                         |      8|
|912   |    mul_16s_15s_26_1_1_U370                                           |hls_dummy_mul_16s_15s_26_1_1_2253                                                                                                                                            |     55|
|913   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__327                                                         |      8|
|914   |    mul_16s_15s_26_1_1_U371                                           |hls_dummy_mul_16s_15s_26_1_1_2254                                                                                                                                            |     22|
|915   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__277                                                         |      8|
|916   |    mul_16s_15s_26_1_1_U373                                           |hls_dummy_mul_16s_15s_26_1_1_2255                                                                                                                                            |     22|
|917   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__13                                                           |      8|
|918   |    mul_16s_15s_26_1_1_U374                                           |hls_dummy_mul_16s_15s_26_1_1_2256                                                                                                                                            |     55|
|919   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__111                                                         |      8|
|920   |    mul_16s_15s_26_1_1_U375                                           |hls_dummy_mul_16s_15s_26_1_1_2257                                                                                                                                            |     55|
|921   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__203                                                         |      8|
|922   |    mul_16s_15s_26_1_1_U377                                           |hls_dummy_mul_16s_15s_26_1_1_2258                                                                                                                                            |     22|
|923   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__364                                                         |      8|
|924   |    mul_16s_15s_26_1_1_U378                                           |hls_dummy_mul_16s_15s_26_1_1_2259                                                                                                                                            |     26|
|925   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U378/tmp_product_funnel                                                              |      8|
|926   |    mul_16s_15s_26_1_1_U379                                           |hls_dummy_mul_16s_15s_26_1_1_2260                                                                                                                                            |     55|
|927   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__30                                                          |      8|
|928   |    mul_16s_15s_26_1_1_U38                                            |hls_dummy_mul_16s_15s_26_1_1_2261                                                                                                                                            |     25|
|929   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__270                                                         |      8|
|930   |    mul_16s_15s_26_1_1_U380                                           |hls_dummy_mul_16s_15s_26_1_1_2262                                                                                                                                            |    110|
|931   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__63                                                          |      8|
|932   |    mul_16s_15s_26_1_1_U381                                           |hls_dummy_mul_16s_15s_26_1_1_2263                                                                                                                                            |     66|
|933   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__141                                                         |      8|
|934   |    mul_16s_15s_26_1_1_U382                                           |hls_dummy_mul_16s_15s_26_1_1_2264                                                                                                                                            |     23|
|935   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__190                                                         |      8|
|936   |    mul_16s_15s_26_1_1_U383                                           |hls_dummy_mul_16s_15s_26_1_1_2265                                                                                                                                            |     25|
|937   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__237                                                         |      8|
|938   |    mul_16s_15s_26_1_1_U384                                           |hls_dummy_mul_16s_15s_26_1_1_2266                                                                                                                                            |     22|
|939   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__63                                                          |      8|
|940   |    mul_16s_15s_26_1_1_U385                                           |hls_dummy_mul_16s_15s_26_1_1_2267                                                                                                                                            |     55|
|941   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__256                                                         |      8|
|942   |    mul_16s_15s_26_1_1_U386                                           |hls_dummy_mul_16s_15s_26_1_1_2268                                                                                                                                            |     22|
|943   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__325                                                         |      8|
|944   |    mul_16s_15s_26_1_1_U388                                           |hls_dummy_mul_16s_15s_26_1_1_2269                                                                                                                                            |     22|
|945   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__46                                                           |      8|
|946   |    mul_16s_15s_26_1_1_U389                                           |hls_dummy_mul_16s_15s_26_1_1_2270                                                                                                                                            |     55|
|947   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__87                                                          |      8|
|948   |    mul_16s_15s_26_1_1_U39                                            |hls_dummy_mul_16s_15s_26_1_1_2271                                                                                                                                            |     22|
|949   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__82                                                           |      8|
|950   |    mul_16s_15s_26_1_1_U390                                           |hls_dummy_mul_16s_15s_26_1_1_2272                                                                                                                                            |     55|
|951   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__187                                                         |      8|
|952   |    mul_16s_15s_26_1_1_U392                                           |hls_dummy_mul_16s_15s_26_1_1_2273                                                                                                                                            |     22|
|953   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__343                                                         |      8|
|954   |    mul_16s_15s_26_1_1_U394                                           |hls_dummy_mul_16s_15s_26_1_1_2274                                                                                                                                            |     55|
|955   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__3                                                           |      8|
|956   |    mul_16s_15s_26_1_1_U395                                           |hls_dummy_mul_16s_15s_26_1_1_2275                                                                                                                                            |    110|
|957   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__91                                                          |      8|
|958   |    mul_16s_15s_26_1_1_U396                                           |hls_dummy_mul_16s_15s_26_1_1_2276                                                                                                                                            |     66|
|959   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__189                                                         |      8|
|960   |    mul_16s_15s_26_1_1_U397                                           |hls_dummy_mul_16s_15s_26_1_1_2277                                                                                                                                            |     23|
|961   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__236                                                         |      8|
|962   |    mul_16s_15s_26_1_1_U398                                           |hls_dummy_mul_16s_15s_26_1_1_2278                                                                                                                                            |     25|
|963   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__285                                                         |      8|
|964   |    mul_16s_15s_26_1_1_U399                                           |hls_dummy_mul_16s_15s_26_1_1_2279                                                                                                                                            |     22|
|965   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__42                                                          |      8|
|966   |    mul_16s_15s_26_1_1_U400                                           |hls_dummy_mul_16s_15s_26_1_1_2280                                                                                                                                            |     55|
|967   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__28                                                          |      8|
|968   |    mul_16s_15s_26_1_1_U401                                           |hls_dummy_mul_16s_15s_26_1_1_2281                                                                                                                                            |     22|
|969   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__362                                                         |      8|
|970   |    mul_16s_15s_26_1_1_U403                                           |hls_dummy_mul_16s_15s_26_1_1_2282                                                                                                                                            |     22|
|971   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__93                                                           |      8|
|972   |    mul_16s_15s_26_1_1_U404                                           |hls_dummy_mul_16s_15s_26_1_1_2283                                                                                                                                            |     55|
|973   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__238                                                         |      8|
|974   |    mul_16s_15s_26_1_1_U405                                           |hls_dummy_mul_16s_15s_26_1_1_2284                                                                                                                                            |     56|
|975   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__34                                                          |      8|
|976   |    mul_16s_15s_26_1_1_U407                                           |hls_dummy_mul_16s_15s_26_1_1_2285                                                                                                                                            |     22|
|977   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__108                                                         |      8|
|978   |    mul_16s_15s_26_1_1_U409                                           |hls_dummy_mul_16s_15s_26_1_1_2286                                                                                                                                            |     55|
|979   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__151                                                         |      8|
|980   |    mul_16s_15s_26_1_1_U41                                            |hls_dummy_mul_16s_15s_26_1_1_2287                                                                                                                                            |     55|
|981   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__87                                                           |      8|
|982   |    mul_16s_15s_26_1_1_U410                                           |hls_dummy_mul_16s_15s_26_1_1_2288                                                                                                                                            |    112|
|983   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__234                                                         |      8|
|984   |    mul_16s_15s_26_1_1_U411                                           |hls_dummy_mul_16s_15s_26_1_1_2289                                                                                                                                            |     66|
|985   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__29                                                          |      8|
|986   |    mul_16s_15s_26_1_1_U412                                           |hls_dummy_mul_16s_15s_26_1_1_2290                                                                                                                                            |     23|
|987   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__75                                                          |      8|
|988   |    mul_16s_15s_26_1_1_U413                                           |hls_dummy_mul_16s_15s_26_1_1_2291                                                                                                                                            |     25|
|989   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__119                                                         |      8|
|990   |    mul_16s_15s_26_1_1_U414                                           |hls_dummy_mul_16s_15s_26_1_1_2292                                                                                                                                            |     22|
|991   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__191                                                         |      8|
|992   |    mul_16s_15s_26_1_1_U415                                           |hls_dummy_mul_16s_15s_26_1_1_2293                                                                                                                                            |     55|
|993   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__359                                                         |      8|
|994   |    mul_16s_15s_26_1_1_U416                                           |hls_dummy_mul_16s_15s_26_1_1_2294                                                                                                                                            |     22|
|995   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__315                                                         |      8|
|996   |    mul_16s_15s_26_1_1_U417                                           |hls_dummy_mul_16s_15s_26_1_1_2295                                                                                                                                            |     23|
|997   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__33                                                          |      8|
|998   |    mul_16s_15s_26_1_1_U418                                           |hls_dummy_mul_16s_15s_26_1_1_2296                                                                                                                                            |     22|
|999   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__103                                                         |      8|
|1000  |    mul_16s_15s_26_1_1_U419                                           |hls_dummy_mul_16s_15s_26_1_1_2297                                                                                                                                            |     55|
|1001  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__201                                                         |      8|
|1002  |    mul_16s_15s_26_1_1_U42                                            |hls_dummy_mul_16s_15s_26_1_1_2298                                                                                                                                            |     22|
|1003  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__90                                                           |      8|
|1004  |    mul_16s_15s_26_1_1_U420                                           |hls_dummy_mul_16s_15s_26_1_1_2299                                                                                                                                            |     54|
|1005  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__6                                                           |      8|
|1006  |    mul_16s_15s_26_1_1_U421                                           |hls_dummy_mul_16s_15s_26_1_1_2300                                                                                                                                            |    109|
|1007  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__24                                                          |      8|
|1008  |    mul_16s_15s_26_1_1_U422                                           |hls_dummy_mul_16s_15s_26_1_1_2301                                                                                                                                            |     22|
|1009  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__186                                                         |      8|
|1010  |    mul_16s_15s_26_1_1_U423                                           |hls_dummy_mul_16s_15s_26_1_1_2302                                                                                                                                            |     55|
|1011  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__233                                                         |      8|
|1012  |    mul_16s_15s_26_1_1_U424                                           |hls_dummy_mul_16s_15s_26_1_1_2303                                                                                                                                            |     26|
|1013  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U458/tmp_product_funnel__21                                                          |      8|
|1014  |    mul_16s_15s_26_1_1_U425                                           |hls_dummy_mul_16s_15s_26_1_1_2304                                                                                                                                            |     23|
|1015  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__60                                                          |      8|
|1016  |    mul_16s_15s_26_1_1_U426                                           |hls_dummy_mul_16s_15s_26_1_1_2305                                                                                                                                            |     66|
|1017  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__139                                                         |      8|
|1018  |    mul_16s_15s_26_1_1_U427                                           |hls_dummy_mul_16s_15s_26_1_1_2306                                                                                                                                            |     23|
|1019  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__187                                                         |      8|
|1020  |    mul_16s_15s_26_1_1_U428                                           |hls_dummy_mul_16s_15s_26_1_1_2307                                                                                                                                            |     25|
|1021  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__234                                                         |      8|
|1022  |    mul_16s_15s_26_1_1_U429                                           |hls_dummy_mul_16s_15s_26_1_1_2308                                                                                                                                            |     22|
|1023  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__150                                                         |      8|
|1024  |    mul_16s_15s_26_1_1_U43                                            |hls_dummy_mul_16s_15s_26_1_1_2309                                                                                                                                            |     23|
|1025  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__229                                                         |      8|
|1026  |    mul_16s_15s_26_1_1_U430                                           |hls_dummy_mul_16s_15s_26_1_1_2310                                                                                                                                            |     55|
|1027  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__107                                                         |      8|
|1028  |    mul_16s_15s_26_1_1_U431                                           |hls_dummy_mul_16s_15s_26_1_1_2311                                                                                                                                            |     22|
|1029  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__62                                                          |      8|
|1030  |    mul_16s_15s_26_1_1_U432                                           |hls_dummy_mul_16s_15s_26_1_1_2312                                                                                                                                            |     23|
|1031  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__111                                                         |      8|
|1032  |    mul_16s_15s_26_1_1_U433                                           |hls_dummy_mul_16s_15s_26_1_1_2313                                                                                                                                            |     22|
|1033  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__231                                                         |      8|
|1034  |    mul_16s_15s_26_1_1_U434                                           |hls_dummy_mul_16s_15s_26_1_1_2314                                                                                                                                            |     55|
|1035  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__76                                                          |      8|
|1036  |    mul_16s_15s_26_1_1_U435                                           |hls_dummy_mul_16s_15s_26_1_1_2315                                                                                                                                            |     54|
|1037  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__89                                                          |      8|
|1038  |    mul_16s_15s_26_1_1_U436                                           |hls_dummy_mul_16s_15s_26_1_1_2316                                                                                                                                            |    109|
|1039  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__135                                                         |      8|
|1040  |    mul_16s_15s_26_1_1_U437                                           |hls_dummy_mul_16s_15s_26_1_1_2317                                                                                                                                            |     22|
|1041  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__324                                                         |      8|
|1042  |    mul_16s_15s_26_1_1_U438                                           |hls_dummy_mul_16s_15s_26_1_1_2318                                                                                                                                            |     55|
|1043  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__361                                                         |      8|
|1044  |    mul_16s_15s_26_1_1_U44                                            |hls_dummy_mul_16s_15s_26_1_1_2319                                                                                                                                            |     22|
|1045  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__371                                                         |      8|
|1046  |    mul_16s_15s_26_1_1_U440                                           |hls_dummy_mul_16s_15s_26_1_1_2320                                                                                                                                            |     23|
|1047  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__172                                                         |      8|
|1048  |    mul_16s_15s_26_1_1_U441                                           |hls_dummy_mul_16s_15s_26_1_1_2321                                                                                                                                            |     66|
|1049  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__323                                                         |      8|
|1050  |    mul_16s_15s_26_1_1_U442                                           |hls_dummy_mul_16s_15s_26_1_1_2322                                                                                                                                            |     23|
|1051  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__360                                                         |      8|
|1052  |    mul_16s_15s_26_1_1_U443                                           |hls_dummy_mul_16s_15s_26_1_1_2323                                                                                                                                            |     25|
|1053  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__27                                                          |      8|
|1054  |    mul_16s_15s_26_1_1_U444                                           |hls_dummy_mul_16s_15s_26_1_1_2324                                                                                                                                            |     22|
|1055  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__31                                                          |      8|
|1056  |    mul_16s_15s_26_1_1_U445                                           |hls_dummy_mul_16s_15s_26_1_1_2325                                                                                                                                            |     55|
|1057  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__198                                                         |      8|
|1058  |    mul_16s_15s_26_1_1_U446                                           |hls_dummy_mul_16s_15s_26_1_1_2326                                                                                                                                            |     22|
|1059  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__148                                                         |      8|
|1060  |    mul_16s_15s_26_1_1_U447                                           |hls_dummy_mul_16s_15s_26_1_1_2327                                                                                                                                            |     24|
|1061  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__57                                                          |      8|
|1062  |    mul_16s_15s_26_1_1_U448                                           |hls_dummy_mul_16s_15s_26_1_1_2328                                                                                                                                            |     22|
|1063  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__137                                                         |      8|
|1064  |    mul_16s_15s_26_1_1_U449                                           |hls_dummy_mul_16s_15s_26_1_1_2329                                                                                                                                            |     55|
|1065  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__350                                                         |      8|
|1066  |    mul_16s_15s_26_1_1_U45                                            |hls_dummy_mul_16s_15s_26_1_1_2330                                                                                                                                            |     55|
|1067  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__3                                                            |      8|
|1068  |    mul_16s_15s_26_1_1_U450                                           |hls_dummy_mul_16s_15s_26_1_1_2331                                                                                                                                            |     55|
|1069  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__141                                                         |      8|
|1070  |    mul_16s_15s_26_1_1_U451                                           |hls_dummy_mul_16s_15s_26_1_1_2332                                                                                                                                            |    111|
|1071  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__199                                                         |      8|
|1072  |    mul_16s_15s_26_1_1_U452                                           |hls_dummy_mul_16s_15s_26_1_1_2333                                                                                                                                            |     22|
|1073  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__221                                                         |      8|
|1074  |    mul_16s_15s_26_1_1_U453                                           |hls_dummy_mul_16s_15s_26_1_1_2334                                                                                                                                            |     55|
|1075  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__271                                                         |      8|
|1076  |    mul_16s_15s_26_1_1_U455                                           |hls_dummy_mul_16s_15s_26_1_1_2335                                                                                                                                            |     24|
|1077  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__228                                                         |      8|
|1078  |    mul_16s_15s_26_1_1_U456                                           |hls_dummy_mul_16s_15s_26_1_1_2336                                                                                                                                            |     66|
|1079  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__23                                                          |      8|
|1080  |    mul_16s_15s_26_1_1_U457                                           |hls_dummy_mul_16s_15s_26_1_1_2337                                                                                                                                            |     23|
|1081  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__68                                                          |      8|
|1082  |    mul_16s_15s_26_1_1_U458                                           |hls_dummy_mul_16s_15s_26_1_1_2338                                                                                                                                            |     25|
|1083  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__114                                                         |      8|
|1084  |    mul_16s_15s_26_1_1_U459                                           |hls_dummy_mul_16s_15s_26_1_1_2339                                                                                                                                            |     22|
|1085  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__301                                                         |      8|
|1086  |    mul_16s_15s_26_1_1_U46                                            |hls_dummy_mul_16s_15s_26_1_1_2340                                                                                                                                            |     54|
|1087  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__97                                                          |      8|
|1088  |    mul_16s_15s_26_1_1_U460                                           |hls_dummy_mul_16s_15s_26_1_1_2341                                                                                                                                            |     55|
|1089  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__49                                                           |      8|
|1090  |    mul_16s_15s_26_1_1_U461                                           |hls_dummy_mul_16s_15s_26_1_1_2342                                                                                                                                            |     22|
|1091  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__53                                                           |      8|
|1092  |    mul_16s_15s_26_1_1_U462                                           |hls_dummy_mul_16s_15s_26_1_1_2343                                                                                                                                            |    107|
|1093  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__55                                                          |      8|
|1094  |    mul_16s_15s_26_1_1_U463                                           |hls_dummy_mul_16s_15s_26_1_1_2344                                                                                                                                            |     22|
|1095  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__146                                                         |      8|
|1096  |    mul_16s_15s_26_1_1_U464                                           |hls_dummy_mul_16s_15s_26_1_1_2345                                                                                                                                            |     55|
|1097  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__51                                                           |      8|
|1098  |    mul_16s_15s_26_1_1_U465                                           |hls_dummy_mul_16s_15s_26_1_1_2346                                                                                                                                            |     26|
|1099  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__61                                                          |      8|
|1100  |    mul_16s_15s_26_1_1_U466                                           |hls_dummy_mul_16s_15s_26_1_1_2347                                                                                                                                            |     23|
|1101  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__51                                                          |      8|
|1102  |    mul_16s_15s_26_1_1_U467                                           |hls_dummy_mul_16s_15s_26_1_1_2348                                                                                                                                            |     22|
|1103  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__17                                                           |      8|
|1104  |    mul_16s_15s_26_1_1_U468                                           |hls_dummy_mul_16s_15s_26_1_1_2349                                                                                                                                            |     55|
|1105  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__14                                                           |      8|
|1106  |    mul_16s_15s_26_1_1_U469                                           |hls_dummy_mul_16s_15s_26_1_1_2350                                                                                                                                            |     54|
|1107  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__136                                                         |      8|
|1108  |    mul_16s_15s_26_1_1_U47                                            |hls_dummy_mul_16s_15s_26_1_1_2351                                                                                                                                            |    107|
|1109  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__191                                                         |      8|
|1110  |    mul_16s_15s_26_1_1_U470                                           |hls_dummy_mul_16s_15s_26_1_1_2352                                                                                                                                            |     19|
|1111  |    mul_16s_15s_26_1_1_U471                                           |hls_dummy_mul_16s_15s_26_1_1_2353                                                                                                                                            |     66|
|1112  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__171                                                         |      8|
|1113  |    mul_16s_15s_26_1_1_U472                                           |hls_dummy_mul_16s_15s_26_1_1_2354                                                                                                                                            |     23|
|1114  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__219                                                         |      8|
|1115  |    mul_16s_15s_26_1_1_U473                                           |hls_dummy_mul_16s_15s_26_1_1_2355                                                                                                                                            |     25|
|1116  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__267                                                         |      8|
|1117  |    mul_16s_15s_26_1_1_U474                                           |hls_dummy_mul_16s_15s_26_1_1_2356                                                                                                                                            |     22|
|1118  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__54                                                           |      8|
|1119  |    mul_16s_15s_26_1_1_U475                                           |hls_dummy_mul_16s_15s_26_1_1_2357                                                                                                                                            |     48|
|1120  |    mul_16s_15s_26_1_1_U476                                           |hls_dummy_mul_16s_15s_26_1_1_2358                                                                                                                                            |     15|
|1121  |    mul_16s_15s_26_1_1_U477                                           |hls_dummy_mul_16s_15s_26_1_1_2359                                                                                                                                            |     23|
|1122  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__32                                                          |      8|
|1123  |    mul_16s_15s_26_1_1_U478                                           |hls_dummy_mul_16s_15s_26_1_1_2360                                                                                                                                            |     22|
|1124  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__351                                                         |      8|
|1125  |    mul_16s_15s_26_1_1_U479                                           |hls_dummy_mul_16s_15s_26_1_1_2361                                                                                                                                            |     48|
|1126  |    mul_16s_15s_26_1_1_U48                                            |hls_dummy_mul_16s_15s_26_1_1_2362                                                                                                                                            |     22|
|1127  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__129                                                         |      8|
|1128  |    mul_16s_15s_26_1_1_U480                                           |hls_dummy_mul_16s_15s_26_1_1_2363                                                                                                                                            |     54|
|1129  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__13                                                          |      8|
|1130  |    mul_16s_15s_26_1_1_U481                                           |hls_dummy_mul_16s_15s_26_1_1_2364                                                                                                                                            |    109|
|1131  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__14                                                          |      8|
|1132  |    mul_16s_15s_26_1_1_U482                                           |hls_dummy_mul_16s_15s_26_1_1_2365                                                                                                                                            |     15|
|1133  |    mul_16s_15s_26_1_1_U483                                           |hls_dummy_mul_16s_15s_26_1_1_2366                                                                                                                                            |     48|
|1134  |    mul_16s_15s_26_1_1_U484                                           |hls_dummy_mul_16s_15s_26_1_1_2367                                                                                                                                            |     23|
|1135  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__221                                                         |      8|
|1136  |    mul_16s_15s_26_1_1_U486                                           |hls_dummy_mul_16s_15s_26_1_1_2368                                                                                                                                            |     66|
|1137  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__96                                                          |      8|
|1138  |    mul_16s_15s_26_1_1_U487                                           |hls_dummy_mul_16s_15s_26_1_1_2369                                                                                                                                            |     23|
|1139  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__144                                                         |      8|
|1140  |    mul_16s_15s_26_1_1_U488                                           |hls_dummy_mul_16s_15s_26_1_1_2370                                                                                                                                            |     25|
|1141  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__192                                                         |      8|
|1142  |    mul_16s_15s_26_1_1_U489                                           |hls_dummy_mul_16s_15s_26_1_1_2371                                                                                                                                            |     15|
|1143  |    mul_16s_15s_26_1_1_U49                                            |hls_dummy_mul_16s_15s_26_1_1_2372                                                                                                                                            |     55|
|1144  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__273                                                         |      8|
|1145  |    mul_16s_15s_26_1_1_U490                                           |hls_dummy_mul_16s_15s_26_1_1_2373                                                                                                                                            |     55|
|1146  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__34                                                           |      8|
|1147  |    mul_16s_15s_26_1_1_U491                                           |hls_dummy_mul_16s_15s_26_1_1_2374                                                                                                                                            |     22|
|1148  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__36                                                           |      8|
|1149  |    mul_16s_15s_26_1_1_U492                                           |hls_dummy_mul_16s_15s_26_1_1_2375                                                                                                                                            |     24|
|1150  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__115                                                         |      8|
|1151  |    mul_16s_15s_26_1_1_U493                                           |hls_dummy_mul_16s_15s_26_1_1_2376                                                                                                                                            |     22|
|1152  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__322                                                         |      8|
|1153  |    mul_16s_15s_26_1_1_U494                                           |hls_dummy_mul_16s_15s_26_1_1_2377                                                                                                                                            |     55|
|1154  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__5                                                            |      8|
|1155  |    mul_16s_15s_26_1_1_U495                                           |hls_dummy_mul_16s_15s_26_1_1_2378                                                                                                                                            |     55|
|1156  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__145                                                         |      8|
|1157  |    mul_16s_15s_26_1_1_U496                                           |hls_dummy_mul_16s_15s_26_1_1_2379                                                                                                                                            |    110|
|1158  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__184                                                         |      8|
|1159  |    mul_16s_15s_26_1_1_U497                                           |hls_dummy_mul_16s_15s_26_1_1_2380                                                                                                                                            |     22|
|1160  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__57                                                           |      8|
|1161  |    mul_16s_15s_26_1_1_U498                                           |hls_dummy_mul_16s_15s_26_1_1_2381                                                                                                                                            |     55|
|1162  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__56                                                           |      8|
|1163  |    mul_16s_15s_26_1_1_U499                                           |hls_dummy_mul_16s_15s_26_1_1_2382                                                                                                                                            |     24|
|1164  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__162                                                         |      8|
|1165  |    mul_16s_15s_26_1_1_U50                                            |hls_dummy_mul_16s_15s_26_1_1_2383                                                                                                                                            |     23|
|1166  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__179                                                         |      8|
|1167  |    mul_16s_15s_26_1_1_U501                                           |hls_dummy_mul_16s_15s_26_1_1_2384                                                                                                                                            |     66|
|1168  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__346                                                         |      8|
|1169  |    mul_16s_15s_26_1_1_U502                                           |hls_dummy_mul_16s_15s_26_1_1_2385                                                                                                                                            |     23|
|1170  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__6                                                           |      8|
|1171  |    mul_16s_15s_26_1_1_U503                                           |hls_dummy_mul_16s_15s_26_1_1_2386                                                                                                                                            |     25|
|1172  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__57                                                          |      8|
|1173  |    mul_16s_15s_26_1_1_U504                                           |hls_dummy_mul_16s_15s_26_1_1_2387                                                                                                                                            |     22|
|1174  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__7                                                            |      8|
|1175  |    mul_16s_15s_26_1_1_U505                                           |hls_dummy_mul_16s_15s_26_1_1_2388                                                                                                                                            |     55|
|1176  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__8                                                            |      8|
|1177  |    mul_16s_15s_26_1_1_U506                                           |hls_dummy_mul_16s_15s_26_1_1_2389                                                                                                                                            |     22|
|1178  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__10                                                           |      8|
|1179  |    mul_16s_15s_26_1_1_U507                                           |hls_dummy_mul_16s_15s_26_1_1_2390                                                                                                                                            |     23|
|1180  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__98                                                          |      8|
|1181  |    mul_16s_15s_26_1_1_U508                                           |hls_dummy_mul_16s_15s_26_1_1_2391                                                                                                                                            |     22|
|1182  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__166                                                         |      8|
|1183  |    mul_16s_15s_26_1_1_U509                                           |hls_dummy_mul_16s_15s_26_1_1_2392                                                                                                                                            |     55|
|1184  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__74                                                          |      8|
|1185  |    mul_16s_15s_26_1_1_U51                                            |hls_dummy_mul_16s_15s_26_1_1_2393                                                                                                                                            |     66|
|1186  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__116                                                         |      8|
|1187  |    mul_16s_15s_26_1_1_U510                                           |hls_dummy_mul_16s_15s_26_1_1_2394                                                                                                                                            |     54|
|1188  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__182                                                         |      8|
|1189  |    mul_16s_15s_26_1_1_U511                                           |hls_dummy_mul_16s_15s_26_1_1_2395                                                                                                                                            |    109|
|1190  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__106                                                         |      8|
|1191  |    mul_16s_15s_26_1_1_U512                                           |hls_dummy_mul_16s_15s_26_1_1_2396                                                                                                                                            |     22|
|1192  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__377                                                         |      8|
|1193  |    mul_16s_15s_26_1_1_U513                                           |hls_dummy_mul_16s_15s_26_1_1_2397                                                                                                                                            |     55|
|1194  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__226                                                         |      8|
|1195  |    mul_16s_15s_26_1_1_U514                                           |hls_dummy_mul_16s_15s_26_1_1_2398                                                                                                                                            |     23|
|1196  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__236                                                         |      8|
|1197  |    mul_16s_15s_26_1_1_U515                                           |hls_dummy_mul_16s_15s_26_1_1_2399                                                                                                                                            |     66|
|1198  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__342                                                         |      8|
|1199  |    mul_16s_15s_26_1_1_U516                                           |hls_dummy_mul_16s_15s_26_1_1_2400                                                                                                                                            |     19|
|1200  |    mul_16s_15s_26_1_1_U517                                           |hls_dummy_mul_16s_15s_26_1_1_2401                                                                                                                                            |     23|
|1201  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__61                                                          |      8|
|1202  |    mul_16s_15s_26_1_1_U518                                           |hls_dummy_mul_16s_15s_26_1_1_2402                                                                                                                                            |     25|
|1203  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__381                                                         |      8|
|1204  |    mul_16s_15s_26_1_1_U519                                           |hls_dummy_mul_16s_15s_26_1_1_2403                                                                                                                                            |     22|
|1205  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__48                                                          |      8|
|1206  |    mul_16s_15s_26_1_1_U52                                            |hls_dummy_mul_16s_15s_26_1_1_2404                                                                                                                                            |     23|
|1207  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__69                                                          |      8|
|1208  |    mul_16s_15s_26_1_1_U520                                           |hls_dummy_mul_16s_15s_26_1_1_2405                                                                                                                                            |     55|
|1209  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__86                                                           |      8|
|1210  |    mul_16s_15s_26_1_1_U521                                           |hls_dummy_mul_16s_15s_26_1_1_2406                                                                                                                                            |     22|
|1211  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__89                                                           |      8|
|1212  |    mul_16s_15s_26_1_1_U522                                           |hls_dummy_mul_16s_15s_26_1_1_2407                                                                                                                                            |     23|
|1213  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__4                                                           |      8|
|1214  |    mul_16s_15s_26_1_1_U523                                           |hls_dummy_mul_16s_15s_26_1_1_2408                                                                                                                                            |     22|
|1215  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__140                                                         |      8|
|1216  |    mul_16s_15s_26_1_1_U524                                           |hls_dummy_mul_16s_15s_26_1_1_2409                                                                                                                                            |     55|
|1217  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__50                                                           |      8|
|1218  |    mul_16s_15s_26_1_1_U525                                           |hls_dummy_mul_16s_15s_26_1_1_2410                                                                                                                                            |     54|
|1219  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__241                                                         |      8|
|1220  |    mul_16s_15s_26_1_1_U526                                           |hls_dummy_mul_16s_15s_26_1_1_2411                                                                                                                                            |    109|
|1221  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__104                                                         |      8|
|1222  |    mul_16s_15s_26_1_1_U527                                           |hls_dummy_mul_16s_15s_26_1_1_2412                                                                                                                                            |     22|
|1223  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__1                                                           |      8|
|1224  |    mul_16s_15s_26_1_1_U528                                           |hls_dummy_mul_16s_15s_26_1_1_2413                                                                                                                                            |     55|
|1225  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__84                                                          |      8|
|1226  |    mul_16s_15s_26_1_1_U529                                           |hls_dummy_mul_16s_15s_26_1_1_2414                                                                                                                                            |     23|
|1227  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__200                                                         |      8|
|1228  |    mul_16s_15s_26_1_1_U53                                            |hls_dummy_mul_16s_15s_26_1_1_2415                                                                                                                                            |     25|
|1229  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__24                                                          |      8|
|1230  |    mul_16s_15s_26_1_1_U530                                           |hls_dummy_mul_16s_15s_26_1_1_2416                                                                                                                                            |     66|
|1231  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__224                                                         |      8|
|1232  |    mul_16s_15s_26_1_1_U532                                           |hls_dummy_mul_16s_15s_26_1_1_2417                                                                                                                                            |     23|
|1233  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__275                                                         |      8|
|1234  |    mul_16s_15s_26_1_1_U533                                           |hls_dummy_mul_16s_15s_26_1_1_2418                                                                                                                                            |     25|
|1235  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__326                                                         |      8|
|1236  |    mul_16s_15s_26_1_1_U534                                           |hls_dummy_mul_16s_15s_26_1_1_2419                                                                                                                                            |     22|
|1237  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__55                                                           |      8|
|1238  |    mul_16s_15s_26_1_1_U535                                           |hls_dummy_mul_16s_15s_26_1_1_2420                                                                                                                                            |     55|
|1239  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__94                                                           |      8|
|1240  |    mul_16s_15s_26_1_1_U536                                           |hls_dummy_mul_16s_15s_26_1_1_2421                                                                                                                                            |     22|
|1241  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__99                                                           |      8|
|1242  |    mul_16s_15s_26_1_1_U537                                           |hls_dummy_mul_16s_15s_26_1_1_2422                                                                                                                                            |     24|
|1243  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__207                                                         |      8|
|1244  |    mul_16s_15s_26_1_1_U538                                           |hls_dummy_mul_16s_15s_26_1_1_2423                                                                                                                                            |     22|
|1245  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__242                                                         |      8|
|1246  |    mul_16s_15s_26_1_1_U539                                           |hls_dummy_mul_16s_15s_26_1_1_2424                                                                                                                                            |     55|
|1247  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel                                                              |      8|
|1248  |    mul_16s_15s_26_1_1_U54                                            |hls_dummy_mul_16s_15s_26_1_1_2425                                                                                                                                            |     22|
|1249  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__6                                                            |      8|
|1250  |    mul_16s_15s_26_1_1_U540                                           |hls_dummy_mul_16s_15s_26_1_1_2426                                                                                                                                            |     55|
|1251  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__144                                                         |      8|
|1252  |    mul_16s_15s_26_1_1_U541                                           |hls_dummy_mul_16s_15s_26_1_1_2427                                                                                                                                            |    111|
|1253  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__39                                                          |      8|
|1254  |    mul_16s_15s_26_1_1_U542                                           |hls_dummy_mul_16s_15s_26_1_1_2428                                                                                                                                            |     22|
|1255  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__117                                                         |      8|
|1256  |    mul_16s_15s_26_1_1_U543                                           |hls_dummy_mul_16s_15s_26_1_1_2429                                                                                                                                            |     55|
|1257  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__9                                                           |      8|
|1258  |    mul_16s_15s_26_1_1_U544                                           |hls_dummy_mul_16s_15s_26_1_1_2430                                                                                                                                            |     24|
|1259  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__180                                                         |      8|
|1260  |    mul_16s_15s_26_1_1_U545                                           |hls_dummy_mul_16s_15s_26_1_1_2431                                                                                                                                            |     66|
|1261  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__82                                                          |      8|
|1262  |    mul_16s_15s_26_1_1_U547                                           |hls_dummy_mul_16s_15s_26_1_1_2432                                                                                                                                            |     23|
|1263  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__127                                                         |      8|
|1264  |    mul_16s_15s_26_1_1_U548                                           |hls_dummy_mul_16s_15s_26_1_1_2433                                                                                                                                            |     25|
|1265  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__170                                                         |      8|
|1266  |    mul_16s_15s_26_1_1_U549                                           |hls_dummy_mul_16s_15s_26_1_1_2434                                                                                                                                            |     22|
|1267  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__259                                                         |      8|
|1268  |    mul_16s_15s_26_1_1_U55                                            |hls_dummy_mul_16s_15s_26_1_1_2435                                                                                                                                            |     22|
|1269  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__230                                                         |      8|
|1270  |    mul_16s_15s_26_1_1_U550                                           |hls_dummy_mul_16s_15s_26_1_1_2436                                                                                                                                            |     55|
|1271  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__316                                                         |      8|
|1272  |    mul_16s_15s_26_1_1_U551                                           |hls_dummy_mul_16s_15s_26_1_1_2437                                                                                                                                            |     22|
|1273  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__272                                                         |      8|
|1274  |    mul_16s_15s_26_1_1_U552                                           |hls_dummy_mul_16s_15s_26_1_1_2438                                                                                                                                            |     23|
|1275  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__5                                                           |      8|
|1276  |    mul_16s_15s_26_1_1_U553                                           |hls_dummy_mul_16s_15s_26_1_1_2439                                                                                                                                            |     38|
|1277  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__19                                                           |      8|
|1278  |    mul_16s_15s_26_1_1_U554                                           |hls_dummy_mul_16s_15s_26_1_1_2440                                                                                                                                            |     55|
|1279  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__338                                                         |      8|
|1280  |    mul_16s_15s_26_1_1_U555                                           |hls_dummy_mul_16s_15s_26_1_1_2441                                                                                                                                            |     54|
|1281  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__224                                                         |      8|
|1282  |    mul_16s_15s_26_1_1_U556                                           |hls_dummy_mul_16s_15s_26_1_1_2442                                                                                                                                            |    108|
|1283  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__218                                                         |      8|
|1284  |    mul_16s_15s_26_1_1_U557                                           |hls_dummy_mul_16s_15s_26_1_1_2443                                                                                                                                            |     22|
|1285  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__60                                                          |      8|
|1286  |    mul_16s_15s_26_1_1_U558                                           |hls_dummy_mul_16s_15s_26_1_1_2444                                                                                                                                            |     55|
|1287  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__104                                                         |      8|
|1288  |    mul_16s_15s_26_1_1_U559                                           |hls_dummy_mul_16s_15s_26_1_1_2445                                                                                                                                            |     23|
|1289  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__2                                                           |      8|
|1290  |    mul_16s_15s_26_1_1_U56                                            |hls_dummy_mul_16s_15s_26_1_1_2446                                                                                                                                            |     19|
|1291  |    mul_16s_15s_26_1_1_U560                                           |hls_dummy_mul_16s_15s_26_1_1_2447                                                                                                                                            |     66|
|1292  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__56                                                          |      8|
|1293  |    mul_16s_15s_26_1_1_U561                                           |hls_dummy_mul_16s_15s_26_1_1_2448                                                                                                                                            |     23|
|1294  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__95                                                          |      8|
|1295  |    mul_16s_15s_26_1_1_U562                                           |hls_dummy_mul_16s_15s_26_1_1_2449                                                                                                                                            |      3|
|1296  |    mul_16s_15s_26_1_1_U563                                           |hls_dummy_mul_16s_15s_26_1_1_2450                                                                                                                                            |     25|
|1297  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__143                                                         |      8|
|1298  |    mul_16s_15s_26_1_1_U564                                           |hls_dummy_mul_16s_15s_26_1_1_2451                                                                                                                                            |     22|
|1299  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__284                                                         |      8|
|1300  |    mul_16s_15s_26_1_1_U565                                           |hls_dummy_mul_16s_15s_26_1_1_2452                                                                                                                                            |     55|
|1301  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__50                                                          |      8|
|1302  |    mul_16s_15s_26_1_1_U566                                           |hls_dummy_mul_16s_15s_26_1_1_2453                                                                                                                                            |     22|
|1303  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__91                                                          |      8|
|1304  |    mul_16s_15s_26_1_1_U567                                           |hls_dummy_mul_16s_15s_26_1_1_2454                                                                                                                                            |     25|
|1305  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__215                                                         |      8|
|1306  |    mul_16s_15s_26_1_1_U568                                           |hls_dummy_mul_16s_15s_26_1_1_2455                                                                                                                                            |     22|
|1307  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__17                                                          |      8|
|1308  |    mul_16s_15s_26_1_1_U569                                           |hls_dummy_mul_16s_15s_26_1_1_2456                                                                                                                                            |     55|
|1309  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__59                                                           |      8|
|1310  |    mul_16s_15s_26_1_1_U57                                            |hls_dummy_mul_16s_15s_26_1_1_2457                                                                                                                                            |     55|
|1311  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__52                                                           |      8|
|1312  |    mul_16s_15s_26_1_1_U570                                           |hls_dummy_mul_16s_15s_26_1_1_2458                                                                                                                                            |     54|
|1313  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__206                                                         |      8|
|1314  |    mul_16s_15s_26_1_1_U571                                           |hls_dummy_mul_16s_15s_26_1_1_2459                                                                                                                                            |    110|
|1315  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__159                                                         |      8|
|1316  |    mul_16s_15s_26_1_1_U572                                           |hls_dummy_mul_16s_15s_26_1_1_2460                                                                                                                                            |     22|
|1317  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__24                                                           |      8|
|1318  |    mul_16s_15s_26_1_1_U573                                           |hls_dummy_mul_16s_15s_26_1_1_2461                                                                                                                                            |     55|
|1319  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__23                                                           |      8|
|1320  |    mul_16s_15s_26_1_1_U574                                           |hls_dummy_mul_16s_15s_26_1_1_2462                                                                                                                                            |     23|
|1321  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__100                                                         |      8|
|1322  |    mul_16s_15s_26_1_1_U575                                           |hls_dummy_mul_16s_15s_26_1_1_2463                                                                                                                                            |     66|
|1323  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__20                                                          |      8|
|1324  |    mul_16s_15s_26_1_1_U576                                           |hls_dummy_mul_16s_15s_26_1_1_2464                                                                                                                                            |     23|
|1325  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__64                                                          |      8|
|1326  |    mul_16s_15s_26_1_1_U578                                           |hls_dummy_mul_16s_15s_26_1_1_2465                                                                                                                                            |     25|
|1327  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__112                                                         |      8|
|1328  |    mul_16s_15s_26_1_1_U579                                           |hls_dummy_mul_16s_15s_26_1_1_2466                                                                                                                                            |     22|
|1329  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__61                                                           |      8|
|1330  |    mul_16s_15s_26_1_1_U58                                            |hls_dummy_mul_16s_15s_26_1_1_2467                                                                                                                                            |     23|
|1331  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__176                                                         |      8|
|1332  |    mul_16s_15s_26_1_1_U580                                           |hls_dummy_mul_16s_15s_26_1_1_2468                                                                                                                                            |     55|
|1333  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__261                                                         |      8|
|1334  |    mul_16s_15s_26_1_1_U581                                           |hls_dummy_mul_16s_15s_26_1_1_2469                                                                                                                                            |     22|
|1335  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__109                                                         |      8|
|1336  |    mul_16s_15s_26_1_1_U582                                           |hls_dummy_mul_16s_15s_26_1_1_2470                                                                                                                                            |     23|
|1337  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__163                                                         |      8|
|1338  |    mul_16s_15s_26_1_1_U583                                           |hls_dummy_mul_16s_15s_26_1_1_2471                                                                                                                                            |     22|
|1339  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__185                                                         |      8|
|1340  |    mul_16s_15s_26_1_1_U584                                           |hls_dummy_mul_16s_15s_26_1_1_2472                                                                                                                                            |     48|
|1341  |    mul_16s_15s_26_1_1_U585                                           |hls_dummy_mul_16s_15s_26_1_1_2473                                                                                                                                            |     55|
|1342  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__80                                                          |      8|
|1343  |    mul_16s_15s_26_1_1_U586                                           |hls_dummy_mul_16s_15s_26_1_1_2474                                                                                                                                            |    107|
|1344  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__151                                                         |      8|
|1345  |    mul_16s_15s_26_1_1_U587                                           |hls_dummy_mul_16s_15s_26_1_1_2475                                                                                                                                            |     15|
|1346  |    mul_16s_15s_26_1_1_U588                                           |hls_dummy_mul_16s_15s_26_1_1_2476                                                                                                                                            |     48|
|1347  |    mul_16s_15s_26_1_1_U589                                           |hls_dummy_mul_16s_15s_26_1_1_2477                                                                                                                                            |     24|
|1348  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__25                                                          |      8|
|1349  |    mul_16s_15s_26_1_1_U59                                            |hls_dummy_mul_16s_15s_26_1_1_2478                                                                                                                                            |     22|
|1350  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__365                                                         |      8|
|1351  |    mul_16s_15s_26_1_1_U590                                           |hls_dummy_mul_16s_15s_26_1_1_2479                                                                                                                                            |     66|
|1352  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__345                                                         |      8|
|1353  |    mul_16s_15s_26_1_1_U591                                           |hls_dummy_mul_16s_15s_26_1_1_2480                                                                                                                                            |     23|
|1354  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__5                                                           |      8|
|1355  |    mul_16s_15s_26_1_1_U593                                           |hls_dummy_mul_16s_15s_26_1_1_2481                                                                                                                                            |     25|
|1356  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__54                                                          |      8|
|1357  |    mul_16s_15s_26_1_1_U594                                           |hls_dummy_mul_16s_15s_26_1_1_2482                                                                                                                                            |     15|
|1358  |    mul_16s_15s_26_1_1_U595                                           |hls_dummy_mul_16s_15s_26_1_1_2483                                                                                                                                            |     55|
|1359  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__134                                                         |      8|
|1360  |    mul_16s_15s_26_1_1_U596                                           |hls_dummy_mul_16s_15s_26_1_1_2484                                                                                                                                            |     22|
|1361  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__336                                                         |      8|
|1362  |    mul_16s_15s_26_1_1_U597                                           |hls_dummy_mul_16s_15s_26_1_1_2485                                                                                                                                            |     24|
|1363  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__128                                                         |      8|
|1364  |    mul_16s_15s_26_1_1_U598                                           |hls_dummy_mul_16s_15s_26_1_1_2486                                                                                                                                            |     22|
|1365  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__168                                                         |      8|
|1366  |    mul_16s_15s_26_1_1_U599                                           |hls_dummy_mul_16s_15s_26_1_1_2487                                                                                                                                            |     55|
|1367  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__81                                                           |      8|
|1368  |    mul_16s_15s_26_1_1_U60                                            |hls_dummy_mul_16s_15s_26_1_1_2488                                                                                                                                            |     55|
|1369  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__282                                                         |      8|
|1370  |    mul_16s_15s_26_1_1_U600                                           |hls_dummy_mul_16s_15s_26_1_1_2489                                                                                                                                            |     55|
|1371  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__23                                                          |      8|
|1372  |    mul_16s_15s_26_1_1_U601                                           |hls_dummy_mul_16s_15s_26_1_1_2490                                                                                                                                            |    110|
|1373  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__11                                                          |      8|
|1374  |    mul_16s_15s_26_1_1_U602                                           |hls_dummy_mul_16s_15s_26_1_1_2491                                                                                                                                            |     22|
|1375  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__18                                                           |      8|
|1376  |    mul_16s_15s_26_1_1_U603                                           |hls_dummy_mul_16s_15s_26_1_1_2492                                                                                                                                            |     55|
|1377  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__16                                                           |      8|
|1378  |    mul_16s_15s_26_1_1_U604                                           |hls_dummy_mul_16s_15s_26_1_1_2493                                                                                                                                            |     24|
|1379  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__120                                                         |      8|
|1380  |    mul_16s_15s_26_1_1_U605                                           |hls_dummy_mul_16s_15s_26_1_1_2494                                                                                                                                            |     66|
|1381  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__207                                                         |      8|
|1382  |    mul_16s_15s_26_1_1_U606                                           |hls_dummy_mul_16s_15s_26_1_1_2495                                                                                                                                            |     23|
|1383  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__249                                                         |      8|
|1384  |    mul_16s_15s_26_1_1_U607                                           |hls_dummy_mul_16s_15s_26_1_1_2496                                                                                                                                            |     25|
|1385  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__293                                                         |      8|
|1386  |    mul_16s_15s_26_1_1_U608                                           |hls_dummy_mul_16s_15s_26_1_1_2497                                                                                                                                            |     19|
|1387  |    mul_16s_15s_26_1_1_U609                                           |hls_dummy_mul_16s_15s_26_1_1_2498                                                                                                                                            |     22|
|1388  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__84                                                           |      8|
|1389  |    mul_16s_15s_26_1_1_U61                                            |hls_dummy_mul_16s_15s_26_1_1_2499                                                                                                                                            |     54|
|1390  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__93                                                          |      8|
|1391  |    mul_16s_15s_26_1_1_U610                                           |hls_dummy_mul_16s_15s_26_1_1_2500                                                                                                                                            |     55|
|1392  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__290                                                         |      8|
|1393  |    mul_16s_15s_26_1_1_U611                                           |hls_dummy_mul_16s_15s_26_1_1_2501                                                                                                                                            |     22|
|1394  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__204                                                         |      8|
|1395  |    mul_16s_15s_26_1_1_U612                                           |hls_dummy_mul_16s_15s_26_1_1_2502                                                                                                                                            |     23|
|1396  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__26                                                          |      8|
|1397  |    mul_16s_15s_26_1_1_U613                                           |hls_dummy_mul_16s_15s_26_1_1_2503                                                                                                                                            |     22|
|1398  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__175                                                         |      8|
|1399  |    mul_16s_15s_26_1_1_U614                                           |hls_dummy_mul_16s_15s_26_1_1_2504                                                                                                                                            |     55|
|1400  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__368                                                         |      8|
|1401  |    mul_16s_15s_26_1_1_U615                                           |hls_dummy_mul_16s_15s_26_1_1_2505                                                                                                                                            |     54|
|1402  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__90                                                          |      8|
|1403  |    mul_16s_15s_26_1_1_U616                                           |hls_dummy_mul_16s_15s_26_1_1_2506                                                                                                                                            |    109|
|1404  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__160                                                         |      8|
|1405  |    mul_16s_15s_26_1_1_U617                                           |hls_dummy_mul_16s_15s_26_1_1_2507                                                                                                                                            |     22|
|1406  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__232                                                         |      8|
|1407  |    mul_16s_15s_26_1_1_U618                                           |hls_dummy_mul_16s_15s_26_1_1_2508                                                                                                                                            |     55|
|1408  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__245                                                         |      8|
|1409  |    mul_16s_15s_26_1_1_U619                                           |hls_dummy_mul_16s_15s_26_1_1_2509                                                                                                                                            |     23|
|1410  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__79                                                          |      8|
|1411  |    mul_16s_15s_26_1_1_U62                                            |hls_dummy_mul_16s_15s_26_1_1_2510                                                                                                                                            |    108|
|1412  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__237                                                         |      8|
|1413  |    mul_16s_15s_26_1_1_U620                                           |hls_dummy_mul_16s_15s_26_1_1_2511                                                                                                                                            |     66|
|1414  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__243                                                         |      8|
|1415  |    mul_16s_15s_26_1_1_U621                                           |hls_dummy_mul_16s_15s_26_1_1_2512                                                                                                                                            |     23|
|1416  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__188                                                         |      8|
|1417  |    mul_16s_15s_26_1_1_U622                                           |hls_dummy_mul_16s_15s_26_1_1_2513                                                                                                                                            |     25|
|1418  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__123                                                         |      8|
|1419  |    mul_16s_15s_26_1_1_U624                                           |hls_dummy_mul_16s_15s_26_1_1_2514                                                                                                                                            |     22|
|1420  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__202                                                         |      8|
|1421  |    mul_16s_15s_26_1_1_U625                                           |hls_dummy_mul_16s_15s_26_1_1_2515                                                                                                                                            |     55|
|1422  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__9                                                            |      8|
|1423  |    mul_16s_15s_26_1_1_U626                                           |hls_dummy_mul_16s_15s_26_1_1_2516                                                                                                                                            |     22|
|1424  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__11                                                           |      8|
|1425  |    mul_16s_15s_26_1_1_U627                                           |hls_dummy_mul_16s_15s_26_1_1_2517                                                                                                                                            |     23|
|1426  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__155                                                         |      8|
|1427  |    mul_16s_15s_26_1_1_U628                                           |hls_dummy_mul_16s_15s_26_1_1_2518                                                                                                                                            |     22|
|1428  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__155                                                         |      8|
|1429  |    mul_16s_15s_26_1_1_U629                                           |hls_dummy_mul_16s_15s_26_1_1_2519                                                                                                                                            |     55|
|1430  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__299                                                         |      8|
|1431  |    mul_16s_15s_26_1_1_U63                                            |hls_dummy_mul_16s_15s_26_1_1_2520                                                                                                                                            |     22|
|1432  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__309                                                         |      8|
|1433  |    mul_16s_15s_26_1_1_U630                                           |hls_dummy_mul_16s_15s_26_1_1_2521                                                                                                                                            |     54|
|1434  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__10                                                          |      8|
|1435  |    mul_16s_15s_26_1_1_U631                                           |hls_dummy_mul_16s_15s_26_1_1_2522                                                                                                                                            |    107|
|1436  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__196                                                         |      8|
|1437  |    mul_16s_15s_26_1_1_U632                                           |hls_dummy_mul_16s_15s_26_1_1_2523                                                                                                                                            |     22|
|1438  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__65                                                           |      8|
|1439  |    mul_16s_15s_26_1_1_U633                                           |hls_dummy_mul_16s_15s_26_1_1_2524                                                                                                                                            |     55|
|1440  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__63                                                           |      8|
|1441  |    mul_16s_15s_26_1_1_U634                                           |hls_dummy_mul_16s_15s_26_1_1_2525                                                                                                                                            |     23|
|1442  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__161                                                         |      8|
|1443  |    mul_16s_15s_26_1_1_U635                                           |hls_dummy_mul_16s_15s_26_1_1_2526                                                                                                                                            |     66|
|1444  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__153                                                         |      8|
|1445  |    mul_16s_15s_26_1_1_U636                                           |hls_dummy_mul_16s_15s_26_1_1_2527                                                                                                                                            |     23|
|1446  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__205                                                         |      8|
|1447  |    mul_16s_15s_26_1_1_U637                                           |hls_dummy_mul_16s_15s_26_1_1_2528                                                                                                                                            |     25|
|1448  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__247                                                         |      8|
|1449  |    mul_16s_15s_26_1_1_U639                                           |hls_dummy_mul_16s_15s_26_1_1_2529                                                                                                                                            |     22|
|1450  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__355                                                         |      8|
|1451  |    mul_16s_15s_26_1_1_U64                                            |hls_dummy_mul_16s_15s_26_1_1_2530                                                                                                                                            |     55|
|1452  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__49                                                          |      8|
|1453  |    mul_16s_15s_26_1_1_U640                                           |hls_dummy_mul_16s_15s_26_1_1_2531                                                                                                                                            |     55|
|1454  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__36                                                          |      8|
|1455  |    mul_16s_15s_26_1_1_U641                                           |hls_dummy_mul_16s_15s_26_1_1_2532                                                                                                                                            |     22|
|1456  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__375                                                         |      8|
|1457  |    mul_16s_15s_26_1_1_U642                                           |hls_dummy_mul_16s_15s_26_1_1_2533                                                                                                                                            |     54|
|1458  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__75                                                          |      8|
|1459  |    mul_16s_15s_26_1_1_U643                                           |hls_dummy_mul_16s_15s_26_1_1_2534                                                                                                                                            |     22|
|1460  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__21                                                           |      8|
|1461  |    mul_16s_15s_26_1_1_U644                                           |hls_dummy_mul_16s_15s_26_1_1_2535                                                                                                                                            |     55|
|1462  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__286                                                         |      8|
|1463  |    mul_16s_15s_26_1_1_U645                                           |hls_dummy_mul_16s_15s_26_1_1_2536                                                                                                                                            |     37|
|1464  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__41                                                          |      8|
|1465  |    mul_16s_15s_26_1_1_U647                                           |hls_dummy_mul_16s_15s_26_1_1_2537                                                                                                                                            |     22|
|1466  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__160                                                         |      8|
|1467  |    mul_16s_15s_26_1_1_U648                                           |hls_dummy_mul_16s_15s_26_1_1_2538                                                                                                                                            |     55|
|1468  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__213                                                         |      8|
|1469  |    mul_16s_15s_26_1_1_U649                                           |hls_dummy_mul_16s_15s_26_1_1_2539                                                                                                                                            |     96|
|1470  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__131                                                         |      8|
|1471  |    mul_16s_15s_26_1_1_U65                                            |hls_dummy_mul_16s_15s_26_1_1_2540                                                                                                                                            |     23|
|1472  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__110                                                         |      8|
|1473  |    mul_16s_15s_26_1_1_U650                                           |hls_dummy_mul_16s_15s_26_1_1_2541                                                                                                                                            |     66|
|1474  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__269                                                         |      8|
|1475  |    mul_16s_15s_26_1_1_U651                                           |hls_dummy_mul_16s_15s_26_1_1_2542                                                                                                                                            |     23|
|1476  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__311                                                         |      8|
|1477  |    mul_16s_15s_26_1_1_U652                                           |hls_dummy_mul_16s_15s_26_1_1_2543                                                                                                                                            |     25|
|1478  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__357                                                         |      8|
|1479  |    mul_16s_15s_26_1_1_U653                                           |hls_dummy_mul_16s_15s_26_1_1_2544                                                                                                                                            |     22|
|1480  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__244                                                         |      8|
|1481  |    mul_16s_15s_26_1_1_U654                                           |hls_dummy_mul_16s_15s_26_1_1_2545                                                                                                                                            |     26|
|1482  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U378/tmp_product_funnel__1                                                           |      8|
|1483  |    mul_16s_15s_26_1_1_U655                                           |hls_dummy_mul_16s_15s_26_1_1_2546                                                                                                                                            |     55|
|1484  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__278                                                         |      8|
|1485  |    mul_16s_15s_26_1_1_U656                                           |hls_dummy_mul_16s_15s_26_1_1_2547                                                                                                                                            |     22|
|1486  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__227                                                         |      8|
|1487  |    mul_16s_15s_26_1_1_U657                                           |hls_dummy_mul_16s_15s_26_1_1_2548                                                                                                                                            |     54|
|1488  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__77                                                          |      8|
|1489  |    mul_16s_15s_26_1_1_U658                                           |hls_dummy_mul_16s_15s_26_1_1_2549                                                                                                                                            |     22|
|1490  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__26                                                           |      8|
|1491  |    mul_16s_15s_26_1_1_U659                                           |hls_dummy_mul_16s_15s_26_1_1_2550                                                                                                                                            |     55|
|1492  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__287                                                         |      8|
|1493  |    mul_16s_15s_26_1_1_U66                                            |hls_dummy_mul_16s_15s_26_1_1_2551                                                                                                                                            |     66|
|1494  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__253                                                         |      8|
|1495  |    mul_16s_15s_26_1_1_U660                                           |hls_dummy_mul_16s_15s_26_1_1_2552                                                                                                                                            |     37|
|1496  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__42                                                          |      8|
|1497  |    mul_16s_15s_26_1_1_U662                                           |hls_dummy_mul_16s_15s_26_1_1_2553                                                                                                                                            |     22|
|1498  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__161                                                         |      8|
|1499  |    mul_16s_15s_26_1_1_U663                                           |hls_dummy_mul_16s_15s_26_1_1_2554                                                                                                                                            |     55|
|1500  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__214                                                         |      8|
|1501  |    mul_16s_15s_26_1_1_U664                                           |hls_dummy_mul_16s_15s_26_1_1_2555                                                                                                                                            |     96|
|1502  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__28                                                          |      8|
|1503  |    mul_16s_15s_26_1_1_U665                                           |hls_dummy_mul_16s_15s_26_1_1_2556                                                                                                                                            |     66|
|1504  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__98                                                          |      8|
|1505  |    mul_16s_15s_26_1_1_U666                                           |hls_dummy_mul_16s_15s_26_1_1_2557                                                                                                                                            |     23|
|1506  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__145                                                         |      8|
|1507  |    mul_16s_15s_26_1_1_U667                                           |hls_dummy_mul_16s_15s_26_1_1_2558                                                                                                                                            |     25|
|1508  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__193                                                         |      8|
|1509  |    mul_16s_15s_26_1_1_U668                                           |hls_dummy_mul_16s_15s_26_1_1_2559                                                                                                                                            |     22|
|1510  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__246                                                         |      8|
|1511  |    mul_16s_15s_26_1_1_U67                                            |hls_dummy_mul_16s_15s_26_1_1_2560                                                                                                                                            |     23|
|1512  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__235                                                         |      8|
|1513  |    mul_16s_15s_26_1_1_U670                                           |hls_dummy_mul_16s_15s_26_1_1_2561                                                                                                                                            |     55|
|1514  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__85                                                           |      8|
|1515  |    mul_16s_15s_26_1_1_U671                                           |hls_dummy_mul_16s_15s_26_1_1_2562                                                                                                                                            |     22|
|1516  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__88                                                           |      8|
|1517  |    mul_16s_15s_26_1_1_U672                                           |hls_dummy_mul_16s_15s_26_1_1_2563                                                                                                                                            |     25|
|1518  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__78                                                          |      8|
|1519  |    mul_16s_15s_26_1_1_U673                                           |hls_dummy_mul_16s_15s_26_1_1_2564                                                                                                                                            |     22|
|1520  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__319                                                         |      8|
|1521  |    mul_16s_15s_26_1_1_U674                                           |hls_dummy_mul_16s_15s_26_1_1_2565                                                                                                                                            |     55|
|1522  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__29                                                           |      8|
|1523  |    mul_16s_15s_26_1_1_U675                                           |hls_dummy_mul_16s_15s_26_1_1_2566                                                                                                                                            |     55|
|1524  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__29                                                          |      8|
|1525  |    mul_16s_15s_26_1_1_U676                                           |hls_dummy_mul_16s_15s_26_1_1_2567                                                                                                                                            |    109|
|1526  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__66                                                          |      8|
|1527  |    mul_16s_15s_26_1_1_U677                                           |hls_dummy_mul_16s_15s_26_1_1_2568                                                                                                                                            |     22|
|1528  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__73                                                           |      8|
|1529  |    mul_16s_15s_26_1_1_U678                                           |hls_dummy_mul_16s_15s_26_1_1_2569                                                                                                                                            |     55|
|1530  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__69                                                           |      8|
|1531  |    mul_16s_15s_26_1_1_U679                                           |hls_dummy_mul_16s_15s_26_1_1_2570                                                                                                                                            |     24|
|1532  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__44                                                          |      8|
|1533  |    mul_16s_15s_26_1_1_U68                                            |hls_dummy_mul_16s_15s_26_1_1_2571                                                                                                                                            |     25|
|1534  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__158                                                         |      8|
|1535  |    mul_16s_15s_26_1_1_U680                                           |hls_dummy_mul_16s_15s_26_1_1_2572                                                                                                                                            |     66|
|1536  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__210                                                         |      8|
|1537  |    mul_16s_15s_26_1_1_U681                                           |hls_dummy_mul_16s_15s_26_1_1_2573                                                                                                                                            |     23|
|1538  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__252                                                         |      8|
|1539  |    mul_16s_15s_26_1_1_U682                                           |hls_dummy_mul_16s_15s_26_1_1_2574                                                                                                                                            |     25|
|1540  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__296                                                         |      8|
|1541  |    mul_16s_15s_26_1_1_U683                                           |hls_dummy_mul_16s_15s_26_1_1_2575                                                                                                                                            |     22|
|1542  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__32                                                           |      8|
|1543  |    mul_16s_15s_26_1_1_U69                                            |hls_dummy_mul_16s_15s_26_1_1_2576                                                                                                                                            |     22|
|1544  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__81                                                          |      8|
|1545  |    mul_16s_15s_26_1_1_U70                                            |hls_dummy_mul_16s_15s_26_1_1_2577                                                                                                                                            |     55|
|1546  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__37                                                           |      8|
|1547  |    mul_16s_15s_26_1_1_U72                                            |hls_dummy_mul_16s_15s_26_1_1_2578                                                                                                                                            |     22|
|1548  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__20                                                           |      8|
|1549  |    mul_16s_15s_26_1_1_U73                                            |hls_dummy_mul_16s_15s_26_1_1_2579                                                                                                                                            |     24|
|1550  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__153                                                         |      8|
|1551  |    mul_16s_15s_26_1_1_U74                                            |hls_dummy_mul_16s_15s_26_1_1_2580                                                                                                                                            |     22|
|1552  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__222                                                         |      8|
|1553  |    mul_16s_15s_26_1_1_U75                                            |hls_dummy_mul_16s_15s_26_1_1_2581                                                                                                                                            |     55|
|1554  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__178                                                         |      8|
|1555  |    mul_16s_15s_26_1_1_U76                                            |hls_dummy_mul_16s_15s_26_1_1_2582                                                                                                                                            |     55|
|1556  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__233                                                         |      8|
|1557  |    mul_16s_15s_26_1_1_U77                                            |hls_dummy_mul_16s_15s_26_1_1_2583                                                                                                                                            |    111|
|1558  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__133                                                         |      8|
|1559  |    mul_16s_15s_26_1_1_U78                                            |hls_dummy_mul_16s_15s_26_1_1_2584                                                                                                                                            |     22|
|1560  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__177                                                         |      8|
|1561  |    mul_16s_15s_26_1_1_U79                                            |hls_dummy_mul_16s_15s_26_1_1_2585                                                                                                                                            |     55|
|1562  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__130                                                         |      8|
|1563  |    mul_16s_15s_26_1_1_U80                                            |hls_dummy_mul_16s_15s_26_1_1_2586                                                                                                                                            |     24|
|1564  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__201                                                         |      8|
|1565  |    mul_16s_15s_26_1_1_U81                                            |hls_dummy_mul_16s_15s_26_1_1_2587                                                                                                                                            |     66|
|1566  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__367                                                         |      8|
|1567  |    mul_16s_15s_26_1_1_U82                                            |hls_dummy_mul_16s_15s_26_1_1_2588                                                                                                                                            |     23|
|1568  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__347                                                         |      8|
|1569  |    mul_16s_15s_26_1_1_U83                                            |hls_dummy_mul_16s_15s_26_1_1_2589                                                                                                                                            |     25|
|1570  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__211                                                         |      8|
|1571  |    mul_16s_15s_26_1_1_U84                                            |hls_dummy_mul_16s_15s_26_1_1_2590                                                                                                                                            |     22|
|1572  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__196                                                         |      8|
|1573  |    mul_16s_15s_26_1_1_U85                                            |hls_dummy_mul_16s_15s_26_1_1_2591                                                                                                                                            |     22|
|1574  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__318                                                         |      8|
|1575  |    mul_16s_15s_26_1_1_U87                                            |hls_dummy_mul_16s_15s_26_1_1_2592                                                                                                                                            |     55|
|1576  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U12/tmp_product_funnel__83                                                           |      8|
|1577  |    mul_16s_15s_26_1_1_U88                                            |hls_dummy_mul_16s_15s_26_1_1_2593                                                                                                                                            |     23|
|1578  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__166                                                         |      8|
|1579  |    mul_16s_15s_26_1_1_U89                                            |hls_dummy_mul_16s_15s_26_1_1_2594                                                                                                                                            |     22|
|1580  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__15                                                          |      8|
|1581  |    mul_16s_15s_26_1_1_U90                                            |hls_dummy_mul_16s_15s_26_1_1_2595                                                                                                                                            |     55|
|1582  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__369                                                         |      8|
|1583  |    mul_16s_15s_26_1_1_U91                                            |hls_dummy_mul_16s_15s_26_1_1_2596                                                                                                                                            |     54|
|1584  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__192                                                         |      8|
|1585  |    mul_16s_15s_26_1_1_U92                                            |hls_dummy_mul_16s_15s_26_1_1_2597                                                                                                                                            |    107|
|1586  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__122                                                         |      8|
|1587  |    mul_16s_15s_26_1_1_U93                                            |hls_dummy_mul_16s_15s_26_1_1_2598                                                                                                                                            |     22|
|1588  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__78                                                          |      8|
|1589  |    mul_16s_15s_26_1_1_U94                                            |hls_dummy_mul_16s_15s_26_1_1_2599                                                                                                                                            |     55|
|1590  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__176                                                         |      8|
|1591  |    mul_16s_15s_26_1_1_U95                                            |hls_dummy_mul_16s_15s_26_1_1_2600                                                                                                                                            |     23|
|1592  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__204                                                         |      8|
|1593  |    mul_16s_15s_26_1_1_U96                                            |hls_dummy_mul_16s_15s_26_1_1_2601                                                                                                                                            |     66|
|1594  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__83                                                          |      8|
|1595  |    mul_16s_15s_26_1_1_U97                                            |hls_dummy_mul_16s_15s_26_1_1_2602                                                                                                                                            |     23|
|1596  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__37                                                          |      8|
|1597  |    mul_16s_15s_26_1_1_U98                                            |hls_dummy_mul_16s_15s_26_1_1_2603                                                                                                                                            |     25|
|1598  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__376                                                         |      8|
|1599  |    mul_16s_15s_26_1_1_U99                                            |hls_dummy_mul_16s_15s_26_1_1_2604                                                                                                                                            |     22|
|1600  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__297                                                         |      8|
|1601  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s                                                                                                 |  52718|
|1602  |    tmp_561_reg_108997_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__107                                                                      |      8|
|1603  |    tmp_563_reg_109007_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__13                                                                       |      8|
|1604  |    tmp_565_reg_109017_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__58                                                                       |      8|
|1605  |    tmp_8_reg_106327_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__80                                                                       |      8|
|1606  |    tmp_531_reg_108852_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__24                                                                       |      8|
|1607  |    tmp_533_reg_108862_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__123                                                                      |      8|
|1608  |    tmp_535_reg_108872_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__169                                                                      |      8|
|1609  |    tmp_309_reg_107782_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_339_reg_107927_reg_funnel__4                                                                        |      8|
|1610  |    tmp_339_reg_107927_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_339_reg_107927_reg_funnel                                                                           |      8|
|1611  |    tmp_829_reg_110297_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__70                                                                       |      8|
|1612  |    tmp_831_reg_110307_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__117                                                                      |      8|
|1613  |    tmp_833_reg_110317_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__82                                                                       |      8|
|1614  |    tmp_793_reg_110122_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__2                                                                        |      8|
|1615  |    tmp_785_reg_110082_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__25                                                                       |      8|
|1616  |    tmp_805_reg_110182_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_339_reg_107927_reg_funnel__2                                                                        |      8|
|1617  |    tmp_9_reg_106307_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__53                                                                       |      8|
|1618  |    tmp_13_reg_106347_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__106                                                                      |      8|
|1619  |    tmp_43_reg_106492_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__139                                                                      |      8|
|1620  |    tmp_53_reg_106542_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__95                                                                       |      8|
|1621  |    tmp_59_reg_106572_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__182                                                                      |      8|
|1622  |    tmp_65_reg_106597_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__103                                                                      |      8|
|1623  |    tmp_71_reg_106627_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__14                                                                       |      8|
|1624  |    tmp_95_reg_106742_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__55                                                                       |      8|
|1625  |    tmp_119_reg_106862_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__105                                                                      |      8|
|1626  |    tmp_125_reg_106887_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__118                                                                      |      8|
|1627  |    tmp_131_reg_106917_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__9                                                                        |      8|
|1628  |    tmp_139_reg_106957_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__104                                                                      |      8|
|1629  |    tmp_155_reg_107032_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__85                                                                       |      8|
|1630  |    tmp_161_reg_107062_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__176                                                                      |      8|
|1631  |    tmp_169_reg_107102_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__163                                                                      |      8|
|1632  |    tmp_189_reg_107197_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__7                                                                        |      8|
|1633  |    tmp_191_reg_107207_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__43                                                                       |      8|
|1634  |    tmp_199_reg_107247_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__62                                                                       |      8|
|1635  |    tmp_219_reg_107342_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__26                                                                       |      8|
|1636  |    tmp_221_reg_107352_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__124                                                                      |      8|
|1637  |    tmp_229_reg_107392_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__11                                                                       |      8|
|1638  |    tmp_231_reg_107402_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__51                                                                       |      8|
|1639  |    tmp_233_reg_107412_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__156                                                                      |      8|
|1640  |    tmp_251_reg_107497_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__1                                                                        |      8|
|1641  |    tmp_259_reg_107537_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__81                                                                       |      8|
|1642  |    tmp_269_reg_107587_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__125                                                                      |      8|
|1643  |    tmp_275_reg_107617_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__99                                                                       |      8|
|1644  |    tmp_281_reg_107642_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__141                                                                      |      8|
|1645  |    tmp_283_reg_107652_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__21                                                                       |      8|
|1646  |    tmp_289_reg_107682_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__48                                                                       |      8|
|1647  |    tmp_299_reg_107732_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__148                                                                      |      8|
|1648  |    tmp_769_reg_110007_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__33                                                                       |      8|
|1649  |    tmp_771_reg_110017_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__56                                                                       |      8|
|1650  |    tmp_775_reg_110032_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__47                                                                       |      8|
|1651  |    tmp_305_reg_107762_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__101                                                                      |      8|
|1652  |    tmp_311_reg_107787_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__143                                                                      |      8|
|1653  |    tmp_313_reg_107797_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__178                                                                      |      8|
|1654  |    tmp_319_reg_107827_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__72                                                                       |      8|
|1655  |    tmp_341_reg_107932_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__142                                                                      |      8|
|1656  |    tmp_343_reg_107942_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__179                                                                      |      8|
|1657  |    tmp_349_reg_107972_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__73                                                                       |      8|
|1658  |    tmp_425_reg_108342_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__162                                                                      |      8|
|1659  |    tmp_431_reg_108372_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__6                                                                        |      8|
|1660  |    tmp_439_reg_108407_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__74                                                                       |      8|
|1661  |    tmp_455_reg_108487_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__35                                                                       |      8|
|1662  |    tmp_479_reg_108602_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__30                                                                       |      8|
|1663  |    tmp_505_reg_108727_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__57                                                                       |      8|
|1664  |    tmp_509_reg_108747_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__136                                                                      |      8|
|1665  |    tmp_515_reg_108777_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__19                                                                       |      8|
|1666  |    tmp_519_reg_108797_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__145                                                                      |      8|
|1667  |    tmp_521_reg_108807_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__151                                                                      |      8|
|1668  |    tmp_529_reg_108842_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__149                                                                      |      8|
|1669  |    tmp_549_reg_108942_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__185                                                                      |      8|
|1670  |    tmp_553_reg_108962_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__49                                                                       |      8|
|1671  |    tmp_559_reg_108987_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__40                                                                       |      8|
|1672  |    tmp_569_reg_109037_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__87                                                                       |      8|
|1673  |    tmp_575_reg_109067_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__144                                                                      |      8|
|1674  |    tmp_579_reg_109087_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__180                                                                      |      8|
|1675  |    tmp_581_reg_109097_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__71                                                                       |      8|
|1676  |    tmp_583_reg_109107_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__65                                                                       |      8|
|1677  |    tmp_589_reg_109132_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__160                                                                      |      8|
|1678  |    tmp_599_reg_109182_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__41                                                                       |      8|
|1679  |    tmp_629_reg_109327_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__39                                                                       |      8|
|1680  |    tmp_669_reg_109522_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__16                                                                       |      8|
|1681  |    tmp_671_reg_109532_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__165                                                                      |      8|
|1682  |    tmp_679_reg_109572_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__112                                                                      |      8|
|1683  |    tmp_683_reg_109587_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__150                                                                      |      8|
|1684  |    tmp_685_reg_109597_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__186                                                                      |      8|
|1685  |    tmp_689_reg_109617_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__28                                                                       |      8|
|1686  |    tmp_695_reg_109647_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__170                                                                      |      8|
|1687  |    tmp_699_reg_109667_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__187                                                                      |      8|
|1688  |    tmp_701_reg_109677_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__183                                                                      |      8|
|1689  |    tmp_725_reg_109792_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__3                                                                        |      8|
|1690  |    tmp_729_reg_109812_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel                                                                           |      8|
|1691  |    tmp_731_reg_109822_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__184                                                                      |      8|
|1692  |    tmp_733_reg_109832_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__120                                                                      |      8|
|1693  |    tmp_749_reg_109907_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__115                                                                      |      8|
|1694  |    tmp_755_reg_109937_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__152                                                                      |      8|
|1695  |    tmp_759_reg_109957_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__31                                                                       |      8|
|1696  |    tmp_761_reg_109967_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__78                                                                       |      8|
|1697  |    tmp_763_reg_109977_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__131                                                                      |      8|
|1698  |    tmp_791_reg_110112_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__111                                                                      |      8|
|1699  |    tmp_801_reg_110162_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__23                                                                       |      8|
|1700  |    tmp_803_reg_110172_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__67                                                                       |      8|
|1701  |    tmp_815_reg_110227_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__108                                                                      |      8|
|1702  |    tmp_823_reg_110267_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__100                                                                      |      8|
|1703  |    tmp_839_reg_110342_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__89                                                                       |      8|
|1704  |    tmp_845_reg_110372_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__29                                                                       |      8|
|1705  |    tmp_851_reg_110402_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__22                                                                       |      8|
|1706  |    tmp_853_reg_110412_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__15                                                                       |      8|
|1707  |    tmp_861_reg_110452_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__63                                                                       |      8|
|1708  |    tmp_863_reg_110462_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__50                                                                       |      8|
|1709  |    tmp_881_reg_110547_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__46                                                                       |      8|
|1710  |    tmp_739_reg_109862_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__177                                                                      |      8|
|1711  |    tmp_741_reg_109872_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__122                                                                      |      8|
|1712  |    tmp_745_reg_109887_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__166                                                                      |      8|
|1713  |    tmp_789_reg_110102_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__127                                                                      |      8|
|1714  |    tmp_703_reg_109687_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__69                                                                       |      8|
|1715  |    tmp_709_reg_109717_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__154                                                                      |      8|
|1716  |    tmp_713_reg_109732_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__116                                                                      |      8|
|1717  |    tmp_715_reg_109742_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__61                                                                       |      8|
|1718  |    tmp_449_reg_108457_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__164                                                                      |      8|
|1719  |    tmp_673_reg_109542_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__76                                                                       |      8|
|1720  |    tmp_471_reg_108562_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__66                                                                       |      8|
|1721  |    tmp_473_reg_108572_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__94                                                                       |      8|
|1722  |    tmp_475_reg_108582_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__34                                                                       |      8|
|1723  |    tmp_665_reg_109502_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__60                                                                       |      8|
|1724  |    tmp_681_reg_109582_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_339_reg_107927_reg_funnel__1                                                                        |      8|
|1725  |    tmp_111_reg_106822_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__83                                                                       |      8|
|1726  |    tmp_113_reg_106832_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__132                                                                      |      8|
|1727  |    tmp_115_reg_106842_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__171                                                                      |      8|
|1728  |    tmp_141_reg_106967_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__45                                                                       |      8|
|1729  |    tmp_143_reg_106977_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__98                                                                       |      8|
|1730  |    tmp_145_reg_106987_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__140                                                                      |      8|
|1731  |    tmp_159_reg_107052_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__52                                                                       |      8|
|1732  |    tmp_429_reg_108362_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__4                                                                        |      8|
|1733  |    tmp_643_reg_109397_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__102                                                                      |      8|
|1734  |    tmp_635_reg_109357_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__93                                                                       |      8|
|1735  |    tmp_649_reg_109427_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_339_reg_107927_reg_funnel__3                                                                        |      8|
|1736  |    tmp_639_reg_109377_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__157                                                                      |      8|
|1737  |    tmp_171_reg_107112_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__84                                                                       |      8|
|1738  |    tmp_173_reg_107122_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__42                                                                       |      8|
|1739  |    tmp_175_reg_107132_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__88                                                                       |      8|
|1740  |    tmp_651_reg_109432_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__20                                                                       |      8|
|1741  |    tmp_653_reg_109442_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__77                                                                       |      8|
|1742  |    tmp_655_reg_109452_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__119                                                                      |      8|
|1743  |    tmp_641_reg_109387_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__97                                                                       |      8|
|1744  |    tmp_129_reg_106907_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__36                                                                       |      8|
|1745  |    tmp_201_reg_107257_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__161                                                                      |      8|
|1746  |    tmp_203_reg_107267_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__8                                                                        |      8|
|1747  |    tmp_205_reg_107277_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__44                                                                       |      8|
|1748  |    tmp_441_reg_108417_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__79                                                                       |      8|
|1749  |    tmp_443_reg_108427_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__126                                                                      |      8|
|1750  |    tmp_445_reg_108437_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__168                                                                      |      8|
|1751  |    tmp_613_reg_109252_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__155                                                                      |      8|
|1752  |    tmp_605_reg_109212_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__188                                                                      |      8|
|1753  |    tmp_619_reg_109282_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_339_reg_107927_reg_funnel__5                                                                        |      8|
|1754  |    tmp_609_reg_109232_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__129                                                                      |      8|
|1755  |    tmp_261_reg_107547_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__96                                                                       |      8|
|1756  |    tmp_263_reg_107557_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__134                                                                      |      8|
|1757  |    tmp_265_reg_107567_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__173                                                                      |      8|
|1758  |    tmp_403_reg_108232_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__138                                                                      |      8|
|1759  |    tmp_409_reg_108262_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__113                                                                      |      8|
|1760  |    tmp_411_reg_108272_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__159                                                                      |      8|
|1761  |    tmp_413_reg_108282_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__109                                                                      |      8|
|1762  |    tmp_415_reg_108292_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__147                                                                      |      8|
|1763  |    tmp_389_reg_108167_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__5                                                                        |      8|
|1764  |    tmp_399_reg_108217_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__153                                                                      |      8|
|1765  |    tmp_395_reg_108197_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__181                                                                      |      8|
|1766  |    tmp_401_reg_108227_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_339_reg_107927_reg_funnel__7                                                                        |      8|
|1767  |    tmp_249_reg_107487_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__59                                                                       |      8|
|1768  |    tmp_291_reg_107692_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__158                                                                      |      8|
|1769  |    tmp_293_reg_107702_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__38                                                                       |      8|
|1770  |    tmp_295_reg_107712_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__135                                                                      |      8|
|1771  |    tmp_279_reg_107632_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__17                                                                       |      8|
|1772  |    tmp_621_reg_109287_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__121                                                                      |      8|
|1773  |    tmp_623_reg_109297_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__68                                                                       |      8|
|1774  |    tmp_625_reg_109307_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__64                                                                       |      8|
|1775  |    tmp_373_reg_108087_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__37                                                                       |      8|
|1776  |    tmp_379_reg_108117_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__86                                                                       |      8|
|1777  |    tmp_381_reg_108127_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__130                                                                      |      8|
|1778  |    tmp_383_reg_108137_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__172                                                                      |      8|
|1779  |    tmp_385_reg_108147_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__10                                                                       |      8|
|1780  |    tmp_359_reg_108022_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__114                                                                      |      8|
|1781  |    tmp_369_reg_108072_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__75                                                                       |      8|
|1782  |    tmp_365_reg_108052_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__167                                                                      |      8|
|1783  |    tmp_371_reg_108082_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_339_reg_107927_reg_funnel__6                                                                        |      8|
|1784  |    tmp_321_reg_107837_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__90                                                                       |      8|
|1785  |    tmp_323_reg_107847_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__137                                                                      |      8|
|1786  |    tmp_325_reg_107857_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__175                                                                      |      8|
|1787  |    tmp_39_reg_106472_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__128                                                                      |      8|
|1788  |    tmp_611_reg_109242_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__18                                                                       |      8|
|1789  |    tmp_351_reg_107982_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__27                                                                       |      8|
|1790  |    tmp_353_reg_107992_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__12                                                                       |      8|
|1791  |    tmp_355_reg_108002_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__54                                                                       |      8|
|1792  |    tmp_591_reg_109142_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__146                                                                      |      8|
|1793  |    tmp_593_reg_109152_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__92                                                                       |      8|
|1794  |    tmp_595_reg_109162_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__32                                                                       |      8|
|1795  |    tmp_287_reg_107672_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__35                                                                       |      8|
|1796  |    tmp_617_reg_109272_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__5                                                                        |      8|
|1797  |    tmp_601_reg_109192_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__3                                                                        |      8|
|1798  |    tmp_137_reg_106947_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__11                                                                       |      8|
|1799  |    tmp_647_reg_109417_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__2                                                                        |      8|
|1800  |    tmp_631_reg_109337_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__1                                                                        |      8|
|1801  |    tmp_121_reg_106872_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__31                                                                       |      8|
|1802  |    tmp_467_reg_108542_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__26                                                                       |      8|
|1803  |    tmp_677_reg_109562_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__8                                                                        |      8|
|1804  |    tmp_871_reg_110497_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__23                                                                       |      8|
|1805  |    tmp_811_reg_110207_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__22                                                                       |      8|
|1806  |    tmp_797_reg_110142_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__20                                                                       |      8|
|1807  |    tmp_781_reg_110062_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__37                                                                       |      8|
|1808  |    tmp_767_reg_109997_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__4                                                                        |      8|
|1809  |    tmp_737_reg_109852_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel                                                                           |      8|
|1810  |    tmp_721_reg_109772_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__24                                                                       |      8|
|1811  |    tmp_707_reg_109707_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__9                                                                        |      8|
|1812  |    tmp_691_reg_109627_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__17                                                                       |      8|
|1813  |    tmp_661_reg_109482_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__15                                                                       |      8|
|1814  |    tmp_571_reg_109047_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__32                                                                       |      8|
|1815  |    tmp_541_reg_108902_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__13                                                                       |      8|
|1816  |    tmp_527_reg_108832_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__10                                                                       |      8|
|1817  |    tmp_497_reg_108687_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__7                                                                        |      8|
|1818  |    tmp_437_reg_108397_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__34                                                                       |      8|
|1819  |    tmp_421_reg_108322_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__18                                                                       |      8|
|1820  |    tmp_407_reg_108252_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__14                                                                       |      8|
|1821  |    tmp_391_reg_108177_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__33                                                                       |      8|
|1822  |    tmp_481_reg_108612_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__28                                                                       |      8|
|1823  |    tmp_377_reg_108107_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__29                                                                       |      8|
|1824  |    tmp_361_reg_108032_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__27                                                                       |      8|
|1825  |    tmp_347_reg_107962_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__19                                                                       |      8|
|1826  |    tmp_317_reg_107817_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__25                                                                       |      8|
|1827  |    tmp_257_reg_107527_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__16                                                                       |      8|
|1828  |    tmp_227_reg_107382_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__21                                                                       |      8|
|1829  |    tmp_31_reg_106432_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__12                                                                       |      8|
|1830  |    tmp_3_reg_106287_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__30                                                                       |      8|
|1831  |    tmp_841_reg_110352_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__36                                                                       |      8|
|1832  |    tmp_511_reg_108757_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_737_reg_109852_reg_funnel__6                                                                        |      8|
|1833  |    tmp_513_reg_108767_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__74                                                                       |      8|
|1834  |    tmp_435_reg_108387_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__30                                                                       |      8|
|1835  |    tmp_417_reg_108302_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__68                                                                       |      8|
|1836  |    tmp_397_reg_108207_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__26                                                                       |      8|
|1837  |    tmp_393_reg_108187_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__57                                                                       |      8|
|1838  |    tmp_387_reg_108157_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__18                                                                       |      8|
|1839  |    tmp_367_reg_108062_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__48                                                                       |      8|
|1840  |    tmp_555_reg_108972_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__58                                                                       |      8|
|1841  |    tmp_375_reg_108097_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__53                                                                       |      8|
|1842  |    tmp_363_reg_108042_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__14                                                                       |      8|
|1843  |    tmp_567_reg_109027_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__44                                                                       |      8|
|1844  |    tmp_547_reg_108932_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__8                                                                        |      8|
|1845  |    tmp_357_reg_108012_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__52                                                                       |      8|
|1846  |    tmp_337_reg_107917_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__42                                                                       |      8|
|1847  |    tmp_345_reg_107952_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__39                                                                       |      8|
|1848  |    tmp_597_reg_109172_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__4                                                                        |      8|
|1849  |    tmp_577_reg_109077_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__38                                                                       |      8|
|1850  |    tmp_315_reg_107807_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__47                                                                       |      8|
|1851  |    tmp_273_reg_107607_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__3                                                                        |      8|
|1852  |    tmp_603_reg_109202_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__21                                                                       |      8|
|1853  |    tmp_225_reg_107372_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__27                                                                       |      8|
|1854  |    tmp_217_reg_107332_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__65                                                                       |      8|
|1855  |    tmp_195_reg_107227_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__73                                                                       |      8|
|1856  |    tmp_187_reg_107187_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__1                                                                        |      8|
|1857  |    tmp_615_reg_109262_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__36                                                                       |      8|
|1858  |    tmp_633_reg_109347_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__60                                                                       |      8|
|1859  |    tmp_135_reg_106937_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__20                                                                       |      8|
|1860  |    tmp_657_reg_109462_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__15                                                                       |      8|
|1861  |    tmp_637_reg_109367_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__45                                                                       |      8|
|1862  |    tmp_57_reg_106562_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__23                                                                       |      8|
|1863  |    tmp_45_reg_106502_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__71                                                                       |      8|
|1864  |    tmp_33_reg_106442_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__76                                                                       |      8|
|1865  |    tmp_15_reg_106357_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__33                                                                       |      8|
|1866  |    tmp_687_reg_109607_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__40                                                                       |      8|
|1867  |    tmp_667_reg_109512_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__2                                                                        |      8|
|1868  |    tmp_6_reg_106297_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__12                                                                       |      8|
|1869  |    tmp_697_reg_109657_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__13                                                                       |      8|
|1870  |    tmp_813_reg_110217_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__37                                                                       |      8|
|1871  |    tmp_795_reg_110132_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__75                                                                       |      8|
|1872  |    tmp_765_reg_109987_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__31                                                                       |      8|
|1873  |    tmp_717_reg_109752_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__72                                                                       |      8|
|1874  |    tmp_705_reg_109697_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__28                                                                       |      8|
|1875  |    tmp_693_reg_109637_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__67                                                                       |      8|
|1876  |    tmp_675_reg_109552_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__24                                                                       |      8|
|1877  |    tmp_663_reg_109492_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__59                                                                       |      8|
|1878  |    tmp_645_reg_109407_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__19                                                                       |      8|
|1879  |    tmp_627_reg_109317_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__50                                                                       |      8|
|1880  |    tmp_573_reg_109057_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__17                                                                       |      8|
|1881  |    tmp_543_reg_108912_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__29                                                                       |      8|
|1882  |    tmp_525_reg_108827_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__70                                                                       |      8|
|1883  |    tmp_517_reg_108787_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__25                                                                       |      8|
|1884  |    tmp_483_reg_108622_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__62                                                                       |      8|
|1885  |    tmp_465_reg_108532_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel                                                                           |      8|
|1886  |    tmp_453_reg_108477_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__34                                                                       |      8|
|1887  |    tmp_423_reg_108332_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__46                                                                       |      8|
|1888  |    tmp_405_reg_108242_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__10                                                                       |      8|
|1889  |    tmp_723_reg_109782_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__35                                                                       |      8|
|1890  |    tmp_747_reg_109897_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__54                                                                       |      8|
|1891  |    tmp_727_reg_109802_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__16                                                                       |      8|
|1892  |    tmp_297_reg_107722_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__6                                                                        |      8|
|1893  |    tmp_753_reg_109927_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__22                                                                       |      8|
|1894  |    tmp_777_reg_110042_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__5                                                                        |      8|
|1895  |    tmp_757_reg_109947_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__41                                                                       |      8|
|1896  |    tmp_267_reg_107577_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__56                                                                       |      8|
|1897  |    tmp_243_reg_107462_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__55                                                                       |      8|
|1898  |    tmp_237_reg_107432_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__49                                                                       |      8|
|1899  |    tmp_213_reg_107317_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__11                                                                       |      8|
|1900  |    tmp_183_reg_107172_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__43                                                                       |      8|
|1901  |    tmp_177_reg_107142_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__7                                                                        |      8|
|1902  |    tmp_147_reg_106997_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__66                                                                       |      8|
|1903  |    tmp_105_reg_106792_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__61                                                                       |      8|
|1904  |    tmp_63_reg_106587_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__63                                                                       |      8|
|1905  |    tmp_783_reg_110072_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__32                                                                       |      8|
|1906  |    tmp_807_reg_110187_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__51                                                                       |      8|
|1907  |    tmp_787_reg_110092_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__69                                                                       |      8|
|1908  |    tmp_837_reg_110332_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__64                                                                       |      8|
|1909  |    tmp_817_reg_110237_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_465_reg_108532_reg_funnel__9                                                                        |      8|
|1910  |    tmp_809_reg_110197_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__22                                                                       |      8|
|1911  |    tmp_779_reg_110052_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__3                                                                        |      8|
|1912  |    tmp_607_reg_109222_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__5                                                                        |      8|
|1913  |    tmp_551_reg_108952_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__12                                                                       |      8|
|1914  |    tmp_523_reg_108817_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__1                                                                        |      8|
|1915  |    tmp_493_reg_108672_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__14                                                                       |      8|
|1916  |    tmp_451_reg_108467_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__7                                                                        |      8|
|1917  |    tmp_333_reg_107897_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__11                                                                       |      8|
|1918  |    tmp_335_reg_107907_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__19                                                                       |      8|
|1919  |    tmp_301_reg_107742_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel                                                                           |      8|
|1920  |    tmp_303_reg_107752_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__6                                                                        |      8|
|1921  |    tmp_223_reg_107362_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__4                                                                        |      8|
|1922  |    tmp_211_reg_107307_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__10                                                                       |      8|
|1923  |    tmp_209_reg_107297_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__26                                                                       |      8|
|1924  |    tmp_215_reg_107327_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__2                                                                        |      8|
|1925  |    tmp_193_reg_107217_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__17                                                                       |      8|
|1926  |    tmp_185_reg_107182_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__9                                                                        |      8|
|1927  |    tmp_197_reg_107237_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__23                                                                       |      8|
|1928  |    tmp_163_reg_107072_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__21                                                                       |      8|
|1929  |    tmp_151_reg_107017_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__13                                                                       |      8|
|1930  |    tmp_149_reg_107007_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__20                                                                       |      8|
|1931  |    tmp_157_reg_107042_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__8                                                                        |      8|
|1932  |    tmp_153_reg_107027_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__16                                                                       |      8|
|1933  |    tmp_133_reg_106927_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__18                                                                       |      8|
|1934  |    tmp_127_reg_106897_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__24                                                                       |      8|
|1935  |    tmp_123_reg_106882_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__25                                                                       |      8|
|1936  |    tmp_47_reg_106512_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_301_reg_107742_reg_funnel__15                                                                       |      8|
|1937  |    tmp_887_reg_110577_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__65                                                                       |      8|
|1938  |    tmp_889_reg_110587_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__23                                                                       |      8|
|1939  |    tmp_891_reg_110597_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__16                                                                       |      8|
|1940  |    tmp_893_reg_110607_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__41                                                                       |      8|
|1941  |    tmp_869_reg_110487_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__28                                                                       |      8|
|1942  |    tmp_879_reg_110537_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__35                                                                       |      8|
|1943  |    tmp_873_reg_110507_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__10                                                                       |      8|
|1944  |    tmp_875_reg_110517_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__2                                                                        |      8|
|1945  |    tmp_897_reg_110627_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__6                                                                        |      8|
|1946  |    tmp_883_reg_110557_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__52                                                                       |      8|
|1947  |    tmp_885_reg_110567_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__3                                                                        |      8|
|1948  |    tmp_895_reg_110617_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__7                                                                        |      8|
|1949  |    tmp_877_reg_110527_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__46                                                                       |      8|
|1950  |    tmp_857_reg_110432_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__56                                                                       |      8|
|1951  |    tmp_859_reg_110442_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__49                                                                       |      8|
|1952  |    tmp_849_reg_110392_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__57                                                                       |      8|
|1953  |    tmp_843_reg_110362_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__4                                                                        |      8|
|1954  |    tmp_855_reg_110422_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel                                                                           |      8|
|1955  |    tmp_711_reg_109727_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__50                                                                       |      8|
|1956  |    tmp_585_reg_109117_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__14                                                                       |      8|
|1957  |    tmp_545_reg_108922_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__62                                                                       |      8|
|1958  |    tmp_557_reg_108982_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__25                                                                       |      8|
|1959  |    tmp_537_reg_108882_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__59                                                                       |      8|
|1960  |    tmp_491_reg_108662_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__42                                                                       |      8|
|1961  |    tmp_499_reg_108697_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__44                                                                       |      8|
|1962  |    tmp_501_reg_108707_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__19                                                                       |      8|
|1963  |    tmp_503_reg_108717_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__58                                                                       |      8|
|1964  |    tmp_489_reg_108652_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__60                                                                       |      8|
|1965  |    tmp_485_reg_108632_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__15                                                                       |      8|
|1966  |    tmp_495_reg_108682_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__20                                                                       |      8|
|1967  |    tmp_507_reg_108737_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__22                                                                       |      8|
|1968  |    tmp_487_reg_108642_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__37                                                                       |      8|
|1969  |    tmp_461_reg_108517_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__54                                                                       |      8|
|1970  |    tmp_469_reg_108552_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__48                                                                       |      8|
|1971  |    tmp_459_reg_108507_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__21                                                                       |      8|
|1972  |    tmp_419_reg_108312_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__43                                                                       |      8|
|1973  |    tmp_103_reg_106782_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__8                                                                        |      8|
|1974  |    tmp_109_reg_106812_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__11                                                                       |      8|
|1975  |    tmp_93_reg_106732_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__63                                                                       |      8|
|1976  |    tmp_101_reg_106772_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__53                                                                       |      8|
|1977  |    tmp_107_reg_106802_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__18                                                                       |      8|
|1978  |    tmp_117_reg_106852_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__27                                                                       |      8|
|1979  |    tmp_99_reg_106762_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__36                                                                       |      8|
|1980  |    tmp_73_reg_106637_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__5                                                                        |      8|
|1981  |    tmp_79_reg_106667_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__38                                                                       |      8|
|1982  |    tmp_81_reg_106677_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__34                                                                       |      8|
|1983  |    tmp_83_reg_106687_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__30                                                                       |      8|
|1984  |    tmp_85_reg_106697_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__68                                                                       |      8|
|1985  |    tmp_75_reg_106647_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__9                                                                        |      8|
|1986  |    tmp_77_reg_106657_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__33                                                                       |      8|
|1987  |    tmp_87_reg_106707_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__61                                                                       |      8|
|1988  |    tmp_69_reg_106617_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__13                                                                       |      8|
|1989  |    tmp_49_reg_106522_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__51                                                                       |      8|
|1990  |    tmp_41_reg_106482_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__24                                                                       |      8|
|1991  |    tmp_35_reg_106452_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__69                                                                       |      8|
|1992  |    tmp_37_reg_106462_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__29                                                                       |      8|
|1993  |    tmp_29_reg_106427_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__45                                                                       |      8|
|1994  |    tmp_19_reg_106377_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__55                                                                       |      8|
|1995  |    tmp_21_reg_106387_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__12                                                                       |      8|
|1996  |    tmp_23_reg_106397_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__70                                                                       |      8|
|1997  |    tmp_25_reg_106407_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__40                                                                       |      8|
|1998  |    tmp_11_reg_106337_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__67                                                                       |      8|
|1999  |    tmp_17_reg_106367_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__17                                                                       |      8|
|2000  |    tmp_27_reg_106417_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__47                                                                       |      8|
|2001  |    tmp_821_reg_110257_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__64                                                                       |      8|
|2002  |    tmp_819_reg_110247_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__66                                                                       |      8|
|2003  |    tmp_799_reg_110152_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__26                                                                       |      8|
|2004  |    tmp_773_reg_110027_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__32                                                                       |      8|
|2005  |    tmp_743_reg_109882_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__1                                                                        |      8|
|2006  |    tmp_457_reg_108497_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__39                                                                       |      8|
|2007  |    tmp_51_reg_106532_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_855_reg_110422_reg_funnel__31                                                                       |      8|
|2008  |    tmp_865_reg_110472_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__39                                                                        |      8|
|2009  |    tmp_847_reg_110382_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__35                                                                        |      8|
|2010  |    tmp_867_reg_110482_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__41                                                                        |      8|
|2011  |    tmp_827_reg_110287_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__7                                                                         |      8|
|2012  |    tmp_835_reg_110327_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__28                                                                        |      8|
|2013  |    tmp_825_reg_110277_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__5                                                                         |      8|
|2014  |    tmp_751_reg_109917_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__36                                                                        |      8|
|2015  |    tmp_735_reg_109842_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__6                                                                         |      8|
|2016  |    tmp_719_reg_109762_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__19                                                                        |      8|
|2017  |    tmp_659_reg_109472_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__26                                                                        |      8|
|2018  |    tmp_587_reg_109127_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__3                                                                         |      8|
|2019  |    tmp_477_reg_108592_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__42                                                                        |      8|
|2020  |    tmp_463_reg_108527_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__25                                                                        |      8|
|2021  |    tmp_447_reg_108447_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__32                                                                        |      8|
|2022  |    tmp_427_reg_108352_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__38                                                                        |      8|
|2023  |    tmp_433_reg_108382_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__27                                                                        |      8|
|2024  |    tmp_331_reg_107887_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__23                                                                        |      8|
|2025  |    tmp_329_reg_107877_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__12                                                                        |      8|
|2026  |    tmp_327_reg_107867_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__1                                                                         |      8|
|2027  |    tmp_307_reg_107772_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__37                                                                        |      8|
|2028  |    tmp_285_reg_107662_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__14                                                                        |      8|
|2029  |    tmp_277_reg_107627_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__31                                                                        |      8|
|2030  |    tmp_271_reg_107597_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__22                                                                        |      8|
|2031  |    tmp_253_reg_107507_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__34                                                                        |      8|
|2032  |    tmp_241_reg_107452_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__13                                                                        |      8|
|2033  |    tmp_239_reg_107442_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__18                                                                        |      8|
|2034  |    tmp_245_reg_107472_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__21                                                                        |      8|
|2035  |    tmp_247_reg_107482_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__9                                                                         |      8|
|2036  |    tmp_255_reg_107517_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__4                                                                         |      8|
|2037  |    tmp_235_reg_107422_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__11                                                                        |      8|
|2038  |    tmp_207_reg_107287_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__8                                                                         |      8|
|2039  |    tmp_181_reg_107162_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__24                                                                        |      8|
|2040  |    tmp_179_reg_107152_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__29                                                                        |      8|
|2041  |    tmp_165_reg_107082_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__30                                                                        |      8|
|2042  |    tmp_167_reg_107092_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__20                                                                        |      8|
|2043  |    tmp_97_reg_106752_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel                                                                            |      8|
|2044  |    tmp_91_reg_106727_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__43                                                                        |      8|
|2045  |    tmp_89_reg_106717_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__40                                                                        |      8|
|2046  |    tmp_67_reg_106607_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__17                                                                        |      8|
|2047  |    tmp_61_reg_106582_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__33                                                                        |      8|
|2048  |    tmp_55_reg_106552_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__16                                                                        |      8|
|2049  |    tmp_2_reg_106317_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__2                                                                         |      8|
|2050  |    tmp_reg_106282_reg                                                |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__15                                                                        |      8|
|2051  |    tmp_539_reg_108892_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_97_reg_106752_reg_funnel__10                                                                        |      8|
|2052  |    mac_muladd_16s_11ns_26ns_26_1_1_U1214                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1                                                                                                                                    |      8|
|2053  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1941                                                                                                                       |      8|
|2054  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2055  |    mac_muladd_16s_11ns_26ns_26_1_1_U1245                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_148                                                                                                                                |      8|
|2056  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1940                                                                                                                       |      8|
|2057  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|2058  |    mac_muladd_16s_11ns_26ns_26_1_1_U1276                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_149                                                                                                                                |      8|
|2059  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1939                                                                                                                       |      8|
|2060  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|2061  |    mac_muladd_16s_11ns_26ns_26_1_1_U1307                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_150                                                                                                                                |      8|
|2062  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1938                                                                                                                       |      8|
|2063  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|2064  |    mac_muladd_16s_11ns_26ns_26_1_1_U1338                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_151                                                                                                                                |      8|
|2065  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1937                                                                                                                       |      8|
|2066  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2067  |    mac_muladd_16s_11ns_26ns_26_1_1_U1369                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_152                                                                                                                                |      8|
|2068  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1936                                                                                                                       |      8|
|2069  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p_funnel__7   |      8|
|2070  |    mac_muladd_16s_11ns_26ns_26_1_1_U1400                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_153                                                                                                                                |      8|
|2071  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1935                                                                                                                       |      8|
|2072  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p_funnel      |      8|
|2073  |    mac_muladd_16s_11ns_26ns_26_1_1_U1431                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_154                                                                                                                                |      8|
|2074  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1934                                                                                                                       |      8|
|2075  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|2076  |    mac_muladd_16s_11ns_26ns_26_1_1_U1462                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_155                                                                                                                                |      8|
|2077  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1933                                                                                                                       |      8|
|2078  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|2079  |    mac_muladd_16s_11ns_26ns_26_1_1_U1493                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_156                                                                                                                                |      8|
|2080  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1932                                                                                                                       |      8|
|2081  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|2082  |    mac_muladd_16s_11ns_26ns_26_1_1_U1524                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_157                                                                                                                                |      8|
|2083  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1931                                                                                                                       |      8|
|2084  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p_funnel__8   |      8|
|2085  |    mac_muladd_16s_11ns_26ns_26_1_1_U1555                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_158                                                                                                                                |      8|
|2086  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1930                                                                                                                       |      8|
|2087  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p_funnel__3   |      8|
|2088  |    mac_muladd_16s_11ns_26ns_26_1_1_U1586                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_159                                                                                                                                |      8|
|2089  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1929                                                                                                                       |      8|
|2090  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2091  |    mac_muladd_16s_11ns_26ns_26_1_1_U1617                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_160                                                                                                                                |      8|
|2092  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_1928                                                                                                                       |      8|
|2093  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p_funnel__4   |      8|
|2094  |    mac_muladd_16s_11ns_26ns_26_1_1_U1648                             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_161                                                                                                                                |      8|
|2095  |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0                                                                                                                            |      8|
|2096  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|2097  |    mac_muladd_16s_14ns_26ns_26_1_1_U1679                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1                                                                                                                                    |     26|
|2098  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1927                                                                                                                       |     26|
|2099  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|2100  |    mac_muladd_16s_14ns_26ns_26_1_1_U1710                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_162                                                                                                                                |     27|
|2101  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1926                                                                                                                       |     27|
|2102  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__18  |      8|
|2103  |    mac_muladd_16s_14ns_26ns_26_1_1_U1741                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_163                                                                                                                                |     27|
|2104  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1925                                                                                                                       |     27|
|2105  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2106  |    mac_muladd_16s_14ns_26ns_26_1_1_U1772                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_164                                                                                                                                |     10|
|2107  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1924                                                                                                                       |     10|
|2108  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|2109  |    mac_muladd_16s_14ns_26ns_26_1_1_U1803                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_165                                                                                                                                |     27|
|2110  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1923                                                                                                                       |     27|
|2111  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__13  |      8|
|2112  |    mac_muladd_16s_14ns_26ns_26_1_1_U1834                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_166                                                                                                                                |     27|
|2113  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1922                                                                                                                       |     27|
|2114  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2115  |    mac_muladd_16s_14ns_26ns_26_1_1_U1865                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_167                                                                                                                                |     27|
|2116  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1921                                                                                                                       |     27|
|2117  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2118  |    mac_muladd_16s_14ns_26ns_26_1_1_U1896                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_168                                                                                                                                |     11|
|2119  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1920                                                                                                                       |     11|
|2120  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__4   |      8|
|2121  |    mac_muladd_16s_14ns_26ns_26_1_1_U1927                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_169                                                                                                                                |     26|
|2122  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1919                                                                                                                       |     26|
|2123  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|2124  |    mac_muladd_16s_14ns_26ns_26_1_1_U1958                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_170                                                                                                                                |     11|
|2125  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1918                                                                                                                       |     11|
|2126  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__1   |      8|
|2127  |    mac_muladd_16s_14ns_26ns_26_1_1_U1989                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_171                                                                                                                                |     27|
|2128  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1917                                                                                                                       |     27|
|2129  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2130  |    mac_muladd_16s_14ns_26ns_26_1_1_U2020                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_172                                                                                                                                |     11|
|2131  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1916                                                                                                                       |     11|
|2132  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|2133  |    mac_muladd_16s_14ns_26ns_26_1_1_U2051                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_173                                                                                                                                |     26|
|2134  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1915                                                                                                                       |     26|
|2135  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2136  |    mac_muladd_16s_14ns_26ns_26_1_1_U2082                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_174                                                                                                                                |     27|
|2137  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1914                                                                                                                       |     27|
|2138  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel      |      8|
|2139  |    mac_muladd_16s_14ns_26ns_26_1_1_U2113                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_175                                                                                                                                |     25|
|2140  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                                                                                                            |     25|
|2141  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2142  |    mac_muladd_16s_15s_26ns_26_1_1_U1215                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1                                                                                                                                     |      8|
|2143  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1913                                                                                                                        |      8|
|2144  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|2145  |    mac_muladd_16s_15s_26ns_26_1_1_U1216                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_176                                                                                                                                 |      8|
|2146  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1912                                                                                                                        |      8|
|2147  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56    |      8|
|2148  |    mac_muladd_16s_15s_26ns_26_1_1_U1217                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_177                                                                                                                                 |      8|
|2149  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1911                                                                                                                        |      8|
|2150  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__138   |      8|
|2151  |    mac_muladd_16s_15s_26ns_26_1_1_U1218                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_178                                                                                                                                 |      8|
|2152  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1910                                                                                                                        |      8|
|2153  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|2154  |    mac_muladd_16s_15s_26ns_26_1_1_U1219                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_179                                                                                                                                 |      9|
|2155  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1909                                                                                                                        |      9|
|2156  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__133                                                                      |      8|
|2157  |    mac_muladd_16s_15s_26ns_26_1_1_U1220                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_180                                                                                                                                 |      8|
|2158  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1908                                                                                                                        |      8|
|2159  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60    |      8|
|2160  |    mac_muladd_16s_15s_26ns_26_1_1_U1221                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_181                                                                                                                                 |      8|
|2161  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1907                                                                                                                        |      8|
|2162  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50    |      8|
|2163  |    mac_muladd_16s_15s_26ns_26_1_1_U1222                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_182                                                                                                                                 |      8|
|2164  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1906                                                                                                                        |      8|
|2165  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72    |      8|
|2166  |    mac_muladd_16s_15s_26ns_26_1_1_U1223                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_183                                                                                                                                 |      8|
|2167  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1905                                                                                                                        |      8|
|2168  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|2169  |    mac_muladd_16s_15s_26ns_26_1_1_U1224                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_184                                                                                                                                 |      8|
|2170  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1904                                                                                                                        |      8|
|2171  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|2172  |    mac_muladd_16s_15s_26ns_26_1_1_U1225                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_185                                                                                                                                 |      8|
|2173  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1903                                                                                                                        |      8|
|2174  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|2175  |    mac_muladd_16s_15s_26ns_26_1_1_U1226                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_186                                                                                                                                 |      9|
|2176  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1902                                                                                                                        |      9|
|2177  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|2178  |    mac_muladd_16s_15s_26ns_26_1_1_U1227                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_187                                                                                                                                 |      8|
|2179  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1901                                                                                                                        |      8|
|2180  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|2181  |    mac_muladd_16s_15s_26ns_26_1_1_U1228                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_188                                                                                                                                 |      9|
|2182  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1900                                                                                                                        |      9|
|2183  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|2184  |    mac_muladd_16s_15s_26ns_26_1_1_U1229                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_189                                                                                                                                 |      8|
|2185  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1899                                                                                                                        |      8|
|2186  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2187  |    mac_muladd_16s_15s_26ns_26_1_1_U1230                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_190                                                                                                                                 |      8|
|2188  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1898                                                                                                                        |      8|
|2189  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50    |      8|
|2190  |    mac_muladd_16s_15s_26ns_26_1_1_U1231                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_191                                                                                                                                 |      8|
|2191  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1897                                                                                                                        |      8|
|2192  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|2193  |    mac_muladd_16s_15s_26ns_26_1_1_U1232                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_192                                                                                                                                 |      9|
|2194  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1896                                                                                                                        |      9|
|2195  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|2196  |    mac_muladd_16s_15s_26ns_26_1_1_U1233                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_193                                                                                                                                 |      8|
|2197  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1895                                                                                                                        |      8|
|2198  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|2199  |    mac_muladd_16s_15s_26ns_26_1_1_U1234                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_194                                                                                                                                 |      8|
|2200  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1894                                                                                                                        |      8|
|2201  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__174                                                                      |      8|
|2202  |    mac_muladd_16s_15s_26ns_26_1_1_U1235                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_195                                                                                                                                 |      8|
|2203  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1893                                                                                                                        |      8|
|2204  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |      8|
|2205  |    mac_muladd_16s_15s_26ns_26_1_1_U1236                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_196                                                                                                                                 |      8|
|2206  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1892                                                                                                                        |      8|
|2207  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__167   |      8|
|2208  |    mac_muladd_16s_15s_26ns_26_1_1_U1237                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_197                                                                                                                                 |      8|
|2209  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1891                                                                                                                        |      8|
|2210  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|2211  |    mac_muladd_16s_15s_26ns_26_1_1_U1238                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_198                                                                                                                                 |      8|
|2212  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1890                                                                                                                        |      8|
|2213  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|2214  |    mac_muladd_16s_15s_26ns_26_1_1_U1239                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_199                                                                                                                                 |      8|
|2215  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1889                                                                                                                        |      8|
|2216  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|2217  |    mac_muladd_16s_15s_26ns_26_1_1_U1240                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_200                                                                                                                                 |      8|
|2218  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1888                                                                                                                        |      8|
|2219  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2220  |    mac_muladd_16s_15s_26ns_26_1_1_U1241                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_201                                                                                                                                 |      8|
|2221  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1887                                                                                                                        |      8|
|2222  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|2223  |    mac_muladd_16s_15s_26ns_26_1_1_U1242                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_202                                                                                                                                 |      9|
|2224  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1886                                                                                                                        |      9|
|2225  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|2226  |    mac_muladd_16s_15s_26ns_26_1_1_U1243                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_203                                                                                                                                 |      8|
|2227  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1885                                                                                                                        |      8|
|2228  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|2229  |    mac_muladd_16s_15s_26ns_26_1_1_U1244                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_204                                                                                                                                 |      8|
|2230  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1884                                                                                                                        |      8|
|2231  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |      8|
|2232  |    mac_muladd_16s_15s_26ns_26_1_1_U1246                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_205                                                                                                                                 |      8|
|2233  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1883                                                                                                                        |      8|
|2234  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|2235  |    mac_muladd_16s_15s_26ns_26_1_1_U1247                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_206                                                                                                                                 |      8|
|2236  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1882                                                                                                                        |      8|
|2237  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68    |      8|
|2238  |    mac_muladd_16s_15s_26ns_26_1_1_U1248                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_207                                                                                                                                 |      8|
|2239  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1881                                                                                                                        |      8|
|2240  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|2241  |    mac_muladd_16s_15s_26ns_26_1_1_U1249                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_208                                                                                                                                 |      8|
|2242  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1880                                                                                                                        |      8|
|2243  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56    |      8|
|2244  |    mac_muladd_16s_15s_26ns_26_1_1_U1250                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_209                                                                                                                                 |      8|
|2245  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1879                                                                                                                        |      8|
|2246  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__95    |      8|
|2247  |    mac_muladd_16s_15s_26ns_26_1_1_U1251                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_210                                                                                                                                 |      8|
|2248  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1878                                                                                                                        |      8|
|2249  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45    |      8|
|2250  |    mac_muladd_16s_15s_26ns_26_1_1_U1252                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_211                                                                                                                                 |      9|
|2251  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1877                                                                                                                        |      9|
|2252  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|2253  |    mac_muladd_16s_15s_26ns_26_1_1_U1253                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_212                                                                                                                                 |      8|
|2254  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1876                                                                                                                        |      8|
|2255  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|2256  |    mac_muladd_16s_15s_26ns_26_1_1_U1254                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_213                                                                                                                                 |      8|
|2257  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1875                                                                                                                        |      8|
|2258  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|2259  |    mac_muladd_16s_15s_26ns_26_1_1_U1255                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_214                                                                                                                                 |      9|
|2260  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1874                                                                                                                        |      9|
|2261  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|2262  |    mac_muladd_16s_15s_26ns_26_1_1_U1256                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_215                                                                                                                                 |      9|
|2263  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1873                                                                                                                        |      9|
|2264  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|2265  |    mac_muladd_16s_15s_26ns_26_1_1_U1257                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_216                                                                                                                                 |      9|
|2266  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1872                                                                                                                        |      9|
|2267  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|2268  |    mac_muladd_16s_15s_26ns_26_1_1_U1258                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_217                                                                                                                                 |      8|
|2269  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1871                                                                                                                        |      8|
|2270  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|2271  |    mac_muladd_16s_15s_26ns_26_1_1_U1259                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_218                                                                                                                                 |      9|
|2272  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1870                                                                                                                        |      9|
|2273  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|2274  |    mac_muladd_16s_15s_26ns_26_1_1_U1260                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_219                                                                                                                                 |      8|
|2275  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1869                                                                                                                        |      8|
|2276  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|2277  |    mac_muladd_16s_15s_26ns_26_1_1_U1261                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_220                                                                                                                                 |      9|
|2278  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1868                                                                                                                        |      9|
|2279  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |      8|
|2280  |    mac_muladd_16s_15s_26ns_26_1_1_U1262                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_221                                                                                                                                 |      8|
|2281  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1867                                                                                                                        |      8|
|2282  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |      8|
|2283  |    mac_muladd_16s_15s_26ns_26_1_1_U1263                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_222                                                                                                                                 |      8|
|2284  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1866                                                                                                                        |      8|
|2285  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|2286  |    mac_muladd_16s_15s_26ns_26_1_1_U1264                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_223                                                                                                                                 |      8|
|2287  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1865                                                                                                                        |      8|
|2288  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|2289  |    mac_muladd_16s_15s_26ns_26_1_1_U1265                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_224                                                                                                                                 |      9|
|2290  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1864                                                                                                                        |      9|
|2291  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|2292  |    mac_muladd_16s_15s_26ns_26_1_1_U1266                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_225                                                                                                                                 |      8|
|2293  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1863                                                                                                                        |      8|
|2294  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |      8|
|2295  |    mac_muladd_16s_15s_26ns_26_1_1_U1267                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_226                                                                                                                                 |      8|
|2296  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1862                                                                                                                        |      8|
|2297  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|2298  |    mac_muladd_16s_15s_26ns_26_1_1_U1268                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_227                                                                                                                                 |      8|
|2299  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1861                                                                                                                        |      8|
|2300  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |      8|
|2301  |    mac_muladd_16s_15s_26ns_26_1_1_U1269                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_228                                                                                                                                 |      8|
|2302  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1860                                                                                                                        |      8|
|2303  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|2304  |    mac_muladd_16s_15s_26ns_26_1_1_U1270                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_229                                                                                                                                 |      8|
|2305  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1859                                                                                                                        |      8|
|2306  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__168   |      8|
|2307  |    mac_muladd_16s_15s_26ns_26_1_1_U1271                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_230                                                                                                                                 |      8|
|2308  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1858                                                                                                                        |      8|
|2309  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|2310  |    mac_muladd_16s_15s_26ns_26_1_1_U1272                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_231                                                                                                                                 |      8|
|2311  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1857                                                                                                                        |      8|
|2312  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__129   |      8|
|2313  |    mac_muladd_16s_15s_26ns_26_1_1_U1273                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_232                                                                                                                                 |      8|
|2314  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1856                                                                                                                        |      8|
|2315  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|2316  |    mac_muladd_16s_15s_26ns_26_1_1_U1274                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_233                                                                                                                                 |      8|
|2317  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1855                                                                                                                        |      8|
|2318  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__155   |      8|
|2319  |    mac_muladd_16s_15s_26ns_26_1_1_U1275                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_234                                                                                                                                 |      8|
|2320  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1854                                                                                                                        |      8|
|2321  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |      8|
|2322  |    mac_muladd_16s_15s_26ns_26_1_1_U1277                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_235                                                                                                                                 |      8|
|2323  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1853                                                                                                                        |      8|
|2324  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63    |      8|
|2325  |    mac_muladd_16s_15s_26ns_26_1_1_U1278                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_236                                                                                                                                 |      8|
|2326  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1852                                                                                                                        |      8|
|2327  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2328  |    mac_muladd_16s_15s_26ns_26_1_1_U1279                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_237                                                                                                                                 |      8|
|2329  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1851                                                                                                                        |      8|
|2330  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__91                                                                       |      8|
|2331  |    mac_muladd_16s_15s_26ns_26_1_1_U1280                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_238                                                                                                                                 |      8|
|2332  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1850                                                                                                                        |      8|
|2333  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__137   |      8|
|2334  |    mac_muladd_16s_15s_26ns_26_1_1_U1281                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_239                                                                                                                                 |      8|
|2335  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1849                                                                                                                        |      8|
|2336  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|2337  |    mac_muladd_16s_15s_26ns_26_1_1_U1282                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_240                                                                                                                                 |      8|
|2338  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1848                                                                                                                        |      8|
|2339  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|2340  |    mac_muladd_16s_15s_26ns_26_1_1_U1283                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_241                                                                                                                                 |      8|
|2341  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1847                                                                                                                        |      8|
|2342  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|2343  |    mac_muladd_16s_15s_26ns_26_1_1_U1284                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_242                                                                                                                                 |      8|
|2344  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1846                                                                                                                        |      8|
|2345  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |      8|
|2346  |    mac_muladd_16s_15s_26ns_26_1_1_U1285                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_243                                                                                                                                 |      8|
|2347  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1845                                                                                                                        |      8|
|2348  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__133   |      8|
|2349  |    mac_muladd_16s_15s_26ns_26_1_1_U1286                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_244                                                                                                                                 |      8|
|2350  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1844                                                                                                                        |      8|
|2351  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__175   |      8|
|2352  |    mac_muladd_16s_15s_26ns_26_1_1_U1287                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_245                                                                                                                                 |      8|
|2353  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1843                                                                                                                        |      8|
|2354  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|2355  |    mac_muladd_16s_15s_26ns_26_1_1_U1288                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_246                                                                                                                                 |      8|
|2356  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1842                                                                                                                        |      8|
|2357  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|2358  |    mac_muladd_16s_15s_26ns_26_1_1_U1289                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_247                                                                                                                                 |      9|
|2359  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1841                                                                                                                        |      9|
|2360  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|2361  |    mac_muladd_16s_15s_26ns_26_1_1_U1290                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_248                                                                                                                                 |      8|
|2362  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1840                                                                                                                        |      8|
|2363  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|2364  |    mac_muladd_16s_15s_26ns_26_1_1_U1291                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_249                                                                                                                                 |      8|
|2365  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1839                                                                                                                        |      8|
|2366  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2367  |    mac_muladd_16s_15s_26ns_26_1_1_U1292                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_250                                                                                                                                 |      8|
|2368  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1838                                                                                                                        |      8|
|2369  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|2370  |    mac_muladd_16s_15s_26ns_26_1_1_U1293                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_251                                                                                                                                 |      8|
|2371  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1837                                                                                                                        |      8|
|2372  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2373  |    mac_muladd_16s_15s_26ns_26_1_1_U1294                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_252                                                                                                                                 |      9|
|2374  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1836                                                                                                                        |      9|
|2375  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/tmp_729_reg_109812_reg_funnel__110                                                                      |      8|
|2376  |    mac_muladd_16s_15s_26ns_26_1_1_U1295                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_253                                                                                                                                 |      8|
|2377  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1835                                                                                                                        |      8|
|2378  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101   |      8|
|2379  |    mac_muladd_16s_15s_26ns_26_1_1_U1296                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_254                                                                                                                                 |      8|
|2380  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1834                                                                                                                        |      8|
|2381  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2382  |    mac_muladd_16s_15s_26ns_26_1_1_U1297                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_255                                                                                                                                 |      8|
|2383  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1833                                                                                                                        |      8|
|2384  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2385  |    mac_muladd_16s_15s_26ns_26_1_1_U1298                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_256                                                                                                                                 |      8|
|2386  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1832                                                                                                                        |      8|
|2387  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2388  |    mac_muladd_16s_15s_26ns_26_1_1_U1299                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_257                                                                                                                                 |      8|
|2389  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1831                                                                                                                        |      8|
|2390  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |      8|
|2391  |    mac_muladd_16s_15s_26ns_26_1_1_U1300                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_258                                                                                                                                 |      8|
|2392  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1830                                                                                                                        |      8|
|2393  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__87    |      8|
|2394  |    mac_muladd_16s_15s_26ns_26_1_1_U1301                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_259                                                                                                                                 |      8|
|2395  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1829                                                                                                                        |      8|
|2396  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__125   |      8|
|2397  |    mac_muladd_16s_15s_26ns_26_1_1_U1302                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_260                                                                                                                                 |      8|
|2398  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1828                                                                                                                        |      8|
|2399  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|2400  |    mac_muladd_16s_15s_26ns_26_1_1_U1303                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_261                                                                                                                                 |      8|
|2401  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1827                                                                                                                        |      8|
|2402  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|2403  |    mac_muladd_16s_15s_26ns_26_1_1_U1304                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_262                                                                                                                                 |      8|
|2404  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1826                                                                                                                        |      8|
|2405  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|2406  |    mac_muladd_16s_15s_26ns_26_1_1_U1305                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_263                                                                                                                                 |      8|
|2407  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1825                                                                                                                        |      8|
|2408  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|2409  |    mac_muladd_16s_15s_26ns_26_1_1_U1306                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_264                                                                                                                                 |      8|
|2410  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1824                                                                                                                        |      8|
|2411  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|2412  |    mac_muladd_16s_15s_26ns_26_1_1_U1308                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_265                                                                                                                                 |      8|
|2413  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1823                                                                                                                        |      8|
|2414  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45    |      8|
|2415  |    mac_muladd_16s_15s_26ns_26_1_1_U1309                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_266                                                                                                                                 |      8|
|2416  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1822                                                                                                                        |      8|
|2417  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89    |      8|
|2418  |    mac_muladd_16s_15s_26ns_26_1_1_U1310                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_267                                                                                                                                 |      8|
|2419  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1821                                                                                                                        |      8|
|2420  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__96    |      8|
|2421  |    mac_muladd_16s_15s_26ns_26_1_1_U1311                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_268                                                                                                                                 |      8|
|2422  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1820                                                                                                                        |      8|
|2423  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|2424  |    mac_muladd_16s_15s_26ns_26_1_1_U1312                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_269                                                                                                                                 |      8|
|2425  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1819                                                                                                                        |      8|
|2426  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|2427  |    mac_muladd_16s_15s_26ns_26_1_1_U1313                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_270                                                                                                                                 |      8|
|2428  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1818                                                                                                                        |      8|
|2429  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2430  |    mac_muladd_16s_15s_26ns_26_1_1_U1314                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_271                                                                                                                                 |      8|
|2431  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1817                                                                                                                        |      8|
|2432  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|2433  |    mac_muladd_16s_15s_26ns_26_1_1_U1315                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_272                                                                                                                                 |      8|
|2434  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1816                                                                                                                        |      8|
|2435  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62    |      8|
|2436  |    mac_muladd_16s_15s_26ns_26_1_1_U1316                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_273                                                                                                                                 |      8|
|2437  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1815                                                                                                                        |      8|
|2438  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__90    |      8|
|2439  |    mac_muladd_16s_15s_26ns_26_1_1_U1317                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_274                                                                                                                                 |      8|
|2440  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1814                                                                                                                        |      8|
|2441  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__128   |      8|
|2442  |    mac_muladd_16s_15s_26ns_26_1_1_U1318                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_275                                                                                                                                 |      8|
|2443  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1813                                                                                                                        |      8|
|2444  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|2445  |    mac_muladd_16s_15s_26ns_26_1_1_U1319                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_276                                                                                                                                 |      8|
|2446  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1812                                                                                                                        |      8|
|2447  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|2448  |    mac_muladd_16s_15s_26ns_26_1_1_U1320                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_277                                                                                                                                 |      8|
|2449  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1811                                                                                                                        |      8|
|2450  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58    |      8|
|2451  |    mac_muladd_16s_15s_26ns_26_1_1_U1321                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_278                                                                                                                                 |      8|
|2452  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1810                                                                                                                        |      8|
|2453  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|2454  |    mac_muladd_16s_15s_26ns_26_1_1_U1322                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_279                                                                                                                                 |      8|
|2455  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1809                                                                                                                        |      8|
|2456  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|2457  |    mac_muladd_16s_15s_26ns_26_1_1_U1323                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_280                                                                                                                                 |      8|
|2458  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1808                                                                                                                        |      8|
|2459  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71    |      8|
|2460  |    mac_muladd_16s_15s_26ns_26_1_1_U1324                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_281                                                                                                                                 |      8|
|2461  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1807                                                                                                                        |      8|
|2462  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__162   |      8|
|2463  |    mac_muladd_16s_15s_26ns_26_1_1_U1325                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_282                                                                                                                                 |      8|
|2464  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1806                                                                                                                        |      8|
|2465  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65    |      8|
|2466  |    mac_muladd_16s_15s_26ns_26_1_1_U1326                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_283                                                                                                                                 |      8|
|2467  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1805                                                                                                                        |      8|
|2468  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2469  |    mac_muladd_16s_15s_26ns_26_1_1_U1327                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_284                                                                                                                                 |      8|
|2470  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1804                                                                                                                        |      8|
|2471  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63    |      8|
|2472  |    mac_muladd_16s_15s_26ns_26_1_1_U1328                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_285                                                                                                                                 |      8|
|2473  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1803                                                                                                                        |      8|
|2474  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|2475  |    mac_muladd_16s_15s_26ns_26_1_1_U1329                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_286                                                                                                                                 |      8|
|2476  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1802                                                                                                                        |      8|
|2477  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__93    |      8|
|2478  |    mac_muladd_16s_15s_26ns_26_1_1_U1330                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_287                                                                                                                                 |      8|
|2479  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1801                                                                                                                        |      8|
|2480  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__141   |      8|
|2481  |    mac_muladd_16s_15s_26ns_26_1_1_U1331                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_288                                                                                                                                 |      8|
|2482  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1800                                                                                                                        |      8|
|2483  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|2484  |    mac_muladd_16s_15s_26ns_26_1_1_U1332                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_289                                                                                                                                 |      8|
|2485  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1799                                                                                                                        |      8|
|2486  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |      8|
|2487  |    mac_muladd_16s_15s_26ns_26_1_1_U1333                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_290                                                                                                                                 |      8|
|2488  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1798                                                                                                                        |      8|
|2489  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|2490  |    mac_muladd_16s_15s_26ns_26_1_1_U1334                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_291                                                                                                                                 |      8|
|2491  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1797                                                                                                                        |      8|
|2492  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|2493  |    mac_muladd_16s_15s_26ns_26_1_1_U1335                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_292                                                                                                                                 |      8|
|2494  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1796                                                                                                                        |      8|
|2495  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|2496  |    mac_muladd_16s_15s_26ns_26_1_1_U1336                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_293                                                                                                                                 |      8|
|2497  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1795                                                                                                                        |      8|
|2498  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |      8|
|2499  |    mac_muladd_16s_15s_26ns_26_1_1_U1337                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_294                                                                                                                                 |      9|
|2500  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1794                                                                                                                        |      9|
|2501  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2502  |    mac_muladd_16s_15s_26ns_26_1_1_U1339                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_295                                                                                                                                 |      8|
|2503  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1793                                                                                                                        |      8|
|2504  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__144   |      8|
|2505  |    mac_muladd_16s_15s_26ns_26_1_1_U1340                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_296                                                                                                                                 |      8|
|2506  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1792                                                                                                                        |      8|
|2507  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__117   |      8|
|2508  |    mac_muladd_16s_15s_26ns_26_1_1_U1341                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_297                                                                                                                                 |      8|
|2509  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1791                                                                                                                        |      8|
|2510  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|2511  |    mac_muladd_16s_15s_26ns_26_1_1_U1342                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_298                                                                                                                                 |      8|
|2512  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1790                                                                                                                        |      8|
|2513  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|2514  |    mac_muladd_16s_15s_26ns_26_1_1_U1343                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_299                                                                                                                                 |      8|
|2515  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1789                                                                                                                        |      8|
|2516  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|2517  |    mac_muladd_16s_15s_26ns_26_1_1_U1344                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_300                                                                                                                                 |      8|
|2518  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1788                                                                                                                        |      8|
|2519  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__163   |      8|
|2520  |    mac_muladd_16s_15s_26ns_26_1_1_U1345                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_301                                                                                                                                 |      8|
|2521  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1787                                                                                                                        |      8|
|2522  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__169   |      8|
|2523  |    mac_muladd_16s_15s_26ns_26_1_1_U1346                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_302                                                                                                                                 |      8|
|2524  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1786                                                                                                                        |      8|
|2525  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|2526  |    mac_muladd_16s_15s_26ns_26_1_1_U1347                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_303                                                                                                                                 |      8|
|2527  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1785                                                                                                                        |      8|
|2528  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69    |      8|
|2529  |    mac_muladd_16s_15s_26ns_26_1_1_U1348                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_304                                                                                                                                 |      8|
|2530  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1784                                                                                                                        |      8|
|2531  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|2532  |    mac_muladd_16s_15s_26ns_26_1_1_U1349                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_305                                                                                                                                 |      8|
|2533  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1783                                                                                                                        |      8|
|2534  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88    |      8|
|2535  |    mac_muladd_16s_15s_26ns_26_1_1_U1350                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_306                                                                                                                                 |      8|
|2536  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1782                                                                                                                        |      8|
|2537  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|2538  |    mac_muladd_16s_15s_26ns_26_1_1_U1351                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_307                                                                                                                                 |      8|
|2539  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1781                                                                                                                        |      8|
|2540  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|2541  |    mac_muladd_16s_15s_26ns_26_1_1_U1352                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_308                                                                                                                                 |      8|
|2542  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1780                                                                                                                        |      8|
|2543  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__176   |      8|
|2544  |    mac_muladd_16s_15s_26ns_26_1_1_U1353                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_309                                                                                                                                 |      8|
|2545  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1779                                                                                                                        |      8|
|2546  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|2547  |    mac_muladd_16s_15s_26ns_26_1_1_U1354                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_310                                                                                                                                 |      8|
|2548  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1778                                                                                                                        |      8|
|2549  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|2550  |    mac_muladd_16s_15s_26ns_26_1_1_U1355                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_311                                                                                                                                 |      8|
|2551  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1777                                                                                                                        |      8|
|2552  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__76    |      8|
|2553  |    mac_muladd_16s_15s_26ns_26_1_1_U1356                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_312                                                                                                                                 |      8|
|2554  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1776                                                                                                                        |      8|
|2555  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__92    |      8|
|2556  |    mac_muladd_16s_15s_26ns_26_1_1_U1357                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_313                                                                                                                                 |      8|
|2557  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1775                                                                                                                        |      8|
|2558  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|2559  |    mac_muladd_16s_15s_26ns_26_1_1_U1358                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_314                                                                                                                                 |      8|
|2560  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1774                                                                                                                        |      8|
|2561  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45    |      8|
|2562  |    mac_muladd_16s_15s_26ns_26_1_1_U1359                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_315                                                                                                                                 |      8|
|2563  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1773                                                                                                                        |      8|
|2564  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|2565  |    mac_muladd_16s_15s_26ns_26_1_1_U1360                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_316                                                                                                                                 |      8|
|2566  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1772                                                                                                                        |      8|
|2567  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|2568  |    mac_muladd_16s_15s_26ns_26_1_1_U1361                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_317                                                                                                                                 |      8|
|2569  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1771                                                                                                                        |      8|
|2570  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__170   |      8|
|2571  |    mac_muladd_16s_15s_26ns_26_1_1_U1362                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_318                                                                                                                                 |      8|
|2572  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1770                                                                                                                        |      8|
|2573  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71    |      8|
|2574  |    mac_muladd_16s_15s_26ns_26_1_1_U1363                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_319                                                                                                                                 |      8|
|2575  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1769                                                                                                                        |      8|
|2576  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|2577  |    mac_muladd_16s_15s_26ns_26_1_1_U1364                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_320                                                                                                                                 |      8|
|2578  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1768                                                                                                                        |      8|
|2579  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82    |      8|
|2580  |    mac_muladd_16s_15s_26ns_26_1_1_U1365                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_321                                                                                                                                 |      8|
|2581  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1767                                                                                                                        |      8|
|2582  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|2583  |    mac_muladd_16s_15s_26ns_26_1_1_U1366                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_322                                                                                                                                 |      8|
|2584  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1766                                                                                                                        |      8|
|2585  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|2586  |    mac_muladd_16s_15s_26ns_26_1_1_U1367                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_323                                                                                                                                 |      8|
|2587  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1765                                                                                                                        |      8|
|2588  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|2589  |    mac_muladd_16s_15s_26ns_26_1_1_U1368                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_324                                                                                                                                 |      8|
|2590  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1764                                                                                                                        |      8|
|2591  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|2592  |    mac_muladd_16s_15s_26ns_26_1_1_U1370                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_325                                                                                                                                 |      8|
|2593  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1763                                                                                                                        |      8|
|2594  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|2595  |    mac_muladd_16s_15s_26ns_26_1_1_U1371                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_326                                                                                                                                 |      8|
|2596  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1762                                                                                                                        |      8|
|2597  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__107   |      8|
|2598  |    mac_muladd_16s_15s_26ns_26_1_1_U1372                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_327                                                                                                                                 |      8|
|2599  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1761                                                                                                                        |      8|
|2600  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|2601  |    mac_muladd_16s_15s_26ns_26_1_1_U1373                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_328                                                                                                                                 |      8|
|2602  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1760                                                                                                                        |      8|
|2603  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |      8|
|2604  |    mac_muladd_16s_15s_26ns_26_1_1_U1374                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_329                                                                                                                                 |      8|
|2605  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1759                                                                                                                        |      8|
|2606  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__152   |      8|
|2607  |    mac_muladd_16s_15s_26ns_26_1_1_U1375                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_330                                                                                                                                 |      8|
|2608  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1758                                                                                                                        |      8|
|2609  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__173   |      8|
|2610  |    mac_muladd_16s_15s_26ns_26_1_1_U1376                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_331                                                                                                                                 |      8|
|2611  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1757                                                                                                                        |      8|
|2612  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|2613  |    mac_muladd_16s_15s_26ns_26_1_1_U1377                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_332                                                                                                                                 |      8|
|2614  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1756                                                                                                                        |      8|
|2615  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|2616  |    mac_muladd_16s_15s_26ns_26_1_1_U1378                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_333                                                                                                                                 |      8|
|2617  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1755                                                                                                                        |      8|
|2618  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|2619  |    mac_muladd_16s_15s_26ns_26_1_1_U1379                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_334                                                                                                                                 |      8|
|2620  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1754                                                                                                                        |      8|
|2621  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|2622  |    mac_muladd_16s_15s_26ns_26_1_1_U1380                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_335                                                                                                                                 |      8|
|2623  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1753                                                                                                                        |      8|
|2624  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|2625  |    mac_muladd_16s_15s_26ns_26_1_1_U1381                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_336                                                                                                                                 |      9|
|2626  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1752                                                                                                                        |      9|
|2627  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|2628  |    mac_muladd_16s_15s_26ns_26_1_1_U1382                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_337                                                                                                                                 |      8|
|2629  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1751                                                                                                                        |      8|
|2630  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|2631  |    mac_muladd_16s_15s_26ns_26_1_1_U1383                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_338                                                                                                                                 |      8|
|2632  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1750                                                                                                                        |      8|
|2633  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|2634  |    mac_muladd_16s_15s_26ns_26_1_1_U1384                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_339                                                                                                                                 |      8|
|2635  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1749                                                                                                                        |      8|
|2636  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p_funnel__2   |      8|
|2637  |    mac_muladd_16s_15s_26ns_26_1_1_U1385                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_340                                                                                                                                 |      8|
|2638  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1748                                                                                                                        |      8|
|2639  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|2640  |    mac_muladd_16s_15s_26ns_26_1_1_U1386                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_341                                                                                                                                 |      8|
|2641  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1747                                                                                                                        |      8|
|2642  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__106   |      8|
|2643  |    mac_muladd_16s_15s_26ns_26_1_1_U1387                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_342                                                                                                                                 |      8|
|2644  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1746                                                                                                                        |      8|
|2645  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2646  |    mac_muladd_16s_15s_26ns_26_1_1_U1388                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_343                                                                                                                                 |      8|
|2647  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1745                                                                                                                        |      8|
|2648  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|2649  |    mac_muladd_16s_15s_26ns_26_1_1_U1389                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_344                                                                                                                                 |      8|
|2650  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1744                                                                                                                        |      8|
|2651  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|2652  |    mac_muladd_16s_15s_26ns_26_1_1_U1390                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_345                                                                                                                                 |      8|
|2653  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1743                                                                                                                        |      8|
|2654  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66    |      8|
|2655  |    mac_muladd_16s_15s_26ns_26_1_1_U1391                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_346                                                                                                                                 |      8|
|2656  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1742                                                                                                                        |      8|
|2657  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__94    |      8|
|2658  |    mac_muladd_16s_15s_26ns_26_1_1_U1392                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_347                                                                                                                                 |      8|
|2659  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1741                                                                                                                        |      8|
|2660  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__139   |      8|
|2661  |    mac_muladd_16s_15s_26ns_26_1_1_U1393                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_348                                                                                                                                 |      8|
|2662  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1740                                                                                                                        |      8|
|2663  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|2664  |    mac_muladd_16s_15s_26ns_26_1_1_U1394                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_349                                                                                                                                 |      8|
|2665  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1739                                                                                                                        |      8|
|2666  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__112   |      8|
|2667  |    mac_muladd_16s_15s_26ns_26_1_1_U1395                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_350                                                                                                                                 |      8|
|2668  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1738                                                                                                                        |      8|
|2669  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|2670  |    mac_muladd_16s_15s_26ns_26_1_1_U1396                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_351                                                                                                                                 |      8|
|2671  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1737                                                                                                                        |      8|
|2672  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |      8|
|2673  |    mac_muladd_16s_15s_26ns_26_1_1_U1397                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_352                                                                                                                                 |      8|
|2674  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1736                                                                                                                        |      8|
|2675  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|2676  |    mac_muladd_16s_15s_26ns_26_1_1_U1398                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_353                                                                                                                                 |      8|
|2677  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1735                                                                                                                        |      8|
|2678  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|2679  |    mac_muladd_16s_15s_26ns_26_1_1_U1399                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_354                                                                                                                                 |      8|
|2680  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1734                                                                                                                        |      8|
|2681  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|2682  |    mac_muladd_16s_15s_26ns_26_1_1_U1401                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_355                                                                                                                                 |      8|
|2683  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1733                                                                                                                        |      8|
|2684  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__121   |      8|
|2685  |    mac_muladd_16s_15s_26ns_26_1_1_U1402                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_356                                                                                                                                 |      8|
|2686  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1732                                                                                                                        |      8|
|2687  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|2688  |    mac_muladd_16s_15s_26ns_26_1_1_U1403                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_357                                                                                                                                 |      8|
|2689  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1731                                                                                                                        |      8|
|2690  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2691  |    mac_muladd_16s_15s_26ns_26_1_1_U1404                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_358                                                                                                                                 |      8|
|2692  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1730                                                                                                                        |      8|
|2693  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__166   |      8|
|2694  |    mac_muladd_16s_15s_26ns_26_1_1_U1405                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_359                                                                                                                                 |      8|
|2695  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1729                                                                                                                        |      8|
|2696  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|2697  |    mac_muladd_16s_15s_26ns_26_1_1_U1406                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_360                                                                                                                                 |      8|
|2698  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1728                                                                                                                        |      8|
|2699  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64    |      8|
|2700  |    mac_muladd_16s_15s_26ns_26_1_1_U1407                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_361                                                                                                                                 |      8|
|2701  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1727                                                                                                                        |      8|
|2702  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__156   |      8|
|2703  |    mac_muladd_16s_15s_26ns_26_1_1_U1408                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_362                                                                                                                                 |      8|
|2704  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1726                                                                                                                        |      8|
|2705  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58    |      8|
|2706  |    mac_muladd_16s_15s_26ns_26_1_1_U1409                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_363                                                                                                                                 |      8|
|2707  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1725                                                                                                                        |      8|
|2708  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2709  |    mac_muladd_16s_15s_26ns_26_1_1_U1410                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_364                                                                                                                                 |      8|
|2710  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1724                                                                                                                        |      8|
|2711  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |      8|
|2712  |    mac_muladd_16s_15s_26ns_26_1_1_U1411                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_365                                                                                                                                 |      8|
|2713  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1723                                                                                                                        |      8|
|2714  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|2715  |    mac_muladd_16s_15s_26ns_26_1_1_U1412                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_366                                                                                                                                 |      8|
|2716  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1722                                                                                                                        |      8|
|2717  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72    |      8|
|2718  |    mac_muladd_16s_15s_26ns_26_1_1_U1413                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_367                                                                                                                                 |      8|
|2719  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1721                                                                                                                        |      8|
|2720  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64    |      8|
|2721  |    mac_muladd_16s_15s_26ns_26_1_1_U1414                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_368                                                                                                                                 |      8|
|2722  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1720                                                                                                                        |      8|
|2723  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|2724  |    mac_muladd_16s_15s_26ns_26_1_1_U1415                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_369                                                                                                                                 |      8|
|2725  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1719                                                                                                                        |      8|
|2726  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p_funnel__1   |      8|
|2727  |    mac_muladd_16s_15s_26ns_26_1_1_U1416                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_370                                                                                                                                 |      8|
|2728  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1718                                                                                                                        |      8|
|2729  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__151   |      8|
|2730  |    mac_muladd_16s_15s_26ns_26_1_1_U1417                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_371                                                                                                                                 |      8|
|2731  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1717                                                                                                                        |      8|
|2732  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|2733  |    mac_muladd_16s_15s_26ns_26_1_1_U1418                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_372                                                                                                                                 |      8|
|2734  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1716                                                                                                                        |      8|
|2735  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|2736  |    mac_muladd_16s_15s_26ns_26_1_1_U1419                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_373                                                                                                                                 |      8|
|2737  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1715                                                                                                                        |      8|
|2738  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|2739  |    mac_muladd_16s_15s_26ns_26_1_1_U1420                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_374                                                                                                                                 |      8|
|2740  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1714                                                                                                                        |      8|
|2741  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__142   |      8|
|2742  |    mac_muladd_16s_15s_26ns_26_1_1_U1421                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_375                                                                                                                                 |      8|
|2743  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1713                                                                                                                        |      8|
|2744  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|2745  |    mac_muladd_16s_15s_26ns_26_1_1_U1422                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_376                                                                                                                                 |      8|
|2746  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1712                                                                                                                        |      8|
|2747  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|2748  |    mac_muladd_16s_15s_26ns_26_1_1_U1423                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_377                                                                                                                                 |      8|
|2749  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1711                                                                                                                        |      8|
|2750  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|2751  |    mac_muladd_16s_15s_26ns_26_1_1_U1424                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_378                                                                                                                                 |      9|
|2752  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1710                                                                                                                        |      9|
|2753  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|2754  |    mac_muladd_16s_15s_26ns_26_1_1_U1425                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_379                                                                                                                                 |      8|
|2755  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1709                                                                                                                        |      8|
|2756  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|2757  |    mac_muladd_16s_15s_26ns_26_1_1_U1426                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_380                                                                                                                                 |      8|
|2758  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1708                                                                                                                        |      8|
|2759  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|2760  |    mac_muladd_16s_15s_26ns_26_1_1_U1427                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_381                                                                                                                                 |      8|
|2761  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1707                                                                                                                        |      8|
|2762  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58    |      8|
|2763  |    mac_muladd_16s_15s_26ns_26_1_1_U1428                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_382                                                                                                                                 |      8|
|2764  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1706                                                                                                                        |      8|
|2765  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|2766  |    mac_muladd_16s_15s_26ns_26_1_1_U1429                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_383                                                                                                                                 |      8|
|2767  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1705                                                                                                                        |      8|
|2768  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|2769  |    mac_muladd_16s_15s_26ns_26_1_1_U1430                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_384                                                                                                                                 |      8|
|2770  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1704                                                                                                                        |      8|
|2771  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__108   |      8|
|2772  |    mac_muladd_16s_15s_26ns_26_1_1_U1432                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_385                                                                                                                                 |      8|
|2773  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1703                                                                                                                        |      8|
|2774  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68    |      8|
|2775  |    mac_muladd_16s_15s_26ns_26_1_1_U1433                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_386                                                                                                                                 |      8|
|2776  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1702                                                                                                                        |      8|
|2777  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|2778  |    mac_muladd_16s_15s_26ns_26_1_1_U1434                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_387                                                                                                                                 |      8|
|2779  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1701                                                                                                                        |      8|
|2780  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__127   |      8|
|2781  |    mac_muladd_16s_15s_26ns_26_1_1_U1435                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_388                                                                                                                                 |      8|
|2782  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1700                                                                                                                        |      8|
|2783  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__164   |      8|
|2784  |    mac_muladd_16s_15s_26ns_26_1_1_U1436                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_389                                                                                                                                 |      8|
|2785  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1699                                                                                                                        |      8|
|2786  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|2787  |    mac_muladd_16s_15s_26ns_26_1_1_U1437                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_390                                                                                                                                 |      8|
|2788  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1698                                                                                                                        |      8|
|2789  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56    |      8|
|2790  |    mac_muladd_16s_15s_26ns_26_1_1_U1438                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_391                                                                                                                                 |      8|
|2791  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1697                                                                                                                        |      8|
|2792  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|2793  |    mac_muladd_16s_15s_26ns_26_1_1_U1439                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_392                                                                                                                                 |      8|
|2794  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1696                                                                                                                        |      8|
|2795  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__171   |      8|
|2796  |    mac_muladd_16s_15s_26ns_26_1_1_U1440                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_393                                                                                                                                 |      8|
|2797  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1695                                                                                                                        |      8|
|2798  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|2799  |    mac_muladd_16s_15s_26ns_26_1_1_U1441                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_394                                                                                                                                 |      8|
|2800  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1694                                                                                                                        |      8|
|2801  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73    |      8|
|2802  |    mac_muladd_16s_15s_26ns_26_1_1_U1442                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_395                                                                                                                                 |      8|
|2803  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1693                                                                                                                        |      8|
|2804  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__116   |      8|
|2805  |    mac_muladd_16s_15s_26ns_26_1_1_U1443                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_396                                                                                                                                 |      8|
|2806  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1692                                                                                                                        |      8|
|2807  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|2808  |    mac_muladd_16s_15s_26ns_26_1_1_U1444                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_397                                                                                                                                 |      9|
|2809  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1691                                                                                                                        |      9|
|2810  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|2811  |    mac_muladd_16s_15s_26ns_26_1_1_U1445                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_398                                                                                                                                 |      9|
|2812  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1690                                                                                                                        |      9|
|2813  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|2814  |    mac_muladd_16s_15s_26ns_26_1_1_U1446                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_399                                                                                                                                 |      8|
|2815  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1689                                                                                                                        |      8|
|2816  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|2817  |    mac_muladd_16s_15s_26ns_26_1_1_U1447                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_400                                                                                                                                 |      8|
|2818  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1688                                                                                                                        |      8|
|2819  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |      8|
|2820  |    mac_muladd_16s_15s_26ns_26_1_1_U1448                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_401                                                                                                                                 |      8|
|2821  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1687                                                                                                                        |      8|
|2822  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|2823  |    mac_muladd_16s_15s_26ns_26_1_1_U1449                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_402                                                                                                                                 |      9|
|2824  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1686                                                                                                                        |      9|
|2825  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|2826  |    mac_muladd_16s_15s_26ns_26_1_1_U1450                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_403                                                                                                                                 |      8|
|2827  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1685                                                                                                                        |      8|
|2828  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__100   |      8|
|2829  |    mac_muladd_16s_15s_26ns_26_1_1_U1451                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_404                                                                                                                                 |      8|
|2830  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1684                                                                                                                        |      8|
|2831  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__124   |      8|
|2832  |    mac_muladd_16s_15s_26ns_26_1_1_U1452                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_405                                                                                                                                 |      8|
|2833  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1683                                                                                                                        |      8|
|2834  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__114   |      8|
|2835  |    mac_muladd_16s_15s_26ns_26_1_1_U1453                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_406                                                                                                                                 |      8|
|2836  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1682                                                                                                                        |      8|
|2837  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|2838  |    mac_muladd_16s_15s_26ns_26_1_1_U1454                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_407                                                                                                                                 |      8|
|2839  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1681                                                                                                                        |      8|
|2840  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__111   |      8|
|2841  |    mac_muladd_16s_15s_26ns_26_1_1_U1455                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_408                                                                                                                                 |      8|
|2842  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1680                                                                                                                        |      8|
|2843  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2844  |    mac_muladd_16s_15s_26ns_26_1_1_U1456                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_409                                                                                                                                 |      8|
|2845  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1679                                                                                                                        |      8|
|2846  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2847  |    mac_muladd_16s_15s_26ns_26_1_1_U1457                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_410                                                                                                                                 |      9|
|2848  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1678                                                                                                                        |      9|
|2849  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50    |      8|
|2850  |    mac_muladd_16s_15s_26ns_26_1_1_U1458                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_411                                                                                                                                 |      9|
|2851  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1677                                                                                                                        |      9|
|2852  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|2853  |    mac_muladd_16s_15s_26ns_26_1_1_U1459                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_412                                                                                                                                 |      9|
|2854  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1676                                                                                                                        |      9|
|2855  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58    |      8|
|2856  |    mac_muladd_16s_15s_26ns_26_1_1_U1460                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_413                                                                                                                                 |      9|
|2857  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1675                                                                                                                        |      9|
|2858  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|2859  |    mac_muladd_16s_15s_26ns_26_1_1_U1461                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_414                                                                                                                                 |      8|
|2860  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1674                                                                                                                        |      8|
|2861  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|2862  |    mac_muladd_16s_15s_26ns_26_1_1_U1463                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_415                                                                                                                                 |      8|
|2863  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1673                                                                                                                        |      8|
|2864  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|2865  |    mac_muladd_16s_15s_26ns_26_1_1_U1464                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_416                                                                                                                                 |      9|
|2866  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1672                                                                                                                        |      9|
|2867  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|2868  |    mac_muladd_16s_15s_26ns_26_1_1_U1465                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_417                                                                                                                                 |      9|
|2869  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1671                                                                                                                        |      9|
|2870  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |      8|
|2871  |    mac_muladd_16s_15s_26ns_26_1_1_U1466                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_418                                                                                                                                 |      9|
|2872  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1670                                                                                                                        |      9|
|2873  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|2874  |    mac_muladd_16s_15s_26ns_26_1_1_U1467                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_419                                                                                                                                 |      8|
|2875  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1669                                                                                                                        |      8|
|2876  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|2877  |    mac_muladd_16s_15s_26ns_26_1_1_U1468                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_420                                                                                                                                 |      8|
|2878  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1668                                                                                                                        |      8|
|2879  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2880  |    mac_muladd_16s_15s_26ns_26_1_1_U1469                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_421                                                                                                                                 |      8|
|2881  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1667                                                                                                                        |      8|
|2882  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73    |      8|
|2883  |    mac_muladd_16s_15s_26ns_26_1_1_U1470                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_422                                                                                                                                 |      8|
|2884  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1666                                                                                                                        |      8|
|2885  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|2886  |    mac_muladd_16s_15s_26ns_26_1_1_U1471                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_423                                                                                                                                 |      8|
|2887  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1665                                                                                                                        |      8|
|2888  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|2889  |    mac_muladd_16s_15s_26ns_26_1_1_U1472                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_424                                                                                                                                 |      8|
|2890  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1664                                                                                                                        |      8|
|2891  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2892  |    mac_muladd_16s_15s_26ns_26_1_1_U1473                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_425                                                                                                                                 |      8|
|2893  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1663                                                                                                                        |      8|
|2894  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65    |      8|
|2895  |    mac_muladd_16s_15s_26ns_26_1_1_U1474                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_426                                                                                                                                 |      8|
|2896  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1662                                                                                                                        |      8|
|2897  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__119   |      8|
|2898  |    mac_muladd_16s_15s_26ns_26_1_1_U1475                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_427                                                                                                                                 |      8|
|2899  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1661                                                                                                                        |      8|
|2900  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|2901  |    mac_muladd_16s_15s_26ns_26_1_1_U1476                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_428                                                                                                                                 |      8|
|2902  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1660                                                                                                                        |      8|
|2903  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|2904  |    mac_muladd_16s_15s_26ns_26_1_1_U1477                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_429                                                                                                                                 |      8|
|2905  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1659                                                                                                                        |      8|
|2906  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2907  |    mac_muladd_16s_15s_26ns_26_1_1_U1478                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_430                                                                                                                                 |      8|
|2908  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1658                                                                                                                        |      8|
|2909  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|2910  |    mac_muladd_16s_15s_26ns_26_1_1_U1479                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_431                                                                                                                                 |      8|
|2911  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1657                                                                                                                        |      8|
|2912  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |      8|
|2913  |    mac_muladd_16s_15s_26ns_26_1_1_U1480                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_432                                                                                                                                 |      8|
|2914  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1656                                                                                                                        |      8|
|2915  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__134   |      8|
|2916  |    mac_muladd_16s_15s_26ns_26_1_1_U1481                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_433                                                                                                                                 |      8|
|2917  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1655                                                                                                                        |      8|
|2918  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|2919  |    mac_muladd_16s_15s_26ns_26_1_1_U1482                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_434                                                                                                                                 |      8|
|2920  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1654                                                                                                                        |      8|
|2921  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|2922  |    mac_muladd_16s_15s_26ns_26_1_1_U1483                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_435                                                                                                                                 |      8|
|2923  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1653                                                                                                                        |      8|
|2924  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|2925  |    mac_muladd_16s_15s_26ns_26_1_1_U1484                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_436                                                                                                                                 |      8|
|2926  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1652                                                                                                                        |      8|
|2927  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|2928  |    mac_muladd_16s_15s_26ns_26_1_1_U1485                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_437                                                                                                                                 |      8|
|2929  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1651                                                                                                                        |      8|
|2930  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |      8|
|2931  |    mac_muladd_16s_15s_26ns_26_1_1_U1486                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_438                                                                                                                                 |      8|
|2932  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1650                                                                                                                        |      8|
|2933  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70    |      8|
|2934  |    mac_muladd_16s_15s_26ns_26_1_1_U1487                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_439                                                                                                                                 |      9|
|2935  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1649                                                                                                                        |      9|
|2936  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|2937  |    mac_muladd_16s_15s_26ns_26_1_1_U1488                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_440                                                                                                                                 |      8|
|2938  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1648                                                                                                                        |      8|
|2939  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50    |      8|
|2940  |    mac_muladd_16s_15s_26ns_26_1_1_U1489                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_441                                                                                                                                 |      8|
|2941  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1647                                                                                                                        |      8|
|2942  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__143   |      8|
|2943  |    mac_muladd_16s_15s_26ns_26_1_1_U1490                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_442                                                                                                                                 |      8|
|2944  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1646                                                                                                                        |      8|
|2945  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|2946  |    mac_muladd_16s_15s_26ns_26_1_1_U1491                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_443                                                                                                                                 |      8|
|2947  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1645                                                                                                                        |      8|
|2948  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__136   |      8|
|2949  |    mac_muladd_16s_15s_26ns_26_1_1_U1492                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_444                                                                                                                                 |      8|
|2950  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1644                                                                                                                        |      8|
|2951  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|2952  |    mac_muladd_16s_15s_26ns_26_1_1_U1494                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_445                                                                                                                                 |      8|
|2953  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1643                                                                                                                        |      8|
|2954  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__123   |      8|
|2955  |    mac_muladd_16s_15s_26ns_26_1_1_U1495                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_446                                                                                                                                 |      8|
|2956  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1642                                                                                                                        |      8|
|2957  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67    |      8|
|2958  |    mac_muladd_16s_15s_26ns_26_1_1_U1496                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_447                                                                                                                                 |      8|
|2959  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1641                                                                                                                        |      8|
|2960  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__174   |      8|
|2961  |    mac_muladd_16s_15s_26ns_26_1_1_U1497                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_448                                                                                                                                 |      8|
|2962  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1640                                                                                                                        |      8|
|2963  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__113   |      8|
|2964  |    mac_muladd_16s_15s_26ns_26_1_1_U1498                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_449                                                                                                                                 |      8|
|2965  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1639                                                                                                                        |      8|
|2966  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2967  |    mac_muladd_16s_15s_26ns_26_1_1_U1499                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_450                                                                                                                                 |      8|
|2968  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1638                                                                                                                        |      8|
|2969  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|2970  |    mac_muladd_16s_15s_26ns_26_1_1_U1500                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_451                                                                                                                                 |      8|
|2971  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1637                                                                                                                        |      8|
|2972  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |      8|
|2973  |    mac_muladd_16s_15s_26ns_26_1_1_U1501                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_452                                                                                                                                 |      8|
|2974  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1636                                                                                                                        |      8|
|2975  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|2976  |    mac_muladd_16s_15s_26ns_26_1_1_U1502                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_453                                                                                                                                 |      8|
|2977  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1635                                                                                                                        |      8|
|2978  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|2979  |    mac_muladd_16s_15s_26ns_26_1_1_U1503                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_454                                                                                                                                 |      8|
|2980  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1634                                                                                                                        |      8|
|2981  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|2982  |    mac_muladd_16s_15s_26ns_26_1_1_U1504                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_455                                                                                                                                 |      8|
|2983  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1633                                                                                                                        |      8|
|2984  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__105   |      8|
|2985  |    mac_muladd_16s_15s_26ns_26_1_1_U1505                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_456                                                                                                                                 |      8|
|2986  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1632                                                                                                                        |      8|
|2987  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__153   |      8|
|2988  |    mac_muladd_16s_15s_26ns_26_1_1_U1506                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_457                                                                                                                                 |      8|
|2989  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1631                                                                                                                        |      8|
|2990  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|2991  |    mac_muladd_16s_15s_26ns_26_1_1_U1507                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_458                                                                                                                                 |      9|
|2992  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1630                                                                                                                        |      9|
|2993  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|2994  |    mac_muladd_16s_15s_26ns_26_1_1_U1508                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_459                                                                                                                                 |      8|
|2995  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1629                                                                                                                        |      8|
|2996  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|2997  |    mac_muladd_16s_15s_26ns_26_1_1_U1509                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_460                                                                                                                                 |      8|
|2998  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1628                                                                                                                        |      8|
|2999  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__132   |      8|
|3000  |    mac_muladd_16s_15s_26ns_26_1_1_U1510                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_461                                                                                                                                 |      8|
|3001  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1627                                                                                                                        |      8|
|3002  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3003  |    mac_muladd_16s_15s_26ns_26_1_1_U1511                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_462                                                                                                                                 |      8|
|3004  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1626                                                                                                                        |      8|
|3005  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__120   |      8|
|3006  |    mac_muladd_16s_15s_26ns_26_1_1_U1512                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_463                                                                                                                                 |      8|
|3007  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1625                                                                                                                        |      8|
|3008  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__77    |      8|
|3009  |    mac_muladd_16s_15s_26ns_26_1_1_U1513                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_464                                                                                                                                 |      8|
|3010  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1624                                                                                                                        |      8|
|3011  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|3012  |    mac_muladd_16s_15s_26ns_26_1_1_U1514                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_465                                                                                                                                 |      8|
|3013  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1623                                                                                                                        |      8|
|3014  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__158   |      8|
|3015  |    mac_muladd_16s_15s_26ns_26_1_1_U1515                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_466                                                                                                                                 |      8|
|3016  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1622                                                                                                                        |      8|
|3017  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|3018  |    mac_muladd_16s_15s_26ns_26_1_1_U1516                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_467                                                                                                                                 |      8|
|3019  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1621                                                                                                                        |      8|
|3020  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|3021  |    mac_muladd_16s_15s_26ns_26_1_1_U1517                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_468                                                                                                                                 |      8|
|3022  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1620                                                                                                                        |      8|
|3023  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|3024  |    mac_muladd_16s_15s_26ns_26_1_1_U1518                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_469                                                                                                                                 |      8|
|3025  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1619                                                                                                                        |      8|
|3026  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|3027  |    mac_muladd_16s_15s_26ns_26_1_1_U1519                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_470                                                                                                                                 |      8|
|3028  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1618                                                                                                                        |      8|
|3029  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__131   |      8|
|3030  |    mac_muladd_16s_15s_26ns_26_1_1_U1520                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_471                                                                                                                                 |      8|
|3031  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1617                                                                                                                        |      8|
|3032  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3033  |    mac_muladd_16s_15s_26ns_26_1_1_U1521                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_472                                                                                                                                 |      8|
|3034  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1616                                                                                                                        |      8|
|3035  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3036  |    mac_muladd_16s_15s_26ns_26_1_1_U1522                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_473                                                                                                                                 |      8|
|3037  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1615                                                                                                                        |      8|
|3038  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3039  |    mac_muladd_16s_15s_26ns_26_1_1_U1523                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_474                                                                                                                                 |      8|
|3040  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1614                                                                                                                        |      8|
|3041  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|3042  |    mac_muladd_16s_15s_26ns_26_1_1_U1525                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_475                                                                                                                                 |      8|
|3043  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1613                                                                                                                        |      8|
|3044  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__157   |      8|
|3045  |    mac_muladd_16s_15s_26ns_26_1_1_U1526                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_476                                                                                                                                 |      8|
|3046  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1612                                                                                                                        |      8|
|3047  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__99    |      8|
|3048  |    mac_muladd_16s_15s_26ns_26_1_1_U1527                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_477                                                                                                                                 |      8|
|3049  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1611                                                                                                                        |      8|
|3050  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|3051  |    mac_muladd_16s_15s_26ns_26_1_1_U1528                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_478                                                                                                                                 |      8|
|3052  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1610                                                                                                                        |      8|
|3053  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3054  |    mac_muladd_16s_15s_26ns_26_1_1_U1529                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_479                                                                                                                                 |      8|
|3055  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1609                                                                                                                        |      8|
|3056  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__102   |      8|
|3057  |    mac_muladd_16s_15s_26ns_26_1_1_U1530                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_480                                                                                                                                 |      8|
|3058  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1608                                                                                                                        |      8|
|3059  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|3060  |    mac_muladd_16s_15s_26ns_26_1_1_U1531                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_481                                                                                                                                 |      8|
|3061  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1607                                                                                                                        |      8|
|3062  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|3063  |    mac_muladd_16s_15s_26ns_26_1_1_U1532                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_482                                                                                                                                 |      8|
|3064  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1606                                                                                                                        |      8|
|3065  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__172   |      8|
|3066  |    mac_muladd_16s_15s_26ns_26_1_1_U1533                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_483                                                                                                                                 |      8|
|3067  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1605                                                                                                                        |      8|
|3068  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|3069  |    mac_muladd_16s_15s_26ns_26_1_1_U1534                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_484                                                                                                                                 |      8|
|3070  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1604                                                                                                                        |      8|
|3071  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__78    |      8|
|3072  |    mac_muladd_16s_15s_26ns_26_1_1_U1535                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_485                                                                                                                                 |      8|
|3073  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1603                                                                                                                        |      8|
|3074  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85    |      8|
|3075  |    mac_muladd_16s_15s_26ns_26_1_1_U1536                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_486                                                                                                                                 |      8|
|3076  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1602                                                                                                                        |      8|
|3077  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__130   |      8|
|3078  |    mac_muladd_16s_15s_26ns_26_1_1_U1537                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_487                                                                                                                                 |      8|
|3079  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1601                                                                                                                        |      8|
|3080  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60    |      8|
|3081  |    mac_muladd_16s_15s_26ns_26_1_1_U1538                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_488                                                                                                                                 |      8|
|3082  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1600                                                                                                                        |      8|
|3083  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|3084  |    mac_muladd_16s_15s_26ns_26_1_1_U1539                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_489                                                                                                                                 |      8|
|3085  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1599                                                                                                                        |      8|
|3086  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_11ns_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_0_U/p_funnel__5   |      8|
|3087  |    mac_muladd_16s_15s_26ns_26_1_1_U1540                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_490                                                                                                                                 |      8|
|3088  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1598                                                                                                                        |      8|
|3089  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__165   |      8|
|3090  |    mac_muladd_16s_15s_26ns_26_1_1_U1541                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_491                                                                                                                                 |      8|
|3091  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1597                                                                                                                        |      8|
|3092  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__159   |      8|
|3093  |    mac_muladd_16s_15s_26ns_26_1_1_U1542                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_492                                                                                                                                 |      8|
|3094  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1596                                                                                                                        |      8|
|3095  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|3096  |    mac_muladd_16s_15s_26ns_26_1_1_U1543                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_493                                                                                                                                 |      8|
|3097  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1595                                                                                                                        |      8|
|3098  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|3099  |    mac_muladd_16s_15s_26ns_26_1_1_U1544                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_494                                                                                                                                 |      9|
|3100  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1594                                                                                                                        |      9|
|3101  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|3102  |    mac_muladd_16s_15s_26ns_26_1_1_U1545                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_495                                                                                                                                 |      8|
|3103  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1593                                                                                                                        |      8|
|3104  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|3105  |    mac_muladd_16s_15s_26ns_26_1_1_U1546                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_496                                                                                                                                 |      8|
|3106  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1592                                                                                                                        |      8|
|3107  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|3108  |    mac_muladd_16s_15s_26ns_26_1_1_U1547                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_497                                                                                                                                 |      8|
|3109  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1591                                                                                                                        |      8|
|3110  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__145   |      8|
|3111  |    mac_muladd_16s_15s_26ns_26_1_1_U1548                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_498                                                                                                                                 |      8|
|3112  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1590                                                                                                                        |      8|
|3113  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |      8|
|3114  |    mac_muladd_16s_15s_26ns_26_1_1_U1549                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_499                                                                                                                                 |      8|
|3115  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1589                                                                                                                        |      8|
|3116  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83    |      8|
|3117  |    mac_muladd_16s_15s_26ns_26_1_1_U1550                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_500                                                                                                                                 |      8|
|3118  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1588                                                                                                                        |      8|
|3119  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__148   |      8|
|3120  |    mac_muladd_16s_15s_26ns_26_1_1_U1551                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_501                                                                                                                                 |      8|
|3121  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1587                                                                                                                        |      8|
|3122  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__154   |      8|
|3123  |    mac_muladd_16s_15s_26ns_26_1_1_U1552                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_502                                                                                                                                 |      8|
|3124  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1586                                                                                                                        |      8|
|3125  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62    |      8|
|3126  |    mac_muladd_16s_15s_26ns_26_1_1_U1553                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_503                                                                                                                                 |      8|
|3127  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1585                                                                                                                        |      8|
|3128  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|3129  |    mac_muladd_16s_15s_26ns_26_1_1_U1554                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_504                                                                                                                                 |      8|
|3130  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1584                                                                                                                        |      8|
|3131  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70    |      8|
|3132  |    mac_muladd_16s_15s_26ns_26_1_1_U1556                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_505                                                                                                                                 |      8|
|3133  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1583                                                                                                                        |      8|
|3134  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45    |      8|
|3135  |    mac_muladd_16s_15s_26ns_26_1_1_U1557                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_506                                                                                                                                 |      8|
|3136  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1582                                                                                                                        |      8|
|3137  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__115   |      8|
|3138  |    mac_muladd_16s_15s_26ns_26_1_1_U1558                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_507                                                                                                                                 |      8|
|3139  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1581                                                                                                                        |      8|
|3140  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3141  |    mac_muladd_16s_15s_26ns_26_1_1_U1559                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_508                                                                                                                                 |      8|
|3142  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1580                                                                                                                        |      8|
|3143  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|3144  |    mac_muladd_16s_15s_26ns_26_1_1_U1560                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_509                                                                                                                                 |      8|
|3145  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1579                                                                                                                        |      8|
|3146  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|3147  |    mac_muladd_16s_15s_26ns_26_1_1_U1561                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_510                                                                                                                                 |      8|
|3148  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1578                                                                                                                        |      8|
|3149  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|3150  |    mac_muladd_16s_15s_26ns_26_1_1_U1562                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_511                                                                                                                                 |      8|
|3151  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1577                                                                                                                        |      8|
|3152  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__84    |      8|
|3153  |    mac_muladd_16s_15s_26ns_26_1_1_U1563                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_512                                                                                                                                 |      8|
|3154  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1576                                                                                                                        |      8|
|3155  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |      8|
|3156  |    mac_muladd_16s_15s_26ns_26_1_1_U1564                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_513                                                                                                                                 |      8|
|3157  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1575                                                                                                                        |      8|
|3158  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__79    |      8|
|3159  |    mac_muladd_16s_15s_26ns_26_1_1_U1565                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_514                                                                                                                                 |      8|
|3160  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1574                                                                                                                        |      8|
|3161  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|3162  |    mac_muladd_16s_15s_26ns_26_1_1_U1566                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_515                                                                                                                                 |      8|
|3163  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1573                                                                                                                        |      8|
|3164  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3165  |    mac_muladd_16s_15s_26ns_26_1_1_U1567                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_516                                                                                                                                 |      8|
|3166  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1572                                                                                                                        |      8|
|3167  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67    |      8|
|3168  |    mac_muladd_16s_15s_26ns_26_1_1_U1568                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_517                                                                                                                                 |      8|
|3169  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1571                                                                                                                        |      8|
|3170  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56    |      8|
|3171  |    mac_muladd_16s_15s_26ns_26_1_1_U1569                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_518                                                                                                                                 |      8|
|3172  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1570                                                                                                                        |      8|
|3173  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|3174  |    mac_muladd_16s_15s_26ns_26_1_1_U1570                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_519                                                                                                                                 |      8|
|3175  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1569                                                                                                                        |      8|
|3176  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3177  |    mac_muladd_16s_15s_26ns_26_1_1_U1571                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_520                                                                                                                                 |      8|
|3178  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1568                                                                                                                        |      8|
|3179  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__150   |      8|
|3180  |    mac_muladd_16s_15s_26ns_26_1_1_U1572                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_521                                                                                                                                 |      8|
|3181  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1567                                                                                                                        |      8|
|3182  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__146   |      8|
|3183  |    mac_muladd_16s_15s_26ns_26_1_1_U1573                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_522                                                                                                                                 |      8|
|3184  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1566                                                                                                                        |      8|
|3185  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|3186  |    mac_muladd_16s_15s_26ns_26_1_1_U1574                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_523                                                                                                                                 |      8|
|3187  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1565                                                                                                                        |      8|
|3188  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3189  |    mac_muladd_16s_15s_26ns_26_1_1_U1575                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_524                                                                                                                                 |      8|
|3190  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1564                                                                                                                        |      8|
|3191  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3192  |    mac_muladd_16s_15s_26ns_26_1_1_U1576                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_525                                                                                                                                 |      8|
|3193  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1563                                                                                                                        |      8|
|3194  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74    |      8|
|3195  |    mac_muladd_16s_15s_26ns_26_1_1_U1577                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_526                                                                                                                                 |      8|
|3196  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1562                                                                                                                        |      8|
|3197  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86    |      8|
|3198  |    mac_muladd_16s_15s_26ns_26_1_1_U1578                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_527                                                                                                                                 |      8|
|3199  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1561                                                                                                                        |      8|
|3200  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |      8|
|3201  |    mac_muladd_16s_15s_26ns_26_1_1_U1579                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_528                                                                                                                                 |      8|
|3202  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1560                                                                                                                        |      8|
|3203  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80    |      8|
|3204  |    mac_muladd_16s_15s_26ns_26_1_1_U1580                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_529                                                                                                                                 |      8|
|3205  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1559                                                                                                                        |      8|
|3206  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|3207  |    mac_muladd_16s_15s_26ns_26_1_1_U1581                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_530                                                                                                                                 |      8|
|3208  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1558                                                                                                                        |      8|
|3209  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|3210  |    mac_muladd_16s_15s_26ns_26_1_1_U1582                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_531                                                                                                                                 |      8|
|3211  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1557                                                                                                                        |      8|
|3212  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|3213  |    mac_muladd_16s_15s_26ns_26_1_1_U1583                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_532                                                                                                                                 |      8|
|3214  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1556                                                                                                                        |      8|
|3215  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3216  |    mac_muladd_16s_15s_26ns_26_1_1_U1584                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_533                                                                                                                                 |      8|
|3217  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1555                                                                                                                        |      8|
|3218  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|3219  |    mac_muladd_16s_15s_26ns_26_1_1_U1585                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_534                                                                                                                                 |      8|
|3220  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1554                                                                                                                        |      8|
|3221  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|3222  |    mac_muladd_16s_15s_26ns_26_1_1_U1587                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_535                                                                                                                                 |      8|
|3223  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1553                                                                                                                        |      8|
|3224  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60    |      8|
|3225  |    mac_muladd_16s_15s_26ns_26_1_1_U1588                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_536                                                                                                                                 |      8|
|3226  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1552                                                                                                                        |      8|
|3227  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|3228  |    mac_muladd_16s_15s_26ns_26_1_1_U1589                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_537                                                                                                                                 |      8|
|3229  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1551                                                                                                                        |      8|
|3230  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__98    |      8|
|3231  |    mac_muladd_16s_15s_26ns_26_1_1_U1590                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_538                                                                                                                                 |      8|
|3232  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1550                                                                                                                        |      8|
|3233  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|3234  |    mac_muladd_16s_15s_26ns_26_1_1_U1591                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_539                                                                                                                                 |      8|
|3235  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1549                                                                                                                        |      8|
|3236  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66    |      8|
|3237  |    mac_muladd_16s_15s_26ns_26_1_1_U1592                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_540                                                                                                                                 |      8|
|3238  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1548                                                                                                                        |      8|
|3239  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81    |      8|
|3240  |    mac_muladd_16s_15s_26ns_26_1_1_U1593                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_541                                                                                                                                 |      8|
|3241  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1547                                                                                                                        |      8|
|3242  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|3243  |    mac_muladd_16s_15s_26ns_26_1_1_U1594                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_542                                                                                                                                 |      8|
|3244  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1546                                                                                                                        |      8|
|3245  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110   |      8|
|3246  |    mac_muladd_16s_15s_26ns_26_1_1_U1595                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_543                                                                                                                                 |      8|
|3247  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1545                                                                                                                        |      8|
|3248  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|3249  |    mac_muladd_16s_15s_26ns_26_1_1_U1596                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_544                                                                                                                                 |      8|
|3250  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1544                                                                                                                        |      8|
|3251  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__161   |      8|
|3252  |    mac_muladd_16s_15s_26ns_26_1_1_U1597                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_545                                                                                                                                 |      8|
|3253  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1543                                                                                                                        |      8|
|3254  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69    |      8|
|3255  |    mac_muladd_16s_15s_26ns_26_1_1_U1598                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_546                                                                                                                                 |      8|
|3256  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1542                                                                                                                        |      8|
|3257  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|3258  |    mac_muladd_16s_15s_26ns_26_1_1_U1599                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_547                                                                                                                                 |      8|
|3259  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1541                                                                                                                        |      8|
|3260  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__149   |      8|
|3261  |    mac_muladd_16s_15s_26ns_26_1_1_U1600                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_548                                                                                                                                 |      8|
|3262  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1540                                                                                                                        |      8|
|3263  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91    |      8|
|3264  |    mac_muladd_16s_15s_26ns_26_1_1_U1601                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_549                                                                                                                                 |      8|
|3265  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1539                                                                                                                        |      8|
|3266  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3267  |    mac_muladd_16s_15s_26ns_26_1_1_U1602                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_550                                                                                                                                 |      8|
|3268  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1538                                                                                                                        |      8|
|3269  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__135   |      8|
|3270  |    mac_muladd_16s_15s_26ns_26_1_1_U1603                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_551                                                                                                                                 |      8|
|3271  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1537                                                                                                                        |      8|
|3272  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|3273  |    mac_muladd_16s_15s_26ns_26_1_1_U1604                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_552                                                                                                                                 |      8|
|3274  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1536                                                                                                                        |      8|
|3275  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3276  |    mac_muladd_16s_15s_26ns_26_1_1_U1605                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_553                                                                                                                                 |      8|
|3277  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1535                                                                                                                        |      8|
|3278  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|3279  |    mac_muladd_16s_15s_26ns_26_1_1_U1606                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_554                                                                                                                                 |      8|
|3280  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1534                                                                                                                        |      8|
|3281  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3282  |    mac_muladd_16s_15s_26ns_26_1_1_U1607                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_555                                                                                                                                 |      8|
|3283  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1533                                                                                                                        |      8|
|3284  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__160   |      8|
|3285  |    mac_muladd_16s_15s_26ns_26_1_1_U1608                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_556                                                                                                                                 |      8|
|3286  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1532                                                                                                                        |      8|
|3287  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|3288  |    mac_muladd_16s_15s_26ns_26_1_1_U1609                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_557                                                                                                                                 |      8|
|3289  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1531                                                                                                                        |      8|
|3290  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3291  |    mac_muladd_16s_15s_26ns_26_1_1_U1610                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_558                                                                                                                                 |      8|
|3292  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1530                                                                                                                        |      8|
|3293  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |      8|
|3294  |    mac_muladd_16s_15s_26ns_26_1_1_U1611                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_559                                                                                                                                 |      8|
|3295  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1529                                                                                                                        |      8|
|3296  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__122   |      8|
|3297  |    mac_muladd_16s_15s_26ns_26_1_1_U1612                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_560                                                                                                                                 |      8|
|3298  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1528                                                                                                                        |      8|
|3299  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|3300  |    mac_muladd_16s_15s_26ns_26_1_1_U1613                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_561                                                                                                                                 |      8|
|3301  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1527                                                                                                                        |      8|
|3302  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|3303  |    mac_muladd_16s_15s_26ns_26_1_1_U1614                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_562                                                                                                                                 |      9|
|3304  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1526                                                                                                                        |      9|
|3305  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3306  |    mac_muladd_16s_15s_26ns_26_1_1_U1615                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_563                                                                                                                                 |      8|
|3307  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1525                                                                                                                        |      8|
|3308  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__104   |      8|
|3309  |    mac_muladd_16s_15s_26ns_26_1_1_U1616                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_564                                                                                                                                 |      8|
|3310  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1524                                                                                                                        |      8|
|3311  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74    |      8|
|3312  |    mac_muladd_16s_15s_26ns_26_1_1_U1618                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_565                                                                                                                                 |      8|
|3313  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1523                                                                                                                        |      8|
|3314  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3315  |    mac_muladd_16s_15s_26ns_26_1_1_U1619                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_566                                                                                                                                 |      8|
|3316  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1522                                                                                                                        |      8|
|3317  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|3318  |    mac_muladd_16s_15s_26ns_26_1_1_U1620                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_567                                                                                                                                 |      8|
|3319  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1521                                                                                                                        |      8|
|3320  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|3321  |    mac_muladd_16s_15s_26ns_26_1_1_U1621                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_568                                                                                                                                 |      8|
|3322  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1520                                                                                                                        |      8|
|3323  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75    |      8|
|3324  |    mac_muladd_16s_15s_26ns_26_1_1_U1622                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_569                                                                                                                                 |      8|
|3325  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1519                                                                                                                        |      8|
|3326  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3327  |    mac_muladd_16s_15s_26ns_26_1_1_U1623                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_570                                                                                                                                 |      8|
|3328  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1518                                                                                                                        |      8|
|3329  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|3330  |    mac_muladd_16s_15s_26ns_26_1_1_U1624                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_571                                                                                                                                 |      9|
|3331  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1517                                                                                                                        |      9|
|3332  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|3333  |    mac_muladd_16s_15s_26ns_26_1_1_U1625                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_572                                                                                                                                 |      8|
|3334  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1516                                                                                                                        |      8|
|3335  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3336  |    mac_muladd_16s_15s_26ns_26_1_1_U1626                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_573                                                                                                                                 |      8|
|3337  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1515                                                                                                                        |      8|
|3338  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__177   |      8|
|3339  |    mac_muladd_16s_15s_26ns_26_1_1_U1627                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_574                                                                                                                                 |      9|
|3340  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1514                                                                                                                        |      9|
|3341  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3342  |    mac_muladd_16s_15s_26ns_26_1_1_U1628                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_575                                                                                                                                 |      8|
|3343  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1513                                                                                                                        |      8|
|3344  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3345  |    mac_muladd_16s_15s_26ns_26_1_1_U1629                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_576                                                                                                                                 |      8|
|3346  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1512                                                                                                                        |      8|
|3347  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__126   |      8|
|3348  |    mac_muladd_16s_15s_26ns_26_1_1_U1630                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_577                                                                                                                                 |      8|
|3349  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1511                                                                                                                        |      8|
|3350  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__118   |      8|
|3351  |    mac_muladd_16s_15s_26ns_26_1_1_U1631                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_578                                                                                                                                 |      8|
|3352  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1510                                                                                                                        |      8|
|3353  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|3354  |    mac_muladd_16s_15s_26ns_26_1_1_U1632                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_579                                                                                                                                 |      8|
|3355  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1509                                                                                                                        |      8|
|3356  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3357  |    mac_muladd_16s_15s_26ns_26_1_1_U1633                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_580                                                                                                                                 |      8|
|3358  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1508                                                                                                                        |      8|
|3359  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|3360  |    mac_muladd_16s_15s_26ns_26_1_1_U1634                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_581                                                                                                                                 |      8|
|3361  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1507                                                                                                                        |      8|
|3362  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3363  |    mac_muladd_16s_15s_26ns_26_1_1_U1635                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_582                                                                                                                                 |      8|
|3364  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1506                                                                                                                        |      8|
|3365  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|3366  |    mac_muladd_16s_15s_26ns_26_1_1_U1636                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_583                                                                                                                                 |      8|
|3367  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1505                                                                                                                        |      8|
|3368  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|3369  |    mac_muladd_16s_15s_26ns_26_1_1_U1637                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_584                                                                                                                                 |      8|
|3370  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1504                                                                                                                        |      8|
|3371  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__109   |      8|
|3372  |    mac_muladd_16s_15s_26ns_26_1_1_U1638                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_585                                                                                                                                 |      9|
|3373  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1503                                                                                                                        |      9|
|3374  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3375  |    mac_muladd_16s_15s_26ns_26_1_1_U1639                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_586                                                                                                                                 |      8|
|3376  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1502                                                                                                                        |      8|
|3377  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|3378  |    mac_muladd_16s_15s_26ns_26_1_1_U1640                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_587                                                                                                                                 |      8|
|3379  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1501                                                                                                                        |      8|
|3380  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__103   |      8|
|3381  |    mac_muladd_16s_15s_26ns_26_1_1_U1641                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_588                                                                                                                                 |      8|
|3382  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1500                                                                                                                        |      8|
|3383  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__97    |      8|
|3384  |    mac_muladd_16s_15s_26ns_26_1_1_U1642                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_589                                                                                                                                 |      8|
|3385  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1499                                                                                                                        |      8|
|3386  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|3387  |    mac_muladd_16s_15s_26ns_26_1_1_U1643                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_590                                                                                                                                 |      8|
|3388  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1498                                                                                                                        |      8|
|3389  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3390  |    mac_muladd_16s_15s_26ns_26_1_1_U1644                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_591                                                                                                                                 |      8|
|3391  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1497                                                                                                                        |      8|
|3392  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3393  |    mac_muladd_16s_15s_26ns_26_1_1_U1645                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_592                                                                                                                                 |      8|
|3394  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1496                                                                                                                        |      8|
|3395  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__147   |      8|
|3396  |    mac_muladd_16s_15s_26ns_26_1_1_U1646                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_593                                                                                                                                 |      8|
|3397  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1495                                                                                                                        |      8|
|3398  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__140   |      8|
|3399  |    mac_muladd_16s_15s_26ns_26_1_1_U1647                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_594                                                                                                                                 |      8|
|3400  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1494                                                                                                                        |      8|
|3401  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|3402  |    mac_muladd_16s_15s_26ns_26_1_1_U1649                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_595                                                                                                                                 |      8|
|3403  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1493                                                                                                                        |      8|
|3404  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|3405  |    mac_muladd_16s_15s_26ns_26_1_1_U1650                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_596                                                                                                                                 |      8|
|3406  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1492                                                                                                                        |      8|
|3407  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|3408  |    mac_muladd_16s_15s_26ns_26_1_1_U1651                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_597                                                                                                                                 |      8|
|3409  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1491                                                                                                                        |      8|
|3410  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|3411  |    mac_muladd_16s_15s_26ns_26_1_1_U1652                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_598                                                                                                                                 |      9|
|3412  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1490                                                                                                                        |      9|
|3413  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|3414  |    mac_muladd_16s_15s_26ns_26_1_1_U1653                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_599                                                                                                                                 |      8|
|3415  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1489                                                                                                                        |      8|
|3416  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|3417  |    mac_muladd_16s_15s_26ns_26_1_1_U1654                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_600                                                                                                                                 |      8|
|3418  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1488                                                                                                                        |      8|
|3419  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|3420  |    mac_muladd_16s_15s_26ns_26_1_1_U1655                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_601                                                                                                                                 |      8|
|3421  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1487                                                                                                                        |      8|
|3422  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75    |      8|
|3423  |    mac_muladd_16s_15s_26ns_26_1_1_U1656                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_602                                                                                                                                 |      9|
|3424  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1486                                                                                                                        |      9|
|3425  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|3426  |    mac_muladd_16s_15s_26ns_26_1_1_U1657                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_603                                                                                                                                 |      8|
|3427  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1485                                                                                                                        |      8|
|3428  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|3429  |    mac_muladd_16s_15s_26ns_26_1_1_U1658                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_604                                                                                                                                 |      8|
|3430  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1484                                                                                                                        |      8|
|3431  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|3432  |    mac_muladd_16s_15s_26ns_26_1_1_U1659                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_605                                                                                                                                 |      8|
|3433  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1483                                                                                                                        |      8|
|3434  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |      8|
|3435  |    mac_muladd_16s_15s_26ns_26_1_1_U1660                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_606                                                                                                                                 |      9|
|3436  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1482                                                                                                                        |      9|
|3437  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|3438  |    mac_muladd_16s_15s_26ns_26_1_1_U1661                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_607                                                                                                                                 |      9|
|3439  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1481                                                                                                                        |      9|
|3440  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|3441  |    mac_muladd_16s_15s_26ns_26_1_1_U1662                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_608                                                                                                                                 |      8|
|3442  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1480                                                                                                                        |      8|
|3443  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3444  |    mac_muladd_16s_15s_26ns_26_1_1_U1663                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_609                                                                                                                                 |      8|
|3445  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1479                                                                                                                        |      8|
|3446  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3447  |    mac_muladd_16s_15s_26ns_26_1_1_U1664                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_610                                                                                                                                 |     27|
|3448  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1478                                                                                                                        |     27|
|3449  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__11  |      8|
|3450  |    mac_muladd_16s_15s_26ns_26_1_1_U1665                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_611                                                                                                                                 |     43|
|3451  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1477                                                                                                                        |     43|
|3452  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__92                                                          |      8|
|3453  |    mac_muladd_16s_15s_26ns_26_1_1_U1666                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_612                                                                                                                                 |     10|
|3454  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1476                                                                                                                        |     10|
|3455  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3456  |    mac_muladd_16s_15s_26ns_26_1_1_U1667                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_613                                                                                                                                 |     10|
|3457  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1475                                                                                                                        |     10|
|3458  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__223                                                         |      8|
|3459  |    mac_muladd_16s_15s_26ns_26_1_1_U1668                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_614                                                                                                                                 |      9|
|3460  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1474                                                                                                                        |      9|
|3461  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|3462  |    mac_muladd_16s_15s_26ns_26_1_1_U1669                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_615                                                                                                                                 |     41|
|3463  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1473                                                                                                                        |     41|
|3464  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|3465  |    mac_muladd_16s_15s_26ns_26_1_1_U1670                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_616                                                                                                                                 |     43|
|3466  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1472                                                                                                                        |     43|
|3467  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|3468  |    mac_muladd_16s_15s_26ns_26_1_1_U1671                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_617                                                                                                                                 |     93|
|3469  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1471                                                                                                                        |     93|
|3470  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__235                                                         |      8|
|3471  |    mac_muladd_16s_15s_26ns_26_1_1_U1672                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_618                                                                                                                                 |     43|
|3472  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1470                                                                                                                        |     43|
|3473  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3474  |    mac_muladd_16s_15s_26ns_26_1_1_U1673                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_619                                                                                                                                 |      9|
|3475  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1469                                                                                                                        |      9|
|3476  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|3477  |    mac_muladd_16s_15s_26ns_26_1_1_U1674                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_620                                                                                                                                 |     12|
|3478  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1468                                                                                                                        |     12|
|3479  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|3480  |    mac_muladd_16s_15s_26ns_26_1_1_U1675                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_621                                                                                                                                 |      9|
|3481  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1467                                                                                                                        |      9|
|3482  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|3483  |    mac_muladd_16s_15s_26ns_26_1_1_U1676                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_622                                                                                                                                 |     40|
|3484  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1466                                                                                                                        |     40|
|3485  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3486  |    mac_muladd_16s_15s_26ns_26_1_1_U1677                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_623                                                                                                                                 |     24|
|3487  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1465                                                                                                                        |     24|
|3488  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|3489  |    mac_muladd_16s_15s_26ns_26_1_1_U1678                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_624                                                                                                                                 |     10|
|3490  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1464                                                                                                                        |     10|
|3491  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|3492  |    mac_muladd_16s_15s_26ns_26_1_1_U1680                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_625                                                                                                                                 |     41|
|3493  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1463                                                                                                                        |     41|
|3494  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__45                                                          |      8|
|3495  |    mac_muladd_16s_15s_26ns_26_1_1_U1681                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_626                                                                                                                                 |      8|
|3496  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1462                                                                                                                        |      8|
|3497  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|3498  |    mac_muladd_16s_15s_26ns_26_1_1_U1682                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_627                                                                                                                                 |     10|
|3499  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1461                                                                                                                        |     10|
|3500  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3501  |    mac_muladd_16s_15s_26ns_26_1_1_U1683                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_628                                                                                                                                 |      9|
|3502  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1460                                                                                                                        |      9|
|3503  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__88                                                          |      8|
|3504  |    mac_muladd_16s_15s_26ns_26_1_1_U1684                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_629                                                                                                                                 |     41|
|3505  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1459                                                                                                                        |     41|
|3506  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|3507  |    mac_muladd_16s_15s_26ns_26_1_1_U1685                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_630                                                                                                                                 |     40|
|3508  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1458                                                                                                                        |     40|
|3509  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|3510  |    mac_muladd_16s_15s_26ns_26_1_1_U1686                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_631                                                                                                                                 |     99|
|3511  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1457                                                                                                                        |     99|
|3512  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__217                                                         |      8|
|3513  |    mac_muladd_16s_15s_26ns_26_1_1_U1687                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_632                                                                                                                                 |     41|
|3514  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1456                                                                                                                        |     41|
|3515  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60    |      8|
|3516  |    mac_muladd_16s_15s_26ns_26_1_1_U1688                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_633                                                                                                                                 |      9|
|3517  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1455                                                                                                                        |      9|
|3518  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__304                                                         |      8|
|3519  |    mac_muladd_16s_15s_26ns_26_1_1_U1689                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_634                                                                                                                                 |      9|
|3520  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1454                                                                                                                        |      9|
|3521  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3522  |    mac_muladd_16s_15s_26ns_26_1_1_U1690                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_635                                                                                                                                 |     40|
|3523  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1453                                                                                                                        |     40|
|3524  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|3525  |    mac_muladd_16s_15s_26ns_26_1_1_U1691                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_636                                                                                                                                 |     26|
|3526  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1452                                                                                                                        |     26|
|3527  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83    |      8|
|3528  |    mac_muladd_16s_15s_26ns_26_1_1_U1692                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_637                                                                                                                                 |      9|
|3529  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1451                                                                                                                        |      9|
|3530  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|3531  |    mac_muladd_16s_15s_26ns_26_1_1_U1693                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_638                                                                                                                                 |      8|
|3532  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1450                                                                                                                        |      8|
|3533  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|3534  |    mac_muladd_16s_15s_26ns_26_1_1_U1694                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_639                                                                                                                                 |     41|
|3535  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1449                                                                                                                        |     41|
|3536  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__100   |      8|
|3537  |    mac_muladd_16s_15s_26ns_26_1_1_U1695                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_640                                                                                                                                 |     26|
|3538  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1448                                                                                                                        |     26|
|3539  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__9   |      8|
|3540  |    mac_muladd_16s_15s_26ns_26_1_1_U1696                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_641                                                                                                                                 |      8|
|3541  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1447                                                                                                                        |      8|
|3542  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56    |      8|
|3543  |    mac_muladd_16s_15s_26ns_26_1_1_U1697                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_642                                                                                                                                 |      9|
|3544  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1446                                                                                                                        |      9|
|3545  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__67                                                          |      8|
|3546  |    mac_muladd_16s_15s_26ns_26_1_1_U1698                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_643                                                                                                                                 |     10|
|3547  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1445                                                                                                                        |     10|
|3548  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3549  |    mac_muladd_16s_15s_26ns_26_1_1_U1699                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_644                                                                                                                                 |     42|
|3550  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1444                                                                                                                        |     42|
|3551  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|3552  |    mac_muladd_16s_15s_26ns_26_1_1_U1700                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_645                                                                                                                                 |     41|
|3553  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1443                                                                                                                        |     41|
|3554  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__62                                                          |      8|
|3555  |    mac_muladd_16s_15s_26ns_26_1_1_U1701                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_646                                                                                                                                 |     96|
|3556  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1442                                                                                                                        |     96|
|3557  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3558  |    mac_muladd_16s_15s_26ns_26_1_1_U1702                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_647                                                                                                                                 |     10|
|3559  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1441                                                                                                                        |     10|
|3560  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|3561  |    mac_muladd_16s_15s_26ns_26_1_1_U1703                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_648                                                                                                                                 |     42|
|3562  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1440                                                                                                                        |     42|
|3563  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3564  |    mac_muladd_16s_15s_26ns_26_1_1_U1704                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_649                                                                                                                                 |     11|
|3565  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1439                                                                                                                        |     11|
|3566  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3567  |    mac_muladd_16s_15s_26ns_26_1_1_U1705                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_650                                                                                                                                 |     10|
|3568  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1438                                                                                                                        |     10|
|3569  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3570  |    mac_muladd_16s_15s_26ns_26_1_1_U1706                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_651                                                                                                                                 |     40|
|3571  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1437                                                                                                                        |     40|
|3572  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|3573  |    mac_muladd_16s_15s_26ns_26_1_1_U1707                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_652                                                                                                                                 |     25|
|3574  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1436                                                                                                                        |     25|
|3575  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|3576  |    mac_muladd_16s_15s_26ns_26_1_1_U1708                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_653                                                                                                                                 |     11|
|3577  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1435                                                                                                                        |     11|
|3578  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3579  |    mac_muladd_16s_15s_26ns_26_1_1_U1709                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_654                                                                                                                                 |     42|
|3580  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1434                                                                                                                        |     42|
|3581  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3582  |    mac_muladd_16s_15s_26ns_26_1_1_U1711                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_655                                                                                                                                 |      9|
|3583  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1433                                                                                                                        |      9|
|3584  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|3585  |    mac_muladd_16s_15s_26ns_26_1_1_U1712                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_656                                                                                                                                 |     13|
|3586  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1432                                                                                                                        |     13|
|3587  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__102                                                         |      8|
|3588  |    mac_muladd_16s_15s_26ns_26_1_1_U1713                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_657                                                                                                                                 |      8|
|3589  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1431                                                                                                                        |      8|
|3590  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|3591  |    mac_muladd_16s_15s_26ns_26_1_1_U1714                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_658                                                                                                                                 |     40|
|3592  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1430                                                                                                                        |     40|
|3593  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|3594  |    mac_muladd_16s_15s_26ns_26_1_1_U1715                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_659                                                                                                                                 |     41|
|3595  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1429                                                                                                                        |     41|
|3596  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|3597  |    mac_muladd_16s_15s_26ns_26_1_1_U1716                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_660                                                                                                                                 |     94|
|3598  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1428                                                                                                                        |     94|
|3599  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|3600  |    mac_muladd_16s_15s_26ns_26_1_1_U1717                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_661                                                                                                                                 |      9|
|3601  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1427                                                                                                                        |      9|
|3602  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|3603  |    mac_muladd_16s_15s_26ns_26_1_1_U1718                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_662                                                                                                                                 |     40|
|3604  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1426                                                                                                                        |     40|
|3605  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|3606  |    mac_muladd_16s_15s_26ns_26_1_1_U1719                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_663                                                                                                                                 |     10|
|3607  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1425                                                                                                                        |     10|
|3608  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|3609  |    mac_muladd_16s_15s_26ns_26_1_1_U1720                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_664                                                                                                                                 |     52|
|3610  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1424                                                                                                                        |     52|
|3611  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|3612  |    mac_muladd_16s_15s_26ns_26_1_1_U1721                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_665                                                                                                                                 |      9|
|3613  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1423                                                                                                                        |      9|
|3614  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70    |      8|
|3615  |    mac_muladd_16s_15s_26ns_26_1_1_U1722                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_666                                                                                                                                 |     11|
|3616  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1422                                                                                                                        |     11|
|3617  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3618  |    mac_muladd_16s_15s_26ns_26_1_1_U1723                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_667                                                                                                                                 |      9|
|3619  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1421                                                                                                                        |      9|
|3620  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3621  |    mac_muladd_16s_15s_26ns_26_1_1_U1724                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_668                                                                                                                                 |     41|
|3622  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1420                                                                                                                        |     41|
|3623  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|3624  |    mac_muladd_16s_15s_26ns_26_1_1_U1725                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_669                                                                                                                                 |      9|
|3625  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1419                                                                                                                        |      9|
|3626  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__298                                                         |      8|
|3627  |    mac_muladd_16s_15s_26ns_26_1_1_U1726                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_670                                                                                                                                 |     26|
|3628  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1418                                                                                                                        |     26|
|3629  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3630  |    mac_muladd_16s_15s_26ns_26_1_1_U1727                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_671                                                                                                                                 |      9|
|3631  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1417                                                                                                                        |      9|
|3632  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__71                                                          |      8|
|3633  |    mac_muladd_16s_15s_26ns_26_1_1_U1728                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_672                                                                                                                                 |     10|
|3634  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1416                                                                                                                        |     10|
|3635  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3636  |    mac_muladd_16s_15s_26ns_26_1_1_U1729                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_673                                                                                                                                 |     41|
|3637  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1415                                                                                                                        |     41|
|3638  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|3639  |    mac_muladd_16s_15s_26ns_26_1_1_U1730                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_674                                                                                                                                 |     40|
|3640  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1414                                                                                                                        |     40|
|3641  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__68                                                          |      8|
|3642  |    mac_muladd_16s_15s_26ns_26_1_1_U1731                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_675                                                                                                                                 |     96|
|3643  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1413                                                                                                                        |     96|
|3644  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3645  |    mac_muladd_16s_15s_26ns_26_1_1_U1732                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_676                                                                                                                                 |     24|
|3646  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1412                                                                                                                        |     24|
|3647  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|3648  |    mac_muladd_16s_15s_26ns_26_1_1_U1733                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_677                                                                                                                                 |     26|
|3649  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1411                                                                                                                        |     26|
|3650  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__310                                                         |      8|
|3651  |    mac_muladd_16s_15s_26ns_26_1_1_U1734                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_678                                                                                                                                 |      9|
|3652  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1410                                                                                                                        |      9|
|3653  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__7                                                           |      8|
|3654  |    mac_muladd_16s_15s_26ns_26_1_1_U1735                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_679                                                                                                                                 |     52|
|3655  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1409                                                                                                                        |     52|
|3656  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3657  |    mac_muladd_16s_15s_26ns_26_1_1_U1736                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_680                                                                                                                                 |      9|
|3658  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1408                                                                                                                        |      9|
|3659  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |      8|
|3660  |    mac_muladd_16s_15s_26ns_26_1_1_U1737                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_681                                                                                                                                 |     11|
|3661  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1407                                                                                                                        |     11|
|3662  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91    |      8|
|3663  |    mac_muladd_16s_15s_26ns_26_1_1_U1738                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_682                                                                                                                                 |     11|
|3664  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1406                                                                                                                        |     11|
|3665  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |      8|
|3666  |    mac_muladd_16s_15s_26ns_26_1_1_U1739                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_683                                                                                                                                 |     41|
|3667  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1405                                                                                                                        |     41|
|3668  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|3669  |    mac_muladd_16s_15s_26ns_26_1_1_U1740                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_684                                                                                                                                 |     10|
|3670  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1404                                                                                                                        |     10|
|3671  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3672  |    mac_muladd_16s_15s_26ns_26_1_1_U1742                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_685                                                                                                                                 |     12|
|3673  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1403                                                                                                                        |     12|
|3674  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__150                                                         |      8|
|3675  |    mac_muladd_16s_15s_26ns_26_1_1_U1743                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_686                                                                                                                                 |      8|
|3676  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1402                                                                                                                        |      8|
|3677  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3678  |    mac_muladd_16s_15s_26ns_26_1_1_U1744                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_687                                                                                                                                 |     40|
|3679  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1401                                                                                                                        |     40|
|3680  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|3681  |    mac_muladd_16s_15s_26ns_26_1_1_U1745                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_688                                                                                                                                 |     43|
|3682  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1400                                                                                                                        |     43|
|3683  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__116                                                         |      8|
|3684  |    mac_muladd_16s_15s_26ns_26_1_1_U1746                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_689                                                                                                                                 |     95|
|3685  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1399                                                                                                                        |     95|
|3686  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3687  |    mac_muladd_16s_15s_26ns_26_1_1_U1747                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_690                                                                                                                                 |     11|
|3688  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1398                                                                                                                        |     11|
|3689  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3690  |    mac_muladd_16s_15s_26ns_26_1_1_U1748                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_691                                                                                                                                 |     41|
|3691  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1397                                                                                                                        |     41|
|3692  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|3693  |    mac_muladd_16s_15s_26ns_26_1_1_U1749                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_692                                                                                                                                 |     13|
|3694  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1396                                                                                                                        |     13|
|3695  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__22                                                          |      8|
|3696  |    mac_muladd_16s_15s_26ns_26_1_1_U1750                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_693                                                                                                                                 |     54|
|3697  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1395                                                                                                                        |     54|
|3698  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__129   |      8|
|3699  |    mac_muladd_16s_15s_26ns_26_1_1_U1751                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_694                                                                                                                                 |     11|
|3700  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1394                                                                                                                        |     11|
|3701  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__165   |      8|
|3702  |    mac_muladd_16s_15s_26ns_26_1_1_U1752                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_695                                                                                                                                 |     13|
|3703  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1393                                                                                                                        |     13|
|3704  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__77    |      8|
|3705  |    mac_muladd_16s_15s_26ns_26_1_1_U1753                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_696                                                                                                                                 |      9|
|3706  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1392                                                                                                                        |      9|
|3707  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3708  |    mac_muladd_16s_15s_26ns_26_1_1_U1754                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_697                                                                                                                                 |     42|
|3709  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1391                                                                                                                        |     42|
|3710  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|3711  |    mac_muladd_16s_15s_26ns_26_1_1_U1755                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_698                                                                                                                                 |     10|
|3712  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1390                                                                                                                        |     10|
|3713  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|3714  |    mac_muladd_16s_15s_26ns_26_1_1_U1756                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_699                                                                                                                                 |     13|
|3715  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1389                                                                                                                        |     13|
|3716  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__209                                                         |      8|
|3717  |    mac_muladd_16s_15s_26ns_26_1_1_U1757                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_700                                                                                                                                 |     11|
|3718  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1388                                                                                                                        |     11|
|3719  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3720  |    mac_muladd_16s_15s_26ns_26_1_1_U1758                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_701                                                                                                                                 |     26|
|3721  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1387                                                                                                                        |     26|
|3722  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65    |      8|
|3723  |    mac_muladd_16s_15s_26ns_26_1_1_U1759                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_702                                                                                                                                 |     41|
|3724  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1386                                                                                                                        |     41|
|3725  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__130   |      8|
|3726  |    mac_muladd_16s_15s_26ns_26_1_1_U1760                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_703                                                                                                                                 |     40|
|3727  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1385                                                                                                                        |     40|
|3728  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__127                                                         |      8|
|3729  |    mac_muladd_16s_15s_26ns_26_1_1_U1761                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_704                                                                                                                                 |     96|
|3730  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1384                                                                                                                        |     96|
|3731  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3732  |    mac_muladd_16s_15s_26ns_26_1_1_U1762                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_705                                                                                                                                 |     43|
|3733  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1383                                                                                                                        |     43|
|3734  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|3735  |    mac_muladd_16s_15s_26ns_26_1_1_U1763                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_706                                                                                                                                 |     10|
|3736  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1382                                                                                                                        |     10|
|3737  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__132                                                         |      8|
|3738  |    mac_muladd_16s_15s_26ns_26_1_1_U1764                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_707                                                                                                                                 |      9|
|3739  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1381                                                                                                                        |      9|
|3740  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__123                                                         |      8|
|3741  |    mac_muladd_16s_15s_26ns_26_1_1_U1765                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_708                                                                                                                                 |     54|
|3742  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1380                                                                                                                        |     54|
|3743  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__106   |      8|
|3744  |    mac_muladd_16s_15s_26ns_26_1_1_U1766                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_709                                                                                                                                 |     11|
|3745  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1379                                                                                                                        |     11|
|3746  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__132   |      8|
|3747  |    mac_muladd_16s_15s_26ns_26_1_1_U1767                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_710                                                                                                                                 |     11|
|3748  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1378                                                                                                                        |     11|
|3749  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3750  |    mac_muladd_16s_15s_26ns_26_1_1_U1768                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_711                                                                                                                                 |     10|
|3751  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1377                                                                                                                        |     10|
|3752  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__225                                                         |      8|
|3753  |    mac_muladd_16s_15s_26ns_26_1_1_U1769                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_712                                                                                                                                 |     41|
|3754  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1376                                                                                                                        |     41|
|3755  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3756  |    mac_muladd_16s_15s_26ns_26_1_1_U1770                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_713                                                                                                                                 |      9|
|3757  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1375                                                                                                                        |      9|
|3758  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__52                                                          |      8|
|3759  |    mac_muladd_16s_15s_26ns_26_1_1_U1771                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_714                                                                                                                                 |      9|
|3760  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1374                                                                                                                        |      9|
|3761  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__50                                                          |      8|
|3762  |    mac_muladd_16s_15s_26ns_26_1_1_U1773                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_715                                                                                                                                 |     24|
|3763  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1373                                                                                                                        |     24|
|3764  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|3765  |    mac_muladd_16s_15s_26ns_26_1_1_U1774                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_716                                                                                                                                 |     43|
|3766  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1372                                                                                                                        |     43|
|3767  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|3768  |    mac_muladd_16s_15s_26ns_26_1_1_U1775                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_717                                                                                                                                 |     43|
|3769  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1371                                                                                                                        |     43|
|3770  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__87                                                          |      8|
|3771  |    mac_muladd_16s_15s_26ns_26_1_1_U1776                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_718                                                                                                                                 |     94|
|3772  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1370                                                                                                                        |     94|
|3773  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3774  |    mac_muladd_16s_15s_26ns_26_1_1_U1777                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_719                                                                                                                                 |      8|
|3775  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1369                                                                                                                        |      8|
|3776  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|3777  |    mac_muladd_16s_15s_26ns_26_1_1_U1778                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_720                                                                                                                                 |     41|
|3778  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1368                                                                                                                        |     41|
|3779  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__70                                                          |      8|
|3780  |    mac_muladd_16s_15s_26ns_26_1_1_U1779                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_721                                                                                                                                 |     12|
|3781  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1367                                                                                                                        |     12|
|3782  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__17                                                          |      8|
|3783  |    mac_muladd_16s_15s_26ns_26_1_1_U1780                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_722                                                                                                                                 |     38|
|3784  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1366                                                                                                                        |     38|
|3785  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|3786  |    mac_muladd_16s_15s_26ns_26_1_1_U1781                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_723                                                                                                                                 |     22|
|3787  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1365                                                                                                                        |     22|
|3788  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__95    |      8|
|3789  |    mac_muladd_16s_15s_26ns_26_1_1_U1782                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_724                                                                                                                                 |     13|
|3790  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1364                                                                                                                        |     13|
|3791  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__41                                                          |      8|
|3792  |    mac_muladd_16s_15s_26ns_26_1_1_U1783                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_725                                                                                                                                 |      8|
|3793  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1363                                                                                                                        |      8|
|3794  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|3795  |    mac_muladd_16s_15s_26ns_26_1_1_U1784                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_726                                                                                                                                 |     42|
|3796  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1362                                                                                                                        |     42|
|3797  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__181                                                         |      8|
|3798  |    mac_muladd_16s_15s_26ns_26_1_1_U1785                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_727                                                                                                                                 |     11|
|3799  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1361                                                                                                                        |     11|
|3800  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|3801  |    mac_muladd_16s_15s_26ns_26_1_1_U1786                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_728                                                                                                                                 |     43|
|3802  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1360                                                                                                                        |     43|
|3803  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__213                                                         |      8|
|3804  |    mac_muladd_16s_15s_26ns_26_1_1_U1787                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_729                                                                                                                                 |      9|
|3805  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1359                                                                                                                        |      9|
|3806  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3807  |    mac_muladd_16s_15s_26ns_26_1_1_U1788                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_730                                                                                                                                 |     26|
|3808  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1358                                                                                                                        |     26|
|3809  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__5   |      8|
|3810  |    mac_muladd_16s_15s_26ns_26_1_1_U1789                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_731                                                                                                                                 |     41|
|3811  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1357                                                                                                                        |     41|
|3812  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|3813  |    mac_muladd_16s_15s_26ns_26_1_1_U1790                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_732                                                                                                                                 |      9|
|3814  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1356                                                                                                                        |      9|
|3815  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__83                                                          |      8|
|3816  |    mac_muladd_16s_15s_26ns_26_1_1_U1791                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_733                                                                                                                                 |     97|
|3817  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1355                                                                                                                        |     97|
|3818  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__103                                                         |      8|
|3819  |    mac_muladd_16s_15s_26ns_26_1_1_U1792                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_734                                                                                                                                 |     11|
|3820  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1354                                                                                                                        |     11|
|3821  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|3822  |    mac_muladd_16s_15s_26ns_26_1_1_U1793                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_735                                                                                                                                 |     42|
|3823  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1353                                                                                                                        |     42|
|3824  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__200                                                         |      8|
|3825  |    mac_muladd_16s_15s_26ns_26_1_1_U1794                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_736                                                                                                                                 |      8|
|3826  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1352                                                                                                                        |      8|
|3827  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__113                                                         |      8|
|3828  |    mac_muladd_16s_15s_26ns_26_1_1_U1795                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_737                                                                                                                                 |     52|
|3829  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1351                                                                                                                        |     52|
|3830  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|3831  |    mac_muladd_16s_15s_26ns_26_1_1_U1796                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_738                                                                                                                                 |      9|
|3832  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1350                                                                                                                        |      9|
|3833  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72    |      8|
|3834  |    mac_muladd_16s_15s_26ns_26_1_1_U1797                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_739                                                                                                                                 |     11|
|3835  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1349                                                                                                                        |     11|
|3836  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__113   |      8|
|3837  |    mac_muladd_16s_15s_26ns_26_1_1_U1798                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_740                                                                                                                                 |     10|
|3838  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1348                                                                                                                        |     10|
|3839  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|3840  |    mac_muladd_16s_15s_26ns_26_1_1_U1799                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_741                                                                                                                                 |     40|
|3841  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1347                                                                                                                        |     40|
|3842  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__131   |      8|
|3843  |    mac_muladd_16s_15s_26ns_26_1_1_U1800                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_742                                                                                                                                 |      9|
|3844  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1346                                                                                                                        |      9|
|3845  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3846  |    mac_muladd_16s_15s_26ns_26_1_1_U1801                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_743                                                                                                                                 |      9|
|3847  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1345                                                                                                                        |      9|
|3848  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3849  |    mac_muladd_16s_15s_26ns_26_1_1_U1802                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_744                                                                                                                                 |      8|
|3850  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1344                                                                                                                        |      8|
|3851  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45    |      8|
|3852  |    mac_muladd_16s_15s_26ns_26_1_1_U1804                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_745                                                                                                                                 |     43|
|3853  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1343                                                                                                                        |     43|
|3854  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68    |      8|
|3855  |    mac_muladd_16s_15s_26ns_26_1_1_U1805                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_746                                                                                                                                 |     43|
|3856  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1342                                                                                                                        |     43|
|3857  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__59                                                          |      8|
|3858  |    mac_muladd_16s_15s_26ns_26_1_1_U1806                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_747                                                                                                                                 |     96|
|3859  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1341                                                                                                                        |     96|
|3860  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__139                                                         |      8|
|3861  |    mac_muladd_16s_15s_26ns_26_1_1_U1807                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_748                                                                                                                                 |     41|
|3862  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1340                                                                                                                        |     41|
|3863  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|3864  |    mac_muladd_16s_15s_26ns_26_1_1_U1808                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_749                                                                                                                                 |      8|
|3865  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1339                                                                                                                        |      8|
|3866  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__274                                                         |      8|
|3867  |    mac_muladd_16s_15s_26ns_26_1_1_U1809                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_750                                                                                                                                 |     12|
|3868  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1338                                                                                                                        |     12|
|3869  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__230                                                         |      8|
|3870  |    mac_muladd_16s_15s_26ns_26_1_1_U1810                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_751                                                                                                                                 |     54|
|3871  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1337                                                                                                                        |     54|
|3872  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|3873  |    mac_muladd_16s_15s_26ns_26_1_1_U1811                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_752                                                                                                                                 |     11|
|3874  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1336                                                                                                                        |     11|
|3875  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|3876  |    mac_muladd_16s_15s_26ns_26_1_1_U1812                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_753                                                                                                                                 |     13|
|3877  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1335                                                                                                                        |     13|
|3878  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__115   |      8|
|3879  |    mac_muladd_16s_15s_26ns_26_1_1_U1813                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_754                                                                                                                                 |      8|
|3880  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1334                                                                                                                        |      8|
|3881  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64    |      8|
|3882  |    mac_muladd_16s_15s_26ns_26_1_1_U1814                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_755                                                                                                                                 |     41|
|3883  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1333                                                                                                                        |     41|
|3884  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__125   |      8|
|3885  |    mac_muladd_16s_15s_26ns_26_1_1_U1815                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_756                                                                                                                                 |      8|
|3886  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1332                                                                                                                        |      8|
|3887  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3888  |    mac_muladd_16s_15s_26ns_26_1_1_U1816                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_757                                                                                                                                 |     11|
|3889  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1331                                                                                                                        |     11|
|3890  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3891  |    mac_muladd_16s_15s_26ns_26_1_1_U1817                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_758                                                                                                                                 |      8|
|3892  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1330                                                                                                                        |      8|
|3893  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |      8|
|3894  |    mac_muladd_16s_15s_26ns_26_1_1_U1818                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_759                                                                                                                                 |     42|
|3895  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1329                                                                                                                        |     42|
|3896  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__331                                                         |      8|
|3897  |    mac_muladd_16s_15s_26ns_26_1_1_U1819                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_760                                                                                                                                 |     26|
|3898  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1328                                                                                                                        |     26|
|3899  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3900  |    mac_muladd_16s_15s_26ns_26_1_1_U1820                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_761                                                                                                                                 |     40|
|3901  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1327                                                                                                                        |     40|
|3902  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__74                                                          |      8|
|3903  |    mac_muladd_16s_15s_26ns_26_1_1_U1821                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_762                                                                                                                                 |     93|
|3904  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1326                                                                                                                        |     93|
|3905  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__119                                                         |      8|
|3906  |    mac_muladd_16s_15s_26ns_26_1_1_U1822                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_763                                                                                                                                 |     10|
|3907  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1325                                                                                                                        |     10|
|3908  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|3909  |    mac_muladd_16s_15s_26ns_26_1_1_U1823                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_764                                                                                                                                 |     43|
|3910  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1324                                                                                                                        |     43|
|3911  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__374                                                         |      8|
|3912  |    mac_muladd_16s_15s_26ns_26_1_1_U1824                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_765                                                                                                                                 |      9|
|3913  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1323                                                                                                                        |      9|
|3914  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__134                                                         |      8|
|3915  |    mac_muladd_16s_15s_26ns_26_1_1_U1825                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_766                                                                                                                                 |     52|
|3916  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1322                                                                                                                        |     52|
|3917  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|3918  |    mac_muladd_16s_15s_26ns_26_1_1_U1826                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_767                                                                                                                                 |      9|
|3919  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1321                                                                                                                        |      9|
|3920  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74    |      8|
|3921  |    mac_muladd_16s_15s_26ns_26_1_1_U1827                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_768                                                                                                                                 |     11|
|3922  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1320                                                                                                                        |     11|
|3923  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85    |      8|
|3924  |    mac_muladd_16s_15s_26ns_26_1_1_U1828                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_769                                                                                                                                 |     11|
|3925  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1319                                                                                                                        |     11|
|3926  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__94                                                          |      8|
|3927  |    mac_muladd_16s_15s_26ns_26_1_1_U1829                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_770                                                                                                                                 |     42|
|3928  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1318                                                                                                                        |     42|
|3929  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__306                                                         |      8|
|3930  |    mac_muladd_16s_15s_26ns_26_1_1_U1830                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_771                                                                                                                                 |     11|
|3931  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1317                                                                                                                        |     11|
|3932  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__79                                                          |      8|
|3933  |    mac_muladd_16s_15s_26ns_26_1_1_U1831                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_772                                                                                                                                 |      9|
|3934  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1316                                                                                                                        |      9|
|3935  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3936  |    mac_muladd_16s_15s_26ns_26_1_1_U1832                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_773                                                                                                                                 |     10|
|3937  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1315                                                                                                                        |     10|
|3938  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3939  |    mac_muladd_16s_15s_26ns_26_1_1_U1833                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_774                                                                                                                                 |     41|
|3940  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1314                                                                                                                        |     41|
|3941  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |      8|
|3942  |    mac_muladd_16s_15s_26ns_26_1_1_U1835                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_775                                                                                                                                 |     43|
|3943  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1313                                                                                                                        |     43|
|3944  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__142                                                         |      8|
|3945  |    mac_muladd_16s_15s_26ns_26_1_1_U1836                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_776                                                                                                                                 |     97|
|3946  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1312                                                                                                                        |     97|
|3947  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__216                                                         |      8|
|3948  |    mac_muladd_16s_15s_26ns_26_1_1_U1837                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_777                                                                                                                                 |     24|
|3949  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1311                                                                                                                        |     24|
|3950  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3951  |    mac_muladd_16s_15s_26ns_26_1_1_U1838                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_778                                                                                                                                 |     25|
|3952  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1310                                                                                                                        |     25|
|3953  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__14                                                          |      8|
|3954  |    mac_muladd_16s_15s_26ns_26_1_1_U1839                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_779                                                                                                                                 |     13|
|3955  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1309                                                                                                                        |     13|
|3956  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__12                                                          |      8|
|3957  |    mac_muladd_16s_15s_26ns_26_1_1_U1840                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_780                                                                                                                                 |     54|
|3958  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1308                                                                                                                        |     54|
|3959  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110   |      8|
|3960  |    mac_muladd_16s_15s_26ns_26_1_1_U1841                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_781                                                                                                                                 |     11|
|3961  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1307                                                                                                                        |     11|
|3962  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__136   |      8|
|3963  |    mac_muladd_16s_15s_26ns_26_1_1_U1842                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_782                                                                                                                                 |     13|
|3964  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1306                                                                                                                        |     13|
|3965  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3966  |    mac_muladd_16s_15s_26ns_26_1_1_U1843                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_783                                                                                                                                 |      8|
|3967  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1305                                                                                                                        |      8|
|3968  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50    |      8|
|3969  |    mac_muladd_16s_15s_26ns_26_1_1_U1844                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_784                                                                                                                                 |     43|
|3970  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1304                                                                                                                        |     43|
|3971  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__154   |      8|
|3972  |    mac_muladd_16s_15s_26ns_26_1_1_U1845                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_785                                                                                                                                 |     10|
|3973  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1303                                                                                                                        |     10|
|3974  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__255                                                         |      8|
|3975  |    mac_muladd_16s_15s_26ns_26_1_1_U1846                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_786                                                                                                                                 |     13|
|3976  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1302                                                                                                                        |     13|
|3977  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3978  |    mac_muladd_16s_15s_26ns_26_1_1_U1847                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_787                                                                                                                                 |     10|
|3979  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1301                                                                                                                        |     10|
|3980  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__105   |      8|
|3981  |    mac_muladd_16s_15s_26ns_26_1_1_U1848                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_788                                                                                                                                 |     43|
|3982  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1300                                                                                                                        |     43|
|3983  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |      8|
|3984  |    mac_muladd_16s_15s_26ns_26_1_1_U1849                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_789                                                                                                                                 |     42|
|3985  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1299                                                                                                                        |     42|
|3986  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3987  |    mac_muladd_16s_15s_26ns_26_1_1_U1850                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_790                                                                                                                                 |     26|
|3988  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1298                                                                                                                        |     26|
|3989  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3990  |    mac_muladd_16s_15s_26ns_26_1_1_U1851                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_791                                                                                                                                 |     96|
|3991  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1297                                                                                                                        |     96|
|3992  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|3993  |    mac_muladd_16s_15s_26ns_26_1_1_U1852                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_792                                                                                                                                 |     41|
|3994  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1296                                                                                                                        |     41|
|3995  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|3996  |    mac_muladd_16s_15s_26ns_26_1_1_U1853                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_793                                                                                                                                 |     10|
|3997  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1295                                                                                                                        |     10|
|3998  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__97                                                          |      8|
|3999  |    mac_muladd_16s_15s_26ns_26_1_1_U1854                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_794                                                                                                                                 |     11|
|4000  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1294                                                                                                                        |     11|
|4001  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|4002  |    mac_muladd_16s_15s_26ns_26_1_1_U1855                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_795                                                                                                                                 |     54|
|4003  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1293                                                                                                                        |     54|
|4004  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71    |      8|
|4005  |    mac_muladd_16s_15s_26ns_26_1_1_U1856                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_796                                                                                                                                 |     11|
|4006  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1292                                                                                                                        |     11|
|4007  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__108   |      8|
|4008  |    mac_muladd_16s_15s_26ns_26_1_1_U1857                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_797                                                                                                                                 |     13|
|4009  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1291                                                                                                                        |     13|
|4010  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|4011  |    mac_muladd_16s_15s_26ns_26_1_1_U1858                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_798                                                                                                                                 |     10|
|4012  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1290                                                                                                                        |     10|
|4013  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|4014  |    mac_muladd_16s_15s_26ns_26_1_1_U1859                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_799                                                                                                                                 |     41|
|4015  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1289                                                                                                                        |     41|
|4016  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |      8|
|4017  |    mac_muladd_16s_15s_26ns_26_1_1_U1860                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_800                                                                                                                                 |      8|
|4018  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1288                                                                                                                        |      8|
|4019  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__241                                                         |      8|
|4020  |    mac_muladd_16s_15s_26ns_26_1_1_U1861                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_801                                                                                                                                 |      9|
|4021  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1287                                                                                                                        |      9|
|4022  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|4023  |    mac_muladd_16s_15s_26ns_26_1_1_U1862                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_802                                                                                                                                 |      8|
|4024  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1286                                                                                                                        |      8|
|4025  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__116   |      8|
|4026  |    mac_muladd_16s_15s_26ns_26_1_1_U1863                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_803                                                                                                                                 |     41|
|4027  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1285                                                                                                                        |     41|
|4028  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|4029  |    mac_muladd_16s_15s_26ns_26_1_1_U1864                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_804                                                                                                                                 |     41|
|4030  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1284                                                                                                                        |     41|
|4031  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4032  |    mac_muladd_16s_15s_26ns_26_1_1_U1866                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_805                                                                                                                                 |     95|
|4033  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1283                                                                                                                        |     95|
|4034  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|4035  |    mac_muladd_16s_15s_26ns_26_1_1_U1867                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_806                                                                                                                                 |     11|
|4036  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1282                                                                                                                        |     11|
|4037  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|4038  |    mac_muladd_16s_15s_26ns_26_1_1_U1868                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_807                                                                                                                                 |     40|
|4039  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1281                                                                                                                        |     40|
|4040  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__105                                                         |      8|
|4041  |    mac_muladd_16s_15s_26ns_26_1_1_U1869                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_808                                                                                                                                 |     10|
|4042  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1280                                                                                                                        |     10|
|4043  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|4044  |    mac_muladd_16s_15s_26ns_26_1_1_U1870                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_809                                                                                                                                 |     52|
|4045  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1279                                                                                                                        |     52|
|4046  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|4047  |    mac_muladd_16s_15s_26ns_26_1_1_U1871                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_810                                                                                                                                 |      9|
|4048  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1278                                                                                                                        |      9|
|4049  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|4050  |    mac_muladd_16s_15s_26ns_26_1_1_U1872                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_811                                                                                                                                 |     11|
|4051  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1277                                                                                                                        |     11|
|4052  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86    |      8|
|4053  |    mac_muladd_16s_15s_26ns_26_1_1_U1873                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_812                                                                                                                                 |      8|
|4054  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1276                                                                                                                        |      8|
|4055  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |      8|
|4056  |    mac_muladd_16s_15s_26ns_26_1_1_U1874                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_813                                                                                                                                 |     42|
|4057  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1275                                                                                                                        |     42|
|4058  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|4059  |    mac_muladd_16s_15s_26ns_26_1_1_U1875                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_814                                                                                                                                 |      9|
|4060  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1274                                                                                                                        |      9|
|4061  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__18                                                          |      8|
|4062  |    mac_muladd_16s_15s_26ns_26_1_1_U1876                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_815                                                                                                                                 |     13|
|4063  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1273                                                                                                                        |     13|
|4064  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__149                                                         |      8|
|4065  |    mac_muladd_16s_15s_26ns_26_1_1_U1877                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_816                                                                                                                                 |     24|
|4066  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1272                                                                                                                        |     24|
|4067  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__102   |      8|
|4068  |    mac_muladd_16s_15s_26ns_26_1_1_U1878                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_817                                                                                                                                 |     42|
|4069  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1271                                                                                                                        |     42|
|4070  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__276                                                         |      8|
|4071  |    mac_muladd_16s_15s_26ns_26_1_1_U1879                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_818                                                                                                                                 |     41|
|4072  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1270                                                                                                                        |     41|
|4073  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__96                                                          |      8|
|4074  |    mac_muladd_16s_15s_26ns_26_1_1_U1880                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_819                                                                                                                                 |     94|
|4075  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1269                                                                                                                        |     94|
|4076  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__45                                                          |      8|
|4077  |    mac_muladd_16s_15s_26ns_26_1_1_U1881                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_820                                                                                                                                 |     10|
|4078  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1268                                                                                                                        |     10|
|4079  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__7   |      8|
|4080  |    mac_muladd_16s_15s_26ns_26_1_1_U1882                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_821                                                                                                                                 |      8|
|4081  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1267                                                                                                                        |      8|
|4082  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|4083  |    mac_muladd_16s_15s_26ns_26_1_1_U1883                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_822                                                                                                                                 |     43|
|4084  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1266                                                                                                                        |     43|
|4085  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__317                                                         |      8|
|4086  |    mac_muladd_16s_15s_26ns_26_1_1_U1884                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_823                                                                                                                                 |     10|
|4087  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1265                                                                                                                        |     10|
|4088  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__16                                                          |      8|
|4089  |    mac_muladd_16s_15s_26ns_26_1_1_U1885                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_824                                                                                                                                 |     54|
|4090  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1264                                                                                                                        |     54|
|4091  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|4092  |    mac_muladd_16s_15s_26ns_26_1_1_U1886                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_825                                                                                                                                 |     11|
|4093  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1263                                                                                                                        |     11|
|4094  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64    |      8|
|4095  |    mac_muladd_16s_15s_26ns_26_1_1_U1887                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_826                                                                                                                                 |     13|
|4096  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1262                                                                                                                        |     13|
|4097  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__99    |      8|
|4098  |    mac_muladd_16s_15s_26ns_26_1_1_U1888                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_827                                                                                                                                 |     11|
|4099  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1261                                                                                                                        |     11|
|4100  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|4101  |    mac_muladd_16s_15s_26ns_26_1_1_U1889                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_828                                                                                                                                 |     41|
|4102  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1260                                                                                                                        |     41|
|4103  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|4104  |    mac_muladd_16s_15s_26ns_26_1_1_U1890                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_829                                                                                                                                 |      9|
|4105  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1259                                                                                                                        |      9|
|4106  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4107  |    mac_muladd_16s_15s_26ns_26_1_1_U1891                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_830                                                                                                                                 |      9|
|4108  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1258                                                                                                                        |      9|
|4109  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__243                                                         |      8|
|4110  |    mac_muladd_16s_15s_26ns_26_1_1_U1892                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_831                                                                                                                                 |     26|
|4111  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1257                                                                                                                        |     26|
|4112  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__157   |      8|
|4113  |    mac_muladd_16s_15s_26ns_26_1_1_U1893                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_832                                                                                                                                 |     40|
|4114  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1256                                                                                                                        |     40|
|4115  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|4116  |    mac_muladd_16s_15s_26ns_26_1_1_U1894                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_833                                                                                                                                 |     41|
|4117  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1255                                                                                                                        |     41|
|4118  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4119  |    mac_muladd_16s_15s_26ns_26_1_1_U1895                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_834                                                                                                                                 |     96|
|4120  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1254                                                                                                                        |     96|
|4121  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|4122  |    mac_muladd_16s_15s_26ns_26_1_1_U1897                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_835                                                                                                                                 |     10|
|4123  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1253                                                                                                                        |     10|
|4124  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66    |      8|
|4125  |    mac_muladd_16s_15s_26ns_26_1_1_U1898                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_836                                                                                                                                 |     41|
|4126  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1252                                                                                                                        |     41|
|4127  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__65                                                          |      8|
|4128  |    mac_muladd_16s_15s_26ns_26_1_1_U1899                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_837                                                                                                                                 |     10|
|4129  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1251                                                                                                                        |     10|
|4130  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|4131  |    mac_muladd_16s_15s_26ns_26_1_1_U1900                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_838                                                                                                                                 |     52|
|4132  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1250                                                                                                                        |     52|
|4133  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__142   |      8|
|4134  |    mac_muladd_16s_15s_26ns_26_1_1_U1901                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_839                                                                                                                                 |      9|
|4135  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1249                                                                                                                        |      9|
|4136  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__164   |      8|
|4137  |    mac_muladd_16s_15s_26ns_26_1_1_U1902                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_840                                                                                                                                 |     11|
|4138  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1248                                                                                                                        |     11|
|4139  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__155   |      8|
|4140  |    mac_muladd_16s_15s_26ns_26_1_1_U1903                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_841                                                                                                                                 |      9|
|4141  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1247                                                                                                                        |      9|
|4142  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|4143  |    mac_muladd_16s_15s_26ns_26_1_1_U1904                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_842                                                                                                                                 |     40|
|4144  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1246                                                                                                                        |     40|
|4145  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__153   |      8|
|4146  |    mac_muladd_16s_15s_26ns_26_1_1_U1905                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_843                                                                                                                                 |      9|
|4147  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1245                                                                                                                        |      9|
|4148  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__7                                                           |      8|
|4149  |    mac_muladd_16s_15s_26ns_26_1_1_U1906                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_844                                                                                                                                 |     13|
|4150  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1244                                                                                                                        |     13|
|4151  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__178                                                         |      8|
|4152  |    mac_muladd_16s_15s_26ns_26_1_1_U1907                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_845                                                                                                                                 |     10|
|4153  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1243                                                                                                                        |     10|
|4154  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|4155  |    mac_muladd_16s_15s_26ns_26_1_1_U1908                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_846                                                                                                                                 |     42|
|4156  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1242                                                                                                                        |     42|
|4157  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|4158  |    mac_muladd_16s_15s_26ns_26_1_1_U1909                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_847                                                                                                                                 |     41|
|4159  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1241                                                                                                                        |     41|
|4160  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|4161  |    mac_muladd_16s_15s_26ns_26_1_1_U1910                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_848                                                                                                                                 |     95|
|4162  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1240                                                                                                                        |     95|
|4163  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|4164  |    mac_muladd_16s_15s_26ns_26_1_1_U1911                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_849                                                                                                                                 |     11|
|4165  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1239                                                                                                                        |     11|
|4166  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|4167  |    mac_muladd_16s_15s_26ns_26_1_1_U1912                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_850                                                                                                                                 |     26|
|4168  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1238                                                                                                                        |     26|
|4169  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4170  |    mac_muladd_16s_15s_26ns_26_1_1_U1913                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_851                                                                                                                                 |     42|
|4171  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1237                                                                                                                        |     42|
|4172  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__118                                                         |      8|
|4173  |    mac_muladd_16s_15s_26ns_26_1_1_U1914                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_852                                                                                                                                 |     10|
|4174  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1236                                                                                                                        |     10|
|4175  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|4176  |    mac_muladd_16s_15s_26ns_26_1_1_U1915                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_853                                                                                                                                 |     10|
|4177  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1235                                                                                                                        |     10|
|4178  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|4179  |    mac_muladd_16s_15s_26ns_26_1_1_U1916                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_854                                                                                                                                 |     40|
|4180  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1234                                                                                                                        |     40|
|4181  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|4182  |    mac_muladd_16s_15s_26ns_26_1_1_U1917                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_855                                                                                                                                 |     26|
|4183  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1233                                                                                                                        |     26|
|4184  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81    |      8|
|4185  |    mac_muladd_16s_15s_26ns_26_1_1_U1918                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_856                                                                                                                                 |     10|
|4186  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1232                                                                                                                        |     10|
|4187  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|4188  |    mac_muladd_16s_15s_26ns_26_1_1_U1919                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_857                                                                                                                                 |     42|
|4189  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1231                                                                                                                        |     42|
|4190  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__118   |      8|
|4191  |    mac_muladd_16s_15s_26ns_26_1_1_U1920                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_858                                                                                                                                 |     11|
|4192  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1230                                                                                                                        |     11|
|4193  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__86                                                          |      8|
|4194  |    mac_muladd_16s_15s_26ns_26_1_1_U1921                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_859                                                                                                                                 |      9|
|4195  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1229                                                                                                                        |      9|
|4196  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4197  |    mac_muladd_16s_15s_26ns_26_1_1_U1922                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_860                                                                                                                                 |      8|
|4198  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1228                                                                                                                        |      8|
|4199  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50    |      8|
|4200  |    mac_muladd_16s_15s_26ns_26_1_1_U1923                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_861                                                                                                                                 |     41|
|4201  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1227                                                                                                                        |     41|
|4202  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|4203  |    mac_muladd_16s_15s_26ns_26_1_1_U1924                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_862                                                                                                                                 |     41|
|4204  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1226                                                                                                                        |     41|
|4205  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__118                                                         |      8|
|4206  |    mac_muladd_16s_15s_26ns_26_1_1_U1925                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_863                                                                                                                                 |     95|
|4207  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1225                                                                                                                        |     95|
|4208  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__52                                                          |      8|
|4209  |    mac_muladd_16s_15s_26ns_26_1_1_U1926                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_864                                                                                                                                 |      9|
|4210  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1224                                                                                                                        |      9|
|4211  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|4212  |    mac_muladd_16s_15s_26ns_26_1_1_U1928                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_865                                                                                                                                 |     40|
|4213  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1223                                                                                                                        |     40|
|4214  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__228                                                         |      8|
|4215  |    mac_muladd_16s_15s_26ns_26_1_1_U1929                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_866                                                                                                                                 |     10|
|4216  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1222                                                                                                                        |     10|
|4217  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__170                                                         |      8|
|4218  |    mac_muladd_16s_15s_26ns_26_1_1_U1930                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_867                                                                                                                                 |     52|
|4219  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1221                                                                                                                        |     52|
|4220  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|4221  |    mac_muladd_16s_15s_26ns_26_1_1_U1931                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_868                                                                                                                                 |      9|
|4222  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1220                                                                                                                        |      9|
|4223  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65    |      8|
|4224  |    mac_muladd_16s_15s_26ns_26_1_1_U1932                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_869                                                                                                                                 |     11|
|4225  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1219                                                                                                                        |     11|
|4226  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82    |      8|
|4227  |    mac_muladd_16s_15s_26ns_26_1_1_U1933                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_870                                                                                                                                 |      8|
|4228  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1218                                                                                                                        |      8|
|4229  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|4230  |    mac_muladd_16s_15s_26ns_26_1_1_U1934                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_871                                                                                                                                 |     27|
|4231  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1217                                                                                                                        |     27|
|4232  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|4233  |    mac_muladd_16s_15s_26ns_26_1_1_U1935                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_872                                                                                                                                 |     26|
|4234  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1216                                                                                                                        |     26|
|4235  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__288                                                         |      8|
|4236  |    mac_muladd_16s_15s_26ns_26_1_1_U1936                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_873                                                                                                                                 |     13|
|4237  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1215                                                                                                                        |     13|
|4238  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__8                                                           |      8|
|4239  |    mac_muladd_16s_15s_26ns_26_1_1_U1937                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_874                                                                                                                                 |     10|
|4240  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1214                                                                                                                        |     10|
|4241  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|4242  |    mac_muladd_16s_15s_26ns_26_1_1_U1938                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_875                                                                                                                                 |     41|
|4243  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1213                                                                                                                        |     41|
|4244  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|4245  |    mac_muladd_16s_15s_26ns_26_1_1_U1939                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_876                                                                                                                                 |     40|
|4246  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1212                                                                                                                        |     40|
|4247  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__169                                                         |      8|
|4248  |    mac_muladd_16s_15s_26ns_26_1_1_U1940                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_877                                                                                                                                 |     95|
|4249  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1211                                                                                                                        |     95|
|4250  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__174                                                         |      8|
|4251  |    mac_muladd_16s_15s_26ns_26_1_1_U1941                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_878                                                                                                                                 |      8|
|4252  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1210                                                                                                                        |      8|
|4253  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|4254  |    mac_muladd_16s_15s_26ns_26_1_1_U1942                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_879                                                                                                                                 |     41|
|4255  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1209                                                                                                                        |     41|
|4256  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|4257  |    mac_muladd_16s_15s_26ns_26_1_1_U1943                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_880                                                                                                                                 |     25|
|4258  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1208                                                                                                                        |     25|
|4259  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4260  |    mac_muladd_16s_15s_26ns_26_1_1_U1944                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_881                                                                                                                                 |      9|
|4261  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1207                                                                                                                        |      9|
|4262  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__92                                                          |      8|
|4263  |    mac_muladd_16s_15s_26ns_26_1_1_U1945                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_882                                                                                                                                 |     52|
|4264  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1206                                                                                                                        |     52|
|4265  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__111   |      8|
|4266  |    mac_muladd_16s_15s_26ns_26_1_1_U1946                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_883                                                                                                                                 |      9|
|4267  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1205                                                                                                                        |      9|
|4268  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|4269  |    mac_muladd_16s_15s_26ns_26_1_1_U1947                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_884                                                                                                                                 |     11|
|4270  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1204                                                                                                                        |     11|
|4271  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101   |      8|
|4272  |    mac_muladd_16s_15s_26ns_26_1_1_U1948                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_885                                                                                                                                 |      8|
|4273  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1203                                                                                                                        |      8|
|4274  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|4275  |    mac_muladd_16s_15s_26ns_26_1_1_U1949                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_886                                                                                                                                 |     41|
|4276  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1202                                                                                                                        |     41|
|4277  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89    |      8|
|4278  |    mac_muladd_16s_15s_26ns_26_1_1_U1950                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_887                                                                                                                                 |      8|
|4279  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1201                                                                                                                        |      8|
|4280  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__51                                                          |      8|
|4281  |    mac_muladd_16s_15s_26ns_26_1_1_U1951                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_888                                                                                                                                 |     40|
|4282  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1200                                                                                                                        |     40|
|4283  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__37                                                          |      8|
|4284  |    mac_muladd_16s_15s_26ns_26_1_1_U1952                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_889                                                                                                                                 |     24|
|4285  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1199                                                                                                                        |     24|
|4286  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80    |      8|
|4287  |    mac_muladd_16s_15s_26ns_26_1_1_U1953                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_890                                                                                                                                 |     43|
|4288  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1198                                                                                                                        |     43|
|4289  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|4290  |    mac_muladd_16s_15s_26ns_26_1_1_U1954                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_891                                                                                                                                 |     12|
|4291  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1197                                                                                                                        |     12|
|4292  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__70                                                          |      8|
|4293  |    mac_muladd_16s_15s_26ns_26_1_1_U1955                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_892                                                                                                                                 |     97|
|4294  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1196                                                                                                                        |     97|
|4295  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__212                                                         |      8|
|4296  |    mac_muladd_16s_15s_26ns_26_1_1_U1956                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_893                                                                                                                                 |     10|
|4297  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1195                                                                                                                        |     10|
|4298  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |      8|
|4299  |    mac_muladd_16s_15s_26ns_26_1_1_U1957                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_894                                                                                                                                 |     42|
|4300  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1194                                                                                                                        |     42|
|4301  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|4302  |    mac_muladd_16s_15s_26ns_26_1_1_U1959                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_895                                                                                                                                 |     12|
|4303  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1193                                                                                                                        |     12|
|4304  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__121                                                         |      8|
|4305  |    mac_muladd_16s_15s_26ns_26_1_1_U1960                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_896                                                                                                                                 |     54|
|4306  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1192                                                                                                                        |     54|
|4307  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|4308  |    mac_muladd_16s_15s_26ns_26_1_1_U1961                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_897                                                                                                                                 |     11|
|4309  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1191                                                                                                                        |     11|
|4310  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__161   |      8|
|4311  |    mac_muladd_16s_15s_26ns_26_1_1_U1962                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_898                                                                                                                                 |     13|
|4312  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1190                                                                                                                        |     13|
|4313  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__121   |      8|
|4314  |    mac_muladd_16s_15s_26ns_26_1_1_U1963                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_899                                                                                                                                 |     10|
|4315  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1189                                                                                                                        |     10|
|4316  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4317  |    mac_muladd_16s_15s_26ns_26_1_1_U1964                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_900                                                                                                                                 |     40|
|4318  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1188                                                                                                                        |     40|
|4319  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|4320  |    mac_muladd_16s_15s_26ns_26_1_1_U1965                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_901                                                                                                                                 |      9|
|4321  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1187                                                                                                                        |      9|
|4322  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__229                                                         |      8|
|4323  |    mac_muladd_16s_15s_26ns_26_1_1_U1966                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_902                                                                                                                                 |      9|
|4324  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1186                                                                                                                        |      9|
|4325  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|4326  |    mac_muladd_16s_15s_26ns_26_1_1_U1967                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_903                                                                                                                                 |     10|
|4327  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1185                                                                                                                        |     10|
|4328  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__84    |      8|
|4329  |    mac_muladd_16s_15s_26ns_26_1_1_U1968                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_904                                                                                                                                 |     42|
|4330  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1184                                                                                                                        |     42|
|4331  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__133                                                         |      8|
|4332  |    mac_muladd_16s_15s_26ns_26_1_1_U1969                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_905                                                                                                                                 |     42|
|4333  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1183                                                                                                                        |     42|
|4334  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4335  |    mac_muladd_16s_15s_26ns_26_1_1_U1970                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_906                                                                                                                                 |     96|
|4336  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1182                                                                                                                        |     96|
|4337  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|4338  |    mac_muladd_16s_15s_26ns_26_1_1_U1971                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_907                                                                                                                                 |     10|
|4339  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1181                                                                                                                        |     10|
|4340  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|4341  |    mac_muladd_16s_15s_26ns_26_1_1_U1972                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_908                                                                                                                                 |     41|
|4342  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1180                                                                                                                        |     41|
|4343  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|4344  |    mac_muladd_16s_15s_26ns_26_1_1_U1973                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_909                                                                                                                                 |     10|
|4345  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1179                                                                                                                        |     10|
|4346  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__173                                                         |      8|
|4347  |    mac_muladd_16s_15s_26ns_26_1_1_U1974                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_910                                                                                                                                 |     26|
|4348  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1178                                                                                                                        |     26|
|4349  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4350  |    mac_muladd_16s_15s_26ns_26_1_1_U1975                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_911                                                                                                                                 |     54|
|4351  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1177                                                                                                                        |     54|
|4352  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|4353  |    mac_muladd_16s_15s_26ns_26_1_1_U1976                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_912                                                                                                                                 |     11|
|4354  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1176                                                                                                                        |     11|
|4355  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__141   |      8|
|4356  |    mac_muladd_16s_15s_26ns_26_1_1_U1977                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_913                                                                                                                                 |     13|
|4357  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1175                                                                                                                        |     13|
|4358  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|4359  |    mac_muladd_16s_15s_26ns_26_1_1_U1978                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_914                                                                                                                                 |     11|
|4360  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1174                                                                                                                        |     11|
|4361  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|4362  |    mac_muladd_16s_15s_26ns_26_1_1_U1979                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_915                                                                                                                                 |     42|
|4363  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1173                                                                                                                        |     42|
|4364  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__144   |      8|
|4365  |    mac_muladd_16s_15s_26ns_26_1_1_U1980                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_916                                                                                                                                 |     11|
|4366  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1172                                                                                                                        |     11|
|4367  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__268                                                         |      8|
|4368  |    mac_muladd_16s_15s_26ns_26_1_1_U1981                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_917                                                                                                                                 |     13|
|4369  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1171                                                                                                                        |     13|
|4370  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|4371  |    mac_muladd_16s_15s_26ns_26_1_1_U1982                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_918                                                                                                                                 |      8|
|4372  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1170                                                                                                                        |      8|
|4373  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|4374  |    mac_muladd_16s_15s_26ns_26_1_1_U1983                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_919                                                                                                                                 |     41|
|4375  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1169                                                                                                                        |     41|
|4376  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|4377  |    mac_muladd_16s_15s_26ns_26_1_1_U1984                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_920                                                                                                                                 |     41|
|4378  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1168                                                                                                                        |     41|
|4379  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|4380  |    mac_muladd_16s_15s_26ns_26_1_1_U1985                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_921                                                                                                                                 |     95|
|4381  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1167                                                                                                                        |     95|
|4382  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4383  |    mac_muladd_16s_15s_26ns_26_1_1_U1986                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_922                                                                                                                                 |     41|
|4384  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1166                                                                                                                        |     41|
|4385  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|4386  |    mac_muladd_16s_15s_26ns_26_1_1_U1987                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_923                                                                                                                                 |     10|
|4387  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1165                                                                                                                        |     10|
|4388  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|4389  |    mac_muladd_16s_15s_26ns_26_1_1_U1988                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_924                                                                                                                                 |     11|
|4390  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1164                                                                                                                        |     11|
|4391  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__238                                                         |      8|
|4392  |    mac_muladd_16s_15s_26ns_26_1_1_U1990                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_925                                                                                                                                 |     52|
|4393  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1163                                                                                                                        |     52|
|4394  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|4395  |    mac_muladd_16s_15s_26ns_26_1_1_U1991                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_926                                                                                                                                 |      9|
|4396  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1162                                                                                                                        |      9|
|4397  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|4398  |    mac_muladd_16s_15s_26ns_26_1_1_U1992                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_927                                                                                                                                 |     11|
|4399  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1161                                                                                                                        |     11|
|4400  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58    |      8|
|4401  |    mac_muladd_16s_15s_26ns_26_1_1_U1993                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_928                                                                                                                                 |      8|
|4402  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1160                                                                                                                        |      8|
|4403  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|4404  |    mac_muladd_16s_15s_26ns_26_1_1_U1994                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_929                                                                                                                                 |      9|
|4405  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1159                                                                                                                        |      9|
|4406  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|4407  |    mac_muladd_16s_15s_26ns_26_1_1_U1995                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_930                                                                                                                                 |     43|
|4408  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1158                                                                                                                        |     43|
|4409  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__262                                                         |      8|
|4410  |    mac_muladd_16s_15s_26ns_26_1_1_U1996                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_931                                                                                                                                 |     13|
|4411  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1157                                                                                                                        |     13|
|4412  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__112                                                         |      8|
|4413  |    mac_muladd_16s_15s_26ns_26_1_1_U1997                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_932                                                                                                                                 |     10|
|4414  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1156                                                                                                                        |     10|
|4415  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|4416  |    mac_muladd_16s_15s_26ns_26_1_1_U1998                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_933                                                                                                                                 |     41|
|4417  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1155                                                                                                                        |     41|
|4418  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|4419  |    mac_muladd_16s_15s_26ns_26_1_1_U1999                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_934                                                                                                                                 |     40|
|4420  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1154                                                                                                                        |     40|
|4421  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__101                                                         |      8|
|4422  |    mac_muladd_16s_15s_26ns_26_1_1_U2000                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_935                                                                                                                                 |     93|
|4423  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1153                                                                                                                        |     93|
|4424  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__148                                                         |      8|
|4425  |    mac_muladd_16s_15s_26ns_26_1_1_U2001                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_936                                                                                                                                 |     26|
|4426  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1152                                                                                                                        |     26|
|4427  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|4428  |    mac_muladd_16s_15s_26ns_26_1_1_U2002                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_937                                                                                                                                 |     27|
|4429  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1151                                                                                                                        |     27|
|4430  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|4431  |    mac_muladd_16s_15s_26ns_26_1_1_U2003                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_938                                                                                                                                 |      9|
|4432  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1150                                                                                                                        |      9|
|4433  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__84                                                          |      8|
|4434  |    mac_muladd_16s_15s_26ns_26_1_1_U2004                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_939                                                                                                                                 |     52|
|4435  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1149                                                                                                                        |     52|
|4436  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__114   |      8|
|4437  |    mac_muladd_16s_15s_26ns_26_1_1_U2005                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_940                                                                                                                                 |     26|
|4438  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1148                                                                                                                        |     26|
|4439  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|4440  |    mac_muladd_16s_15s_26ns_26_1_1_U2006                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_941                                                                                                                                 |      9|
|4441  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1147                                                                                                                        |      9|
|4442  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88    |      8|
|4443  |    mac_muladd_16s_15s_26ns_26_1_1_U2007                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_942                                                                                                                                 |     11|
|4444  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1146                                                                                                                        |     11|
|4445  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__156   |      8|
|4446  |    mac_muladd_16s_15s_26ns_26_1_1_U2008                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_943                                                                                                                                 |      8|
|4447  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1145                                                                                                                        |      8|
|4448  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|4449  |    mac_muladd_16s_15s_26ns_26_1_1_U2009                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_944                                                                                                                                 |     40|
|4450  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1144                                                                                                                        |     40|
|4451  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66    |      8|
|4452  |    mac_muladd_16s_15s_26ns_26_1_1_U2010                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_945                                                                                                                                 |      9|
|4453  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1143                                                                                                                        |      9|
|4454  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__174                                                         |      8|
|4455  |    mac_muladd_16s_15s_26ns_26_1_1_U2011                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_946                                                                                                                                 |     41|
|4456  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1142                                                                                                                        |     41|
|4457  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__21                                                          |      8|
|4458  |    mac_muladd_16s_15s_26ns_26_1_1_U2012                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_947                                                                                                                                 |     24|
|4459  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1141                                                                                                                        |     24|
|4460  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__127   |      8|
|4461  |    mac_muladd_16s_15s_26ns_26_1_1_U2013                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_948                                                                                                                                 |     43|
|4462  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1140                                                                                                                        |     43|
|4463  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|4464  |    mac_muladd_16s_15s_26ns_26_1_1_U2014                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_949                                                                                                                                 |     11|
|4465  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1139                                                                                                                        |     11|
|4466  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__156                                                         |      8|
|4467  |    mac_muladd_16s_15s_26ns_26_1_1_U2015                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_950                                                                                                                                 |     99|
|4468  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1138                                                                                                                        |     99|
|4469  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__231                                                         |      8|
|4470  |    mac_muladd_16s_15s_26ns_26_1_1_U2016                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_951                                                                                                                                 |      8|
|4471  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1137                                                                                                                        |      8|
|4472  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |      8|
|4473  |    mac_muladd_16s_15s_26ns_26_1_1_U2017                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_952                                                                                                                                 |     41|
|4474  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1136                                                                                                                        |     41|
|4475  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|4476  |    mac_muladd_16s_15s_26ns_26_1_1_U2018                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_953                                                                                                                                 |     12|
|4477  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1135                                                                                                                        |     12|
|4478  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__43                                                          |      8|
|4479  |    mac_muladd_16s_15s_26ns_26_1_1_U2019                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_954                                                                                                                                 |     54|
|4480  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1134                                                                                                                        |     54|
|4481  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__92    |      8|
|4482  |    mac_muladd_16s_15s_26ns_26_1_1_U2021                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_955                                                                                                                                 |     11|
|4483  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1133                                                                                                                        |     11|
|4484  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|4485  |    mac_muladd_16s_15s_26ns_26_1_1_U2022                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_956                                                                                                                                 |     13|
|4486  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1132                                                                                                                        |     13|
|4487  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|4488  |    mac_muladd_16s_15s_26ns_26_1_1_U2023                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_957                                                                                                                                 |     10|
|4489  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1131                                                                                                                        |     10|
|4490  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|4491  |    mac_muladd_16s_15s_26ns_26_1_1_U2024                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_958                                                                                                                                 |     42|
|4492  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1130                                                                                                                        |     42|
|4493  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|4494  |    mac_muladd_16s_15s_26ns_26_1_1_U2025                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_959                                                                                                                                 |      9|
|4495  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1129                                                                                                                        |      9|
|4496  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4497  |    mac_muladd_16s_15s_26ns_26_1_1_U2026                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_960                                                                                                                                 |      9|
|4498  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1128                                                                                                                        |      9|
|4499  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|4500  |    mac_muladd_16s_15s_26ns_26_1_1_U2027                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_961                                                                                                                                 |      8|
|4501  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1127                                                                                                                        |      8|
|4502  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__128   |      8|
|4503  |    mac_muladd_16s_15s_26ns_26_1_1_U2028                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_962                                                                                                                                 |     41|
|4504  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1126                                                                                                                        |     41|
|4505  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|4506  |    mac_muladd_16s_15s_26ns_26_1_1_U2029                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_963                                                                                                                                 |     40|
|4507  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1125                                                                                                                        |     40|
|4508  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__85                                                          |      8|
|4509  |    mac_muladd_16s_15s_26ns_26_1_1_U2030                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_964                                                                                                                                 |     93|
|4510  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1124                                                                                                                        |     93|
|4511  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__20                                                          |      8|
|4512  |    mac_muladd_16s_15s_26ns_26_1_1_U2031                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_965                                                                                                                                 |     41|
|4513  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1123                                                                                                                        |     41|
|4514  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62    |      8|
|4515  |    mac_muladd_16s_15s_26ns_26_1_1_U2032                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_966                                                                                                                                 |     10|
|4516  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1122                                                                                                                        |     10|
|4517  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|4518  |    mac_muladd_16s_15s_26ns_26_1_1_U2033                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_967                                                                                                                                 |     13|
|4519  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1121                                                                                                                        |     13|
|4520  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__36                                                          |      8|
|4521  |    mac_muladd_16s_15s_26ns_26_1_1_U2034                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_968                                                                                                                                 |     54|
|4522  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1120                                                                                                                        |     54|
|4523  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69    |      8|
|4524  |    mac_muladd_16s_15s_26ns_26_1_1_U2035                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_969                                                                                                                                 |     11|
|4525  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1119                                                                                                                        |     11|
|4526  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63    |      8|
|4527  |    mac_muladd_16s_15s_26ns_26_1_1_U2036                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_970                                                                                                                                 |     27|
|4528  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1118                                                                                                                        |     27|
|4529  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4530  |    mac_muladd_16s_15s_26ns_26_1_1_U2037                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_971                                                                                                                                 |     13|
|4531  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1117                                                                                                                        |     13|
|4532  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__104   |      8|
|4533  |    mac_muladd_16s_15s_26ns_26_1_1_U2038                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_972                                                                                                                                 |      8|
|4534  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1116                                                                                                                        |      8|
|4535  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|4536  |    mac_muladd_16s_15s_26ns_26_1_1_U2039                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_973                                                                                                                                 |     40|
|4537  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1115                                                                                                                        |     40|
|4538  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__140   |      8|
|4539  |    mac_muladd_16s_15s_26ns_26_1_1_U2040                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_974                                                                                                                                 |     11|
|4540  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1114                                                                                                                        |     11|
|4541  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4542  |    mac_muladd_16s_15s_26ns_26_1_1_U2041                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_975                                                                                                                                 |     12|
|4543  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1113                                                                                                                        |     12|
|4544  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|4545  |    mac_muladd_16s_15s_26ns_26_1_1_U2042                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_976                                                                                                                                 |     10|
|4546  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1112                                                                                                                        |     10|
|4547  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__124   |      8|
|4548  |    mac_muladd_16s_15s_26ns_26_1_1_U2043                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_977                                                                                                                                 |     43|
|4549  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1111                                                                                                                        |     43|
|4550  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |      8|
|4551  |    mac_muladd_16s_15s_26ns_26_1_1_U2044                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_978                                                                                                                                 |     43|
|4552  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1110                                                                                                                        |     43|
|4553  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__64                                                          |      8|
|4554  |    mac_muladd_16s_15s_26ns_26_1_1_U2045                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_979                                                                                                                                 |     98|
|4555  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1109                                                                                                                        |     98|
|4556  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__202                                                         |      8|
|4557  |    mac_muladd_16s_15s_26ns_26_1_1_U2046                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_980                                                                                                                                 |     43|
|4558  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1108                                                                                                                        |     43|
|4559  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|4560  |    mac_muladd_16s_15s_26ns_26_1_1_U2047                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_981                                                                                                                                 |      8|
|4561  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1107                                                                                                                        |      8|
|4562  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|4563  |    mac_muladd_16s_15s_26ns_26_1_1_U2048                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_982                                                                                                                                 |      9|
|4564  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1106                                                                                                                        |      9|
|4565  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__210                                                         |      8|
|4566  |    mac_muladd_16s_15s_26ns_26_1_1_U2049                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_983                                                                                                                                 |     52|
|4567  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1105                                                                                                                        |     52|
|4568  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|4569  |    mac_muladd_16s_15s_26ns_26_1_1_U2050                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_984                                                                                                                                 |      9|
|4570  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1104                                                                                                                        |      9|
|4571  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__133   |      8|
|4572  |    mac_muladd_16s_15s_26ns_26_1_1_U2052                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_985                                                                                                                                 |     11|
|4573  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1103                                                                                                                        |     11|
|4574  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4575  |    mac_muladd_16s_15s_26ns_26_1_1_U2053                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_986                                                                                                                                 |     10|
|4576  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1102                                                                                                                        |     10|
|4577  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|4578  |    mac_muladd_16s_15s_26ns_26_1_1_U2054                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_987                                                                                                                                 |     42|
|4579  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1101                                                                                                                        |     42|
|4580  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4581  |    mac_muladd_16s_15s_26ns_26_1_1_U2055                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_988                                                                                                                                 |     11|
|4582  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1100                                                                                                                        |     11|
|4583  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__353                                                         |      8|
|4584  |    mac_muladd_16s_15s_26ns_26_1_1_U2056                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_989                                                                                                                                 |     11|
|4585  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1099                                                                                                                        |     11|
|4586  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|4587  |    mac_muladd_16s_15s_26ns_26_1_1_U2057                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_990                                                                                                                                 |      8|
|4588  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1098                                                                                                                        |      8|
|4589  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|4590  |    mac_muladd_16s_15s_26ns_26_1_1_U2058                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_991                                                                                                                                 |     41|
|4591  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1097                                                                                                                        |     41|
|4592  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|4593  |    mac_muladd_16s_15s_26ns_26_1_1_U2059                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_992                                                                                                                                 |     40|
|4594  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1096                                                                                                                        |     40|
|4595  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__65                                                          |      8|
|4596  |    mac_muladd_16s_15s_26ns_26_1_1_U2060                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_993                                                                                                                                 |     93|
|4597  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1095                                                                                                                        |     93|
|4598  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__171                                                         |      8|
|4599  |    mac_muladd_16s_15s_26ns_26_1_1_U2061                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_994                                                                                                                                 |      8|
|4600  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1094                                                                                                                        |      8|
|4601  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__162   |      8|
|4602  |    mac_muladd_16s_15s_26ns_26_1_1_U2062                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_995                                                                                                                                 |     41|
|4603  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1093                                                                                                                        |     41|
|4604  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62    |      8|
|4605  |    mac_muladd_16s_15s_26ns_26_1_1_U2063                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_996                                                                                                                                 |     10|
|4606  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1092                                                                                                                        |     10|
|4607  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__105                                                         |      8|
|4608  |    mac_muladd_16s_15s_26ns_26_1_1_U2064                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_997                                                                                                                                 |     53|
|4609  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1091                                                                                                                        |     53|
|4610  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|4611  |    mac_muladd_16s_15s_26ns_26_1_1_U2065                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_998                                                                                                                                 |     11|
|4612  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1090                                                                                                                        |     11|
|4613  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__146   |      8|
|4614  |    mac_muladd_16s_15s_26ns_26_1_1_U2066                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_999                                                                                                                                 |     13|
|4615  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1089                                                                                                                        |     13|
|4616  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__117   |      8|
|4617  |    mac_muladd_16s_15s_26ns_26_1_1_U2067                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1000                                                                                                                                |     26|
|4618  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1088                                                                                                                        |     26|
|4619  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|4620  |    mac_muladd_16s_15s_26ns_26_1_1_U2068                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1001                                                                                                                                |      8|
|4621  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1087                                                                                                                        |      8|
|4622  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|4623  |    mac_muladd_16s_15s_26ns_26_1_1_U2069                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1002                                                                                                                                |     40|
|4624  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1086                                                                                                                        |     40|
|4625  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|4626  |    mac_muladd_16s_15s_26ns_26_1_1_U2070                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1003                                                                                                                                |      9|
|4627  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1085                                                                                                                        |      9|
|4628  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__180                                                         |      8|
|4629  |    mac_muladd_16s_15s_26ns_26_1_1_U2071                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1004                                                                                                                                |     40|
|4630  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1084                                                                                                                        |     40|
|4631  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__54                                                          |      8|
|4632  |    mac_muladd_16s_15s_26ns_26_1_1_U2072                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1005                                                                                                                                |     10|
|4633  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1083                                                                                                                        |     10|
|4634  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|4635  |    mac_muladd_16s_15s_26ns_26_1_1_U2073                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1006                                                                                                                                |     43|
|4636  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1082                                                                                                                        |     43|
|4637  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|4638  |    mac_muladd_16s_15s_26ns_26_1_1_U2074                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1007                                                                                                                                |     12|
|4639  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1081                                                                                                                        |     12|
|4640  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__129                                                         |      8|
|4641  |    mac_muladd_16s_15s_26ns_26_1_1_U2075                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1008                                                                                                                                |    101|
|4642  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1080                                                                                                                        |    101|
|4643  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__73                                                          |      8|
|4644  |    mac_muladd_16s_15s_26ns_26_1_1_U2076                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1009                                                                                                                                |     43|
|4645  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1079                                                                                                                        |     43|
|4646  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|4647  |    mac_muladd_16s_15s_26ns_26_1_1_U2077                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1010                                                                                                                                |      9|
|4648  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1078                                                                                                                        |      9|
|4649  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4650  |    mac_muladd_16s_15s_26ns_26_1_1_U2078                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1011                                                                                                                                |     11|
|4651  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1077                                                                                                                        |     11|
|4652  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__220                                                         |      8|
|4653  |    mac_muladd_16s_15s_26ns_26_1_1_U2079                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1012                                                                                                                                |     52|
|4654  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1076                                                                                                                        |     52|
|4655  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__166   |      8|
|4656  |    mac_muladd_16s_15s_26ns_26_1_1_U2080                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1013                                                                                                                                |      9|
|4657  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1075                                                                                                                        |      9|
|4658  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__159   |      8|
|4659  |    mac_muladd_16s_15s_26ns_26_1_1_U2081                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1014                                                                                                                                |     11|
|4660  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1074                                                                                                                        |     11|
|4661  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73    |      8|
|4662  |    mac_muladd_16s_15s_26ns_26_1_1_U2083                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1015                                                                                                                                |     10|
|4663  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1073                                                                                                                        |     10|
|4664  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|4665  |    mac_muladd_16s_15s_26ns_26_1_1_U2084                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1016                                                                                                                                |     42|
|4666  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1072                                                                                                                        |     42|
|4667  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__125                                                         |      8|
|4668  |    mac_muladd_16s_15s_26ns_26_1_1_U2085                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1017                                                                                                                                |     10|
|4669  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1071                                                                                                                        |     10|
|4670  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__266                                                         |      8|
|4671  |    mac_muladd_16s_15s_26ns_26_1_1_U2086                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1018                                                                                                                                |     12|
|4672  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1070                                                                                                                        |     12|
|4673  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|4674  |    mac_muladd_16s_15s_26ns_26_1_1_U2087                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1019                                                                                                                                |     24|
|4675  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1069                                                                                                                        |     24|
|4676  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__151   |      8|
|4677  |    mac_muladd_16s_15s_26ns_26_1_1_U2088                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1020                                                                                                                                |     41|
|4678  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1068                                                                                                                        |     41|
|4679  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4680  |    mac_muladd_16s_15s_26ns_26_1_1_U2089                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1021                                                                                                                                |     43|
|4681  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1067                                                                                                                        |     43|
|4682  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|4683  |    mac_muladd_16s_15s_26ns_26_1_1_U2090                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1022                                                                                                                                |     93|
|4684  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1066                                                                                                                        |     93|
|4685  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__38                                                          |      8|
|4686  |    mac_muladd_16s_15s_26ns_26_1_1_U2091                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1023                                                                                                                                |      8|
|4687  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1065                                                                                                                        |      8|
|4688  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__139   |      8|
|4689  |    mac_muladd_16s_15s_26ns_26_1_1_U2092                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1024                                                                                                                                |     43|
|4690  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1064                                                                                                                        |     43|
|4691  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4692  |    mac_muladd_16s_15s_26ns_26_1_1_U2093                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1025                                                                                                                                |     12|
|4693  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1063                                                                                                                        |     12|
|4694  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|4695  |    mac_muladd_16s_15s_26ns_26_1_1_U2094                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1026                                                                                                                                |     11|
|4696  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1062                                                                                                                        |     11|
|4697  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|4698  |    mac_muladd_16s_15s_26ns_26_1_1_U2095                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1027                                                                                                                                |     39|
|4699  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1061                                                                                                                        |     39|
|4700  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|4701  |    mac_muladd_16s_15s_26ns_26_1_1_U2096                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1028                                                                                                                                |     24|
|4702  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1060                                                                                                                        |     24|
|4703  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|4704  |    mac_muladd_16s_15s_26ns_26_1_1_U2097                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1029                                                                                                                                |     11|
|4705  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1059                                                                                                                        |     11|
|4706  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__115                                                         |      8|
|4707  |    mac_muladd_16s_15s_26ns_26_1_1_U2098                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1030                                                                                                                                |     11|
|4708  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1058                                                                                                                        |     11|
|4709  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__17  |      8|
|4710  |    mac_muladd_16s_15s_26ns_26_1_1_U2099                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1031                                                                                                                                |     42|
|4711  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1057                                                                                                                        |     42|
|4712  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|4713  |    mac_muladd_16s_15s_26ns_26_1_1_U2100                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1032                                                                                                                                |      8|
|4714  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1056                                                                                                                        |      8|
|4715  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__157                                                         |      8|
|4716  |    mac_muladd_16s_15s_26ns_26_1_1_U2101                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1033                                                                                                                                |      9|
|4717  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1055                                                                                                                        |      9|
|4718  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4719  |    mac_muladd_16s_15s_26ns_26_1_1_U2102                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1034                                                                                                                                |     10|
|4720  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1054                                                                                                                        |     10|
|4721  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|4722  |    mac_muladd_16s_15s_26ns_26_1_1_U2103                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1035                                                                                                                                |     41|
|4723  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1053                                                                                                                        |     41|
|4724  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4725  |    mac_muladd_16s_15s_26ns_26_1_1_U2104                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1036                                                                                                                                |     40|
|4726  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1052                                                                                                                        |     40|
|4727  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|4728  |    mac_muladd_16s_15s_26ns_26_1_1_U2105                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1037                                                                                                                                |     99|
|4729  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1051                                                                                                                        |     99|
|4730  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U257/tmp_product_funnel__124                                                         |      8|
|4731  |    mac_muladd_16s_15s_26ns_26_1_1_U2106                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1038                                                                                                                                |      9|
|4732  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1050                                                                                                                        |      9|
|4733  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|4734  |    mac_muladd_16s_15s_26ns_26_1_1_U2107                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1039                                                                                                                                |     41|
|4735  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1049                                                                                                                        |     41|
|4736  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|4737  |    mac_muladd_16s_15s_26ns_26_1_1_U2108                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1040                                                                                                                                |      9|
|4738  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1048                                                                                                                        |      9|
|4739  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|4740  |    mac_muladd_16s_15s_26ns_26_1_1_U2109                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1041                                                                                                                                |      9|
|4741  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1047                                                                                                                        |      9|
|4742  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|4743  |    mac_muladd_16s_15s_26ns_26_1_1_U2110                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1042                                                                                                                                |     40|
|4744  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1046                                                                                                                        |     40|
|4745  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|4746  |    mac_muladd_16s_15s_26ns_26_1_1_U2111                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1043                                                                                                                                |     25|
|4747  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1045                                                                                                                        |     25|
|4748  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|4749  |    mac_muladd_16s_15s_26ns_26_1_1_U2112                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_1044                                                                                                                                |      9|
|4750  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                                                                                                             |      9|
|4751  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0/mul_16s_15s_26_1_1_U539/tmp_product_funnel__154                                                         |      8|
|4752  |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_s_w4_ROM_AUTcud                                                                                   |  20842|
|4753  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4                                                                                                    |   9012|
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:16 ; elapsed = 00:04:15 . Memory (MB): peak = 4882.801 ; gain = 2450.715 ; free physical = 112775 ; free virtual = 427101
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 304 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:19 ; elapsed = 00:04:16 . Memory (MB): peak = 4886.711 ; gain = 2454.625 ; free physical = 127644 ; free virtual = 441970
Synthesis Optimization Complete : Time (s): cpu = 00:04:19 ; elapsed = 00:04:16 . Memory (MB): peak = 4886.711 ; gain = 2454.625 ; free physical = 127667 ; free virtual = 441969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4908.035 ; gain = 0.000 ; free physical = 127157 ; free virtual = 441459
INFO: [Netlist 29-17] Analyzing 5774 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 15 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q100_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q102_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q104_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q106_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q107_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q10_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q112_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q118_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q120_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q121_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q122_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q124_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q12_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q130_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q131_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q134_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q136_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q138_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q13_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q141_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q146_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q148_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q149_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q14_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q151_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q154_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q156_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q158_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q162_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q163_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q166_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q167_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q169_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q170_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q172_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q174_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q176_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q178_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q179_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q182_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q187_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q188_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q18_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q190_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q193_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q196_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q198_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q1_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q202_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q206_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q207_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q208_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q20_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q215_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q216_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q219_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q220_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q222_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q225_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q228_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q22_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q232_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q233_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q246_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q247_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q24_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q250_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q252_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q253_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q258_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q25_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q260_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q261_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q263_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q264_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q266_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q268_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q271_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q272_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q274_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q277_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q27_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q280_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q284_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q28_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q298_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q299_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q300_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q303_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q304_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q308_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q309_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q314_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q316_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q319_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q323_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q329_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q333_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q335_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_2_5_U0/w4_U/q336_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5675.582 ; gain = 0.000 ; free physical = 126996 ; free virtual = 441298
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3630 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2025 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: 65158c62
INFO: [Common 17-83] Releasing license: Synthesis
575 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:14 ; elapsed = 00:05:09 . Memory (MB): peak = 5675.582 ; gain = 3267.469 ; free physical = 126965 ; free virtual = 441267
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 19086.268; main = 4953.933; forked = 15083.413
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24106.789; main = 5675.586; forked = 19223.984
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5739.613 ; gain = 64.031 ; free physical = 126976 ; free virtual = 441277

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15295859c

Time (s): cpu = 00:04:10 ; elapsed = 00:00:42 . Memory (MB): peak = 6587.535 ; gain = 847.922 ; free physical = 126168 ; free virtual = 440469

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 38 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e51c7e5d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 6587.535 ; gain = 0.000 ; free physical = 126157 ; free virtual = 440459
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 10 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a0bc5ccf

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 6587.535 ; gain = 0.000 ; free physical = 126159 ; free virtual = 440461
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11524f2c3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 6587.535 ; gain = 0.000 ; free physical = 126157 ; free virtual = 440458
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 12ab0e492

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 6587.535 ; gain = 0.000 ; free physical = 126160 ; free virtual = 440462
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 12ab0e492

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 6587.535 ; gain = 0.000 ; free physical = 126160 ; free virtual = 440462
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              10  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12ab0e492

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 6587.535 ; gain = 0.000 ; free physical = 126130 ; free virtual = 440432

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 328 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 656
Ending PowerOpt Patch Enables Task | Checksum: 12ab0e492

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8470.199 ; gain = 0.000 ; free physical = 124456 ; free virtual = 438758
Ending Power Optimization Task | Checksum: 12ab0e492

Time (s): cpu = 00:05:39 ; elapsed = 00:01:18 . Memory (MB): peak = 8470.199 ; gain = 1882.664 ; free physical = 124454 ; free virtual = 438756

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12ab0e492

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8470.199 ; gain = 0.000 ; free physical = 124454 ; free virtual = 438756

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8470.199 ; gain = 0.000 ; free physical = 124454 ; free virtual = 438756
Ending Netlist Obfuscation Task | Checksum: 12ab0e492

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8470.199 ; gain = 0.000 ; free physical = 124454 ; free virtual = 438756
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:10:48 ; elapsed = 00:02:31 . Memory (MB): peak = 8470.199 ; gain = 2794.617 ; free physical = 124454 ; free virtual = 438756
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 14:54:24 2025...
