module wideexpr_00602(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[0]?s2:4'sb1011);
  assign y1 = $unsigned((ctrl[4]?$signed(((((ctrl[6]?(ctrl[6]?s6:(s6)-(4'sb1001)):((s0)-(6'sb110010))&(-(s4))))<<($signed($signed({s2,s1}))))+(s6))<<({2{(s1)==({3'sb000,u4,4'b1010})}})):5'sb11111));
  assign y2 = $unsigned($signed(((ctrl[0]?({4{s3}})<<(-(^(u5))):{1{s2}}))>>>(s5)));
  assign y3 = (s7)|(s3);
  assign y4 = 4'sb0101;
  assign y5 = $signed(~|(-($signed(s4))));
  assign y6 = ($signed((ctrl[2]?s4:2'sb01)))^~((($signed((($signed(3'sb010))&($signed(s1)))&(s1)))>>>((|((ctrl[6]?(ctrl[4]?(ctrl[3]?(3'sb110)|(s4):(s1)>>(4'sb0010)):2'sb01):(ctrl[7]?4'sb0110:((ctrl[7]?s6:s1))+(4'sb0001)))))!=({1'sb1})))^~((ctrl[1]?(5'sb10001)<<(s6):(((ctrl[5]?s5:(-($signed(2'sb11)))-(-((4'b1001)-(1'sb1)))))<<<(3'sb101))&(2'sb10))));
  assign y7 = 5'b11110;
endmodule
