###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        42714   # Number of WRITE/WRITEP commands
num_reads_done                 =       811887   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       625775   # Number of read row buffer hits
num_read_cmds                  =       811889   # Number of READ/READP commands
num_writes_done                =        42719   # Number of read requests issued
num_write_row_hits             =        23215   # Number of write row buffer hits
num_act_cmds                   =       206423   # Number of ACT commands
num_pre_cmds                   =       206398   # Number of PRE commands
num_ondemand_pres              =       182957   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9307378   # Cyles of rank active rank.0
rank_active_cycles.1           =      9062560   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       692622   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       937440   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       798115   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14526   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7997   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7261   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1811   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1222   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1430   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1863   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          833   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          497   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19108   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           31   # Write cmd latency (cycles)
write_latency[80-99]           =           71   # Write cmd latency (cycles)
write_latency[100-119]         =          113   # Write cmd latency (cycles)
write_latency[120-139]         =          182   # Write cmd latency (cycles)
write_latency[140-159]         =          284   # Write cmd latency (cycles)
write_latency[160-179]         =          380   # Write cmd latency (cycles)
write_latency[180-199]         =          592   # Write cmd latency (cycles)
write_latency[200-]            =        41047   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       275278   # Read request latency (cycles)
read_latency[40-59]            =        98194   # Read request latency (cycles)
read_latency[60-79]            =       104911   # Read request latency (cycles)
read_latency[80-99]            =        55137   # Read request latency (cycles)
read_latency[100-119]          =        42824   # Read request latency (cycles)
read_latency[120-139]          =        40028   # Read request latency (cycles)
read_latency[140-159]          =        28177   # Read request latency (cycles)
read_latency[160-179]          =        22734   # Read request latency (cycles)
read_latency[180-199]          =        18582   # Read request latency (cycles)
read_latency[200-]             =       126018   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.13228e+08   # Write energy
read_energy                    =  3.27354e+09   # Read energy
act_energy                     =  5.64773e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.32459e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.49971e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8078e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65504e+09   # Active standby energy rank.1
average_read_latency           =      120.278   # Average read request latency (cycles)
average_interarrival           =      11.7005   # Average request interarrival latency (cycles)
total_energy                   =  1.70015e+10   # Total energy (pJ)
average_power                  =      1700.15   # Average power (mW)
average_bandwidth              =      7.29264   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        48350   # Number of WRITE/WRITEP commands
num_reads_done                 =       894524   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       701622   # Number of read row buffer hits
num_read_cmds                  =       894524   # Number of READ/READP commands
num_writes_done                =        48381   # Number of read requests issued
num_write_row_hits             =        26399   # Number of write row buffer hits
num_act_cmds                   =       215883   # Number of ACT commands
num_pre_cmds                   =       215856   # Number of PRE commands
num_ondemand_pres              =       191592   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9177126   # Cyles of rank active rank.0
rank_active_cycles.1           =      9158153   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       822874   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       841847   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       888785   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12977   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7813   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7226   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1644   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1088   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1408   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1843   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          772   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          443   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19033   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           31   # Write cmd latency (cycles)
write_latency[80-99]           =           59   # Write cmd latency (cycles)
write_latency[100-119]         =          104   # Write cmd latency (cycles)
write_latency[120-139]         =          140   # Write cmd latency (cycles)
write_latency[140-159]         =          200   # Write cmd latency (cycles)
write_latency[160-179]         =          387   # Write cmd latency (cycles)
write_latency[180-199]         =          559   # Write cmd latency (cycles)
write_latency[200-]            =        46863   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       275814   # Read request latency (cycles)
read_latency[40-59]            =       105192   # Read request latency (cycles)
read_latency[60-79]            =       107850   # Read request latency (cycles)
read_latency[80-99]            =        60636   # Read request latency (cycles)
read_latency[100-119]          =        47759   # Read request latency (cycles)
read_latency[120-139]          =        42415   # Read request latency (cycles)
read_latency[140-159]          =        31921   # Read request latency (cycles)
read_latency[160-179]          =        26496   # Read request latency (cycles)
read_latency[180-199]          =        21584   # Read request latency (cycles)
read_latency[200-]             =       174851   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.41363e+08   # Write energy
read_energy                    =  3.60672e+09   # Read energy
act_energy                     =  5.90656e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.9498e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.04087e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72653e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71469e+09   # Active standby energy rank.1
average_read_latency           =      145.016   # Average read request latency (cycles)
average_interarrival           =      10.6041   # Average request interarrival latency (cycles)
total_energy                   =  1.73837e+10   # Total energy (pJ)
average_power                  =      1738.37   # Average power (mW)
average_bandwidth              =      8.04612   # Average bandwidth
