{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643837772751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643837772752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  2 16:36:12 2022 " "Processing started: Wed Feb  2 16:36:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643837772752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643837772752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAQuartusProject -c FPGAQuartusProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAQuartusProject -c FPGAQuartusProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643837772752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643837773352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643837773352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/vga.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643837785243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WIDTH width Library.sv(193) " "Verilog HDL Declaration information at Library.sv(193): object \"WIDTH\" differs only in case from object \"width\" in the same scope" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643837785257 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Library.sv " "Entity \"mux\" obtained from \"Library.sv\" instead of from Quartus Prime megafunction library" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 24 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1643837785259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 16 16 " "Found 16 design units, including 16 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Found entity 3: mux" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1 " "Found entity 4: mux2to1" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "6 priority_encoder " "Found entity 6: priority_encoder" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "7 register " "Found entity 7: register" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Found entity 8: counter" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "9 count_by_2 " "Found entity 9: count_by_2" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "10 simple_counter " "Found entity 10: simple_counter" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "11 shift_register " "Found entity 11: shift_register" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "12 range_check " "Found entity 12: range_check" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "13 range_check2D " "Found entity 13: range_check2D" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "14 offset_check " "Found entity 14: offset_check" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "15 offset_check2D " "Found entity 15: offset_check2D" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""} { "Info" "ISGN_ENTITY_NAME" "16 game_clock_generator " "Found entity 16: game_clock_generator" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643837785259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET chipinterface.sv(200) " "Verilog HDL Declaration information at chipinterface.sv(200): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 200 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643837785261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipinterface.sv 6 6 " "Found 6 design units, including 6 entities, in source file chipinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785262 ""} { "Info" "ISGN_ENTITY_NAME" "2 UserInterface " "Found entity 2: UserInterface" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785262 ""} { "Info" "ISGN_ENTITY_NAME" "3 CommunicationSender " "Found entity 3: CommunicationSender" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785262 ""} { "Info" "ISGN_ENTITY_NAME" "4 CommunicationReceiver " "Found entity 4: CommunicationReceiver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785262 ""} { "Info" "ISGN_ENTITY_NAME" "5 displayModule " "Found entity 5: displayModule" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785262 ""} { "Info" "ISGN_ENTITY_NAME" "6 gameStateModule " "Found entity 6: gameStateModule" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643837785262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643837785262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643837785354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_n chipinterface.sv(21) " "Verilog HDL or VHDL warning at chipinterface.sv(21): object \"clock_n\" assigned a value but never read" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643837785359 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GPIO_INPUTS 0 chipinterface.sv(45) " "Net \"GPIO_INPUTS\" at chipinterface.sv(45) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ball_y_tx 0 chipinterface.sv(59) " "Net \"ball_y_tx\" at chipinterface.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "velocity_x_tx 0 chipinterface.sv(60) " "Net \"velocity_x_tx\" at chipinterface.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "velocity_y_tx 0 chipinterface.sv(60) " "Net \"velocity_y_tx\" at chipinterface.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "my_score_tx 0 chipinterface.sv(63) " "Net \"my_score_tx\" at chipinterface.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "your_score_tx 0 chipinterface.sv(63) " "Net \"your_score_tx\" at chipinterface.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "send_new_message 0 chipinterface.sv(54) " "Net \"send_new_message\" at chipinterface.sv(54) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message_acked 0 chipinterface.sv(54) " "Net \"message_acked\" at chipinterface.sv(54) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ball_message_tx 0 chipinterface.sv(56) " "Net \"ball_message_tx\" at chipinterface.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "miss_message_tx 0 chipinterface.sv(56) " "Net \"miss_message_tx\" at chipinterface.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "new_game_message_tx 0 chipinterface.sv(56) " "Net \"new_game_message_tx\" at chipinterface.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "new_game_ack_message_tx 0 chipinterface.sv(56) " "Net \"new_game_ack_message_tx\" at chipinterface.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "you_should_serve_tx 0 chipinterface.sv(64) " "Net \"you_should_serve_tx\" at chipinterface.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785362 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "you_serve_first_tx 0 chipinterface.sv(67) " "Net \"you_serve_first_tx\" at chipinterface.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 chipinterface.sv(9) " "Output port \"HEX0\" at chipinterface.sv(9) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 chipinterface.sv(9) " "Output port \"HEX1\" at chipinterface.sv(9) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 chipinterface.sv(9) " "Output port \"HEX2\" at chipinterface.sv(9) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 chipinterface.sv(9) " "Output port \"HEX3\" at chipinterface.sv(9) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 chipinterface.sv(10) " "Output port \"HEX4\" at chipinterface.sv(10) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 chipinterface.sv(10) " "Output port \"HEX5\" at chipinterface.sv(10) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 chipinterface.sv(10) " "Output port \"HEX6\" at chipinterface.sv(10) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 chipinterface.sv(10) " "Output port \"HEX7\" at chipinterface.sv(10) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD chipinterface.sv(16) " "Output port \"UART_TXD\" at chipinterface.sv(16) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS chipinterface.sv(17) " "Output port \"UART_CTS\" at chipinterface.sv(17) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785363 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayModule displayModule:disM " "Elaborating entity \"displayModule\" for hierarchy \"displayModule:disM\"" {  } { { "chipinterface.sv" "disM" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643837785391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 chipinterface.sv(167) " "Verilog HDL assignment warning at chipinterface.sv(167): truncated value with size 32 to match size of target (10)" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643837785392 "|ChipInterface|displayModule:disM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 chipinterface.sv(168) " "Verilog HDL assignment warning at chipinterface.sv(168): truncated value with size 32 to match size of target (10)" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643837785392 "|ChipInterface|displayModule:disM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga displayModule:disM\|vga:vgaModule " "Elaborating entity \"vga\" for hierarchy \"displayModule:disM\|vga:vgaModule\"" {  } { { "chipinterface.sv" "vgaModule" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643837785405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter displayModule:disM\|vga:vgaModule\|simple_counter:row_counter " "Elaborating entity \"simple_counter\" for hierarchy \"displayModule:disM\|vga:vgaModule\|simple_counter:row_counter\"" {  } { { "vga.sv" "row_counter" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/vga.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643837785417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter displayModule:disM\|vga:vgaModule\|simple_counter:col_counter " "Elaborating entity \"simple_counter\" for hierarchy \"displayModule:disM\|vga:vgaModule\|simple_counter:col_counter\"" {  } { { "vga.sv" "col_counter" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/vga.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643837785428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameStateModule gameStateModule:gsm " "Elaborating entity \"gameStateModule\" for hierarchy \"gameStateModule:gsm\"" {  } { { "chipinterface.sv" "gsm" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643837785441 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score chipinterface.sv(203) " "Verilog HDL or VHDL warning at chipinterface.sv(203): object \"score\" assigned a value but never read" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643837785442 "|ChipInterface|gameStateModule:gsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_L chipinterface.sv(203) " "Verilog HDL or VHDL warning at chipinterface.sv(203): object \"reset_L\" assigned a value but never read" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643837785442 "|ChipInterface|gameStateModule:gsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 chipinterface.sv(210) " "Verilog HDL assignment warning at chipinterface.sv(210): truncated value with size 32 to match size of target (10)" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643837785443 "|ChipInterface|gameStateModule:gsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 chipinterface.sv(211) " "Verilog HDL assignment warning at chipinterface.sv(211): truncated value with size 32 to match size of target (10)" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643837785443 "|ChipInterface|gameStateModule:gsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_x_new chipinterface.sv(239) " "Verilog HDL Always Construct warning at chipinterface.sv(239): inferring latch(es) for variable \"sign_x_new\", which holds its previous value in one or more paths through the always construct" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643837785447 "|ChipInterface|gameStateModule:gsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_y_new chipinterface.sv(239) " "Verilog HDL Always Construct warning at chipinterface.sv(239): inferring latch(es) for variable \"sign_y_new\", which holds its previous value in one or more paths through the always construct" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643837785447 "|ChipInterface|gameStateModule:gsm"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "chipinterface.sv(239) " "SystemVerilog RTL Coding error at chipinterface.sv(239): always_comb construct does not infer purely combinational logic." {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 239 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1643837785448 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "paddleX chipinterface.sv(199) " "Output port \"paddleX\" at chipinterface.sv(199) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785451 "|ChipInterface|gameStateModule:gsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "paddleY chipinterface.sv(199) " "Output port \"paddleY\" at chipinterface.sv(199) has no driver" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643837785451 "|ChipInterface|gameStateModule:gsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_y_new chipinterface.sv(239) " "Inferred latch for \"sign_y_new\" at chipinterface.sv(239)" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643837785453 "|ChipInterface|gameStateModule:gsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_x_new chipinterface.sv(239) " "Inferred latch for \"sign_x_new\" at chipinterface.sv(239)" {  } { { "chipinterface.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643837785453 "|ChipInterface|gameStateModule:gsm"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "gameStateModule:gsm " "Can't elaborate user hierarchy \"gameStateModule:gsm\"" {  } { { "chipinterface.sv" "gsm" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipinterface.sv" 47 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643837785455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/output_files/FPGAQuartusProject.map.smsg " "Generated suppressed messages file C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/output_files/FPGAQuartusProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643837785525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643837785674 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb  2 16:36:25 2022 " "Processing ended: Wed Feb  2 16:36:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643837785674 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643837785674 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643837785674 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643837785674 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643837786314 ""}
