# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../mPMT_DAQ.srcs/sources_1/ip/clk_wiz_0" \
"TB_SPI_MS_time_impl.v" \

# Do not sort compile order
nosort
