Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 11 17:42:47 2024
| Host         : CS152A-07 running 64-bit major release  (build 9200)
| Command      : report_drc -file basys3_drc_opted.rpt -pb basys3_drc_opted.pb -rpx basys3_drc_opted.rpx
| Design       : basys3
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| PLIO-3    | Warning  | Placement Constraints Check for IO constraints | 1          |
| REQP-1840 | Warning  | RAMB18 async control check                     | 1          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus sw[7:0] are not locked:  sw[7] sw[6] sw[5] sw[4]
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 uart_top_/tfifo_/mem_reg has an input control pin uart_top_/tfifo_/mem_reg/ENBWREN (net: uart_top_/tfifo_/mem_reg_ENBWREN_cooolgate_en_sig_2) which is driven by a register (arst_ff_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


