

================================================================
== Vivado HLS Report for 'mire'
================================================================
* Date:           Tue Oct  3 14:12:50 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mire
* Solution:       mire
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.764 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   615361|   615361| 6.154 ms | 6.154 ms |  615361|  615361|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   615360|   615360|      1282|          -|          -|   480|    no    |
        | + Loop 1.1  |     1280|     1280|         2|          -|          -|   640|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     99|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|      42|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      42|    171|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |x_fu_113_p2           |     +    |      0|  0|  14|          10|           1|
    |y_fu_101_p2           |     +    |      0|  0|  15|           9|           1|
    |and_ln15_fu_152_p2    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_95_p2    |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln12_fu_107_p2   |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln15_fu_119_p2   |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln20_fu_125_p2   |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state2       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io    |    or    |      0|  0|   2|           1|           1|
    |p_blue_int            |  select  |      0|  0|   2|           1|           2|
    |p_green_int           |  select  |      0|  0|   2|           1|           2|
    |p_red_int             |  select  |      0|  0|   2|           1|           2|
    |xor_ln15_1_fu_146_p2  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln15_fu_131_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  99|          67|          50|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  27|          5|    1|          5|
    |p_blue_blk_n   |   9|          2|    1|          2|
    |p_green_blk_n  |   9|          2|    1|          2|
    |p_red_blk_n    |   9|          2|    1|          2|
    |x_0_reg_84     |   9|          2|   10|         20|
    |y_0_reg_73     |   9|          2|    9|         18|
    +---------------+----+-----------+-----+-----------+
    |Total          |  72|         15|   23|         49|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |ap_CS_fsm   |   4|   0|    4|          0|
    |x_0_reg_84  |  10|   0|   10|          0|
    |x_reg_187   |  10|   0|   10|          0|
    |y_0_reg_73  |   9|   0|    9|          0|
    |y_reg_179   |   9|   0|    9|          0|
    +------------+----+----+-----+-----------+
    |Total       |  42|   0|   42|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     mire     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     mire     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     mire     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     mire     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     mire     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     mire     | return value |
|p_red           | out |    8|    ap_hs   |     p_red    |    pointer   |
|p_red_ap_vld    | out |    1|    ap_hs   |     p_red    |    pointer   |
|p_red_ap_ack    |  in |    1|    ap_hs   |     p_red    |    pointer   |
|p_green         | out |    8|    ap_hs   |    p_green   |    pointer   |
|p_green_ap_vld  | out |    1|    ap_hs   |    p_green   |    pointer   |
|p_green_ap_ack  |  in |    1|    ap_hs   |    p_green   |    pointer   |
|p_blue          | out |    8|    ap_hs   |    p_blue    |    pointer   |
|p_blue_ap_vld   | out |    1|    ap_hs   |    p_blue    |    pointer   |
|p_blue_ap_ack   |  in |    1|    ap_hs   |    p_blue    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

