# Finite-State-Machines
A VHDL implementation of basic Finite State Machines (FSM) and reverse engineering other hidden FSMs.
