static int\r\ngf100_dmaobj_bind(struct nvkm_dmaobj *base, struct nvkm_gpuobj *parent,\r\nint align, struct nvkm_gpuobj **pgpuobj)\r\n{\r\nstruct gf100_dmaobj *dmaobj = gf100_dmaobj(base);\r\nstruct nvkm_device *device = dmaobj->base.dma->engine.subdev.device;\r\nint ret;\r\nret = nvkm_gpuobj_new(device, 24, align, false, parent, pgpuobj);\r\nif (ret == 0) {\r\nnvkm_kmap(*pgpuobj);\r\nnvkm_wo32(*pgpuobj, 0x00, dmaobj->flags0);\r\nnvkm_wo32(*pgpuobj, 0x04, lower_32_bits(dmaobj->base.limit));\r\nnvkm_wo32(*pgpuobj, 0x08, lower_32_bits(dmaobj->base.start));\r\nnvkm_wo32(*pgpuobj, 0x0c, upper_32_bits(dmaobj->base.limit) << 24 |\r\nupper_32_bits(dmaobj->base.start));\r\nnvkm_wo32(*pgpuobj, 0x10, 0x00000000);\r\nnvkm_wo32(*pgpuobj, 0x14, dmaobj->flags5);\r\nnvkm_done(*pgpuobj);\r\n}\r\nreturn ret;\r\n}\r\nint\r\ngf100_dmaobj_new(struct nvkm_dma *dma, const struct nvkm_oclass *oclass,\r\nvoid *data, u32 size, struct nvkm_dmaobj **pdmaobj)\r\n{\r\nunion {\r\nstruct gf100_dma_v0 v0;\r\n} *args;\r\nstruct nvkm_object *parent = oclass->parent;\r\nstruct gf100_dmaobj *dmaobj;\r\nu32 kind, user, unkn;\r\nint ret;\r\nif (!(dmaobj = kzalloc(sizeof(*dmaobj), GFP_KERNEL)))\r\nreturn -ENOMEM;\r\n*pdmaobj = &dmaobj->base;\r\nret = nvkm_dmaobj_ctor(&gf100_dmaobj_func, dma, oclass,\r\n&data, &size, &dmaobj->base);\r\nif (ret)\r\nreturn ret;\r\nret = -ENOSYS;\r\nargs = data;\r\nnvif_ioctl(parent, "create gf100 dma size %d\n", size);\r\nif (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, false))) {\r\nnvif_ioctl(parent,\r\n"create gf100 dma vers %d priv %d kind %02x\n",\r\nargs->v0.version, args->v0.priv, args->v0.kind);\r\nkind = args->v0.kind;\r\nuser = args->v0.priv;\r\nunkn = 0;\r\n} else\r\nif (size == 0) {\r\nif (dmaobj->base.target != NV_MEM_TARGET_VM) {\r\nkind = GF100_DMA_V0_KIND_PITCH;\r\nuser = GF100_DMA_V0_PRIV_US;\r\nunkn = 2;\r\n} else {\r\nkind = GF100_DMA_V0_KIND_VM;\r\nuser = GF100_DMA_V0_PRIV_VM;\r\nunkn = 0;\r\n}\r\n} else\r\nreturn ret;\r\nif (user > 2)\r\nreturn -EINVAL;\r\ndmaobj->flags0 |= (kind << 22) | (user << 20) | oclass->base.oclass;\r\ndmaobj->flags5 |= (unkn << 16);\r\nswitch (dmaobj->base.target) {\r\ncase NV_MEM_TARGET_VM:\r\ndmaobj->flags0 |= 0x00000000;\r\nbreak;\r\ncase NV_MEM_TARGET_VRAM:\r\ndmaobj->flags0 |= 0x00010000;\r\nbreak;\r\ncase NV_MEM_TARGET_PCI:\r\ndmaobj->flags0 |= 0x00020000;\r\nbreak;\r\ncase NV_MEM_TARGET_PCI_NOSNOOP:\r\ndmaobj->flags0 |= 0x00030000;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (dmaobj->base.access) {\r\ncase NV_MEM_ACCESS_VM:\r\nbreak;\r\ncase NV_MEM_ACCESS_RO:\r\ndmaobj->flags0 |= 0x00040000;\r\nbreak;\r\ncase NV_MEM_ACCESS_WO:\r\ncase NV_MEM_ACCESS_RW:\r\ndmaobj->flags0 |= 0x00080000;\r\nbreak;\r\n}\r\nreturn 0;\r\n}
