# 1 "arch/arm/boot/dts/sama5d35ek.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/sama5d35ek.dts"







/dts-v1/;
# 1 "arch/arm/boot/dts/sama5d35.dtsi" 1






# 1 "arch/arm/boot/dts/sama5d3.dtsi" 1
# 10 "arch/arm/boot/dts/sama5d3.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/at91.h" 1
# 11 "arch/arm/boot/dts/sama5d3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/at91.h" 1
# 12 "arch/arm/boot/dts/sama5d3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 13 "arch/arm/boot/dts/sama5d3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 14 "arch/arm/boot/dts/sama5d3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/at91.h" 1
# 15 "arch/arm/boot/dts/sama5d3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mfd/at91-usart.h" 1
# 16 "arch/arm/boot/dts/sama5d3.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;
 model = "Atmel SAMA5D3 family SoC";
 compatible = "atmel,sama5d3", "atmel,sama5";
 interrupt-parent = <&aic>;

 aliases {
  serial0 = &dbgu;
  serial1 = &usart0;
  serial2 = &usart1;
  serial3 = &usart2;
  serial4 = &usart3;
  serial5 = &uart0;
  gpio0 = &pioA;
  gpio1 = &pioB;
  gpio2 = &pioC;
  gpio3 = &pioD;
  gpio4 = &pioE;
  tcb0 = &tcb0;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  ssc0 = &ssc0;
  ssc1 = &ssc1;
  pwm0 = &pwm0;
 };
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a5";
   reg = <0x0>;
  };
 };

 pmu {
  compatible = "arm,cortex-a5-pmu";
  interrupts = <46 4 0>;
 };

 memory@20000000 {
  device_type = "memory";
  reg = <0x20000000 0x8000000>;
 };

 clocks {
  slow_xtal: slow_xtal {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  main_xtal: main_xtal {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  adc_op_clk: adc_op_clk{
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <1000000>;
  };
 };

 sram: sram@300000 {
  compatible = "mmio-sram";
  reg = <0x00300000 0x20000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x00300000 0x20000>;
 };

 ahb {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  apb {
   compatible = "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   mmc0: mmc@f0000000 {
    compatible = "atmel,hsmci";
    reg = <0xf0000000 0x600>;
    interrupts = <21 4 0>;
    dmas = <&dma0 2 (0 & (0xff))>;
    dma-names = "rxtx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_mmc0_clk_cmd_dat0 &pinctrl_mmc0_dat1_3 &pinctrl_mmc0_dat4_7>;
    status = "disabled";
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&pmc 2 21>;
    clock-names = "mci_clk";
   };

   spi0: spi@f0004000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "atmel,at91rm9200-spi";
    reg = <0xf0004000 0x100>;
    interrupts = <24 4 3>;
    dmas = <&dma0 2 (1 & (0xff))>,
           <&dma0 2 (2 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_spi0>;
    clocks = <&pmc 2 24>;
    clock-names = "spi_clk";
    status = "disabled";
   };

   ssc0: ssc@f0008000 {
    compatible = "atmel,at91sam9g45-ssc";
    reg = <0xf0008000 0x4000>;
    interrupts = <38 4 4>;
    dmas = <&dma0 2 (13 & (0xff))>,
           <&dma0 2 (14 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
    clocks = <&pmc 2 38>;
    clock-names = "pclk";
    status = "disabled";
   };

   tcb0: timer@f0010000 {
    compatible = "atmel,at91sam9x5-tcb", "simple-mfd", "syscon";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0xf0010000 0x100>;
    interrupts = <26 4 0>;
    clocks = <&pmc 2 26>, <&clk32k>;
    clock-names = "t0_clk", "slow_clk";
   };

   i2c0: i2c@f0014000 {
    compatible = "atmel,at91sam9x5-i2c";
    reg = <0xf0014000 0x4000>;
    interrupts = <18 4 6>;
    dmas = <&dma0 2 (7 & (0xff))>,
           <&dma0 2 (8 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default", "gpio";
    pinctrl-0 = <&pinctrl_i2c0>;
    pinctrl-1 = <&pinctrl_i2c0_gpio>;
    sda-gpios = <&pioA 30 0>;
    scl-gpios = <&pioA 31 (0 | (2 | 4))>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&pmc 2 18>;
    status = "disabled";
   };

   i2c1: i2c@f0018000 {
    compatible = "atmel,at91sam9x5-i2c";
    reg = <0xf0018000 0x4000>;
    interrupts = <19 4 6>;
    dmas = <&dma0 2 (9 & (0xff))>,
           <&dma0 2 (10 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default", "gpio";
    pinctrl-0 = <&pinctrl_i2c1>;
    pinctrl-1 = <&pinctrl_i2c1_gpio>;
    sda-gpios = <&pioC 26 0>;
    scl-gpios = <&pioC 27 (0 | (2 | 4))>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&pmc 2 19>;
    status = "disabled";
   };

   usart0: serial@f001c000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf001c000 0x100>;
    atmel,usart-mode = <0>;
    interrupts = <12 4 5>;
    dmas = <&dma0 2 (3 & (0xff))>,
           <&dma0 2 ((4 & (0xff)) | (0x2 << (8)))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usart0>;
    clocks = <&pmc 2 12>;
    clock-names = "usart";
    status = "disabled";
   };

   usart1: serial@f0020000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf0020000 0x100>;
    atmel,usart-mode = <0>;
    interrupts = <13 4 5>;
    dmas = <&dma0 2 (5 & (0xff))>,
           <&dma0 2 ((6 & (0xff)) | (0x2 << (8)))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usart1>;
    clocks = <&pmc 2 13>;
    clock-names = "usart";
    status = "disabled";
   };

   uart0: serial@f0024000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf0024000 0x100>;
    atmel,usart-mode = <0>;
    interrupts = <16 4 5>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart0>;
    clocks = <&pmc 2 16>;
    clock-names = "usart";
    status = "disabled";
   };

   pwm0: pwm@f002c000 {
    compatible = "atmel,sama5d3-pwm";
    reg = <0xf002c000 0x300>;
    interrupts = <28 4 4>;
    #pwm-cells = <3>;
    clocks = <&pmc 2 28>;
    status = "disabled";
   };

   isi: isi@f0034000 {
    compatible = "atmel,at91sam9g45-isi";
    reg = <0xf0034000 0x4000>;
    interrupts = <37 4 5>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_isi_data_0_7>;
    clocks = <&pmc 2 37>;
    clock-names = "isi_clk";
    status = "disabled";
    port {
     #address-cells = <1>;
     #size-cells = <0>;
    };
   };

   sfr: sfr@f0038000 {
    compatible = "atmel,sama5d3-sfr", "syscon";
    reg = <0xf0038000 0x60>;
   };

   mmc1: mmc@f8000000 {
    compatible = "atmel,hsmci";
    reg = <0xf8000000 0x600>;
    interrupts = <22 4 0>;
    dmas = <&dma1 2 (0 & (0xff))>;
    dma-names = "rxtx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_mmc1_clk_cmd_dat0 &pinctrl_mmc1_dat1_3>;
    status = "disabled";
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&pmc 2 22>;
    clock-names = "mci_clk";
   };

   spi1: spi@f8008000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "atmel,at91rm9200-spi";
    reg = <0xf8008000 0x100>;
    interrupts = <25 4 3>;
    dmas = <&dma1 2 (15 & (0xff))>,
           <&dma1 2 (16 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_spi1>;
    clocks = <&pmc 2 25>;
    clock-names = "spi_clk";
    status = "disabled";
   };

   ssc1: ssc@f800c000 {
    compatible = "atmel,at91sam9g45-ssc";
    reg = <0xf800c000 0x4000>;
    interrupts = <39 4 4>;
    dmas = <&dma1 2 (3 & (0xff))>,
           <&dma1 2 (4 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_ssc1_tx &pinctrl_ssc1_rx>;
    clocks = <&pmc 2 39>;
    clock-names = "pclk";
    status = "disabled";
   };

   adc0: adc@f8018000 {
    compatible = "atmel,sama5d3-adc";
    reg = <0xf8018000 0x100>;
    interrupts = <29 4 5>;
    pinctrl-names = "default";
    pinctrl-0 = <
     &pinctrl_adc0_adtrg
     &pinctrl_adc0_ad0
     &pinctrl_adc0_ad1
     &pinctrl_adc0_ad2
     &pinctrl_adc0_ad3
     &pinctrl_adc0_ad4
     &pinctrl_adc0_ad5
     &pinctrl_adc0_ad6
     &pinctrl_adc0_ad7
     &pinctrl_adc0_ad8
     &pinctrl_adc0_ad9
     &pinctrl_adc0_ad10
     &pinctrl_adc0_ad11
     >;
    clocks = <&pmc 2 29>,
      <&adc_op_clk>;
    clock-names = "adc_clk", "adc_op_clk";
    atmel,adc-channels-used = <0xfff>;
    atmel,adc-startup-time = <40>;
    atmel,adc-use-external-triggers;
    atmel,adc-vref = <3000>;
    atmel,adc-sample-hold-time = <11>;
    status = "disabled";
   };

   i2c2: i2c@f801c000 {
    compatible = "atmel,at91sam9x5-i2c";
    reg = <0xf801c000 0x4000>;
    interrupts = <20 4 6>;
    dmas = <&dma1 2 (11 & (0xff))>,
           <&dma1 2 (12 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default", "gpio";
    pinctrl-0 = <&pinctrl_i2c2>;
    pinctrl-1 = <&pinctrl_i2c2_gpio>;
    sda-gpios = <&pioA 18 0>;
    scl-gpios = <&pioA 19 (0 | (2 | 4))>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&pmc 2 20>;
    status = "disabled";
   };

   usart2: serial@f8020000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf8020000 0x100>;
    atmel,usart-mode = <0>;
    interrupts = <14 4 5>;
    dmas = <&dma1 2 (7 & (0xff))>,
           <&dma1 2 ((8 & (0xff)) | (0x2 << (8)))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usart2>;
    clocks = <&pmc 2 14>;
    clock-names = "usart";
    status = "disabled";
   };

   usart3: serial@f8024000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf8024000 0x100>;
    atmel,usart-mode = <0>;
    interrupts = <15 4 5>;
    dmas = <&dma1 2 (9 & (0xff))>,
           <&dma1 2 ((10 & (0xff)) | (0x2 << (8)))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usart3>;
    clocks = <&pmc 2 15>;
    clock-names = "usart";
    status = "disabled";
   };

   sha: crypto@f8034000 {
    compatible = "atmel,at91sam9g46-sha";
    reg = <0xf8034000 0x100>;
    interrupts = <42 4 0>;
    dmas = <&dma1 2 (17 & (0xff))>;
    dma-names = "tx";
    clocks = <&pmc 2 42>;
    clock-names = "sha_clk";
   };

   aes: crypto@f8038000 {
    compatible = "atmel,at91sam9g46-aes";
    reg = <0xf8038000 0x100>;
    interrupts = <43 4 0>;
    dmas = <&dma1 2 (18 & (0xff))>,
           <&dma1 2 (19 & (0xff))>;
    dma-names = "tx", "rx";
    clocks = <&pmc 2 43>;
    clock-names = "aes_clk";
   };

   tdes: crypto@f803c000 {
    compatible = "atmel,at91sam9g46-tdes";
    reg = <0xf803c000 0x100>;
    interrupts = <44 4 0>;
    dmas = <&dma1 2 (20 & (0xff))>,
           <&dma1 2 (21 & (0xff))>;
    dma-names = "tx", "rx";
    clocks = <&pmc 2 44>;
    clock-names = "tdes_clk";
   };

   trng@f8040000 {
    compatible = "atmel,at91sam9g45-trng";
    reg = <0xf8040000 0x100>;
    interrupts = <45 4 0>;
    clocks = <&pmc 2 45>;
   };

   hsmc: hsmc@ffffc000 {
    compatible = "atmel,sama5d3-smc", "syscon", "simple-mfd";
    reg = <0xffffc000 0x1000>;
    interrupts = <5 4 6>;
    clocks = <&pmc 2 5>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;

    pmecc: ecc-engine@ffffc070 {
     compatible = "atmel,at91sam9g45-pmecc";
     reg = <0xffffc070 0x490>,
           <0xffffc500 0x100>;
    };
   };

   dma0: dma-controller@ffffe600 {
    compatible = "atmel,at91sam9g45-dma";
    reg = <0xffffe600 0x200>;
    interrupts = <30 4 0>;
    #dma-cells = <2>;
    clocks = <&pmc 2 30>;
    clock-names = "dma_clk";
   };

   dma1: dma-controller@ffffe800 {
    compatible = "atmel,at91sam9g45-dma";
    reg = <0xffffe800 0x200>;
    interrupts = <31 4 0>;
    #dma-cells = <2>;
    clocks = <&pmc 2 31>;
    clock-names = "dma_clk";
   };

   ramc0: ramc@ffffea00 {
    compatible = "atmel,sama5d3-ddramc";
    reg = <0xffffea00 0x200>;
    clocks = <&pmc 1 2>, <&pmc 2 49>;
    clock-names = "ddrck", "mpddr";
   };

   dbgu: serial@ffffee00 {
    compatible = "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart";
    reg = <0xffffee00 0x200>;
    atmel,usart-mode = <0>;
    interrupts = <2 4 7>;
    dmas = <&dma1 2 (13 & (0xff))>,
           <&dma1 2 ((14 & (0xff)) | (0x2 << (8)))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_dbgu>;
    clocks = <&pmc 2 2>;
    clock-names = "usart";
    status = "disabled";
   };

   aic: interrupt-controller@fffff000 {
    #interrupt-cells = <3>;
    compatible = "atmel,sama5d3-aic";
    interrupt-controller;
    reg = <0xfffff000 0x200>;
    atmel,external-irqs = <47>;
   };

   pinctrl: pinctrl@fffff200 {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "atmel,sama5d3-pinctrl", "atmel,at91sam9x5-pinctrl", "simple-bus";
    ranges = <0xfffff200 0xfffff200 0xa00>;
    atmel,mux-mask = <

     0xffffffff 0xc0fc0000 0xc0ff0000
     0xffffffff 0x0ff8ffff 0x00000000
     0xffffffff 0xbc00f1ff 0x7c00fc00
     0xffffffff 0xc001c0e0 0x0001c1e0
     0xffffffff 0xbf9f8000 0x18000000
     >;


    adc0 {
     pinctrl_adc0_adtrg: adc0_adtrg {
      atmel,pins =
       <3 19 1 (0 << 0)>;
     };
     pinctrl_adc0_ad0: adc0_ad0 {
      atmel,pins =
       <3 20 1 (0 << 0)>;
     };
     pinctrl_adc0_ad1: adc0_ad1 {
      atmel,pins =
       <3 21 1 (0 << 0)>;
     };
     pinctrl_adc0_ad2: adc0_ad2 {
      atmel,pins =
       <3 22 1 (0 << 0)>;
     };
     pinctrl_adc0_ad3: adc0_ad3 {
      atmel,pins =
       <3 23 1 (0 << 0)>;
     };
     pinctrl_adc0_ad4: adc0_ad4 {
      atmel,pins =
       <3 24 1 (0 << 0)>;
     };
     pinctrl_adc0_ad5: adc0_ad5 {
      atmel,pins =
       <3 25 1 (0 << 0)>;
     };
     pinctrl_adc0_ad6: adc0_ad6 {
      atmel,pins =
       <3 26 1 (0 << 0)>;
     };
     pinctrl_adc0_ad7: adc0_ad7 {
      atmel,pins =
       <3 27 1 (0 << 0)>;
     };
     pinctrl_adc0_ad8: adc0_ad8 {
      atmel,pins =
       <3 28 1 (0 << 0)>;
     };
     pinctrl_adc0_ad9: adc0_ad9 {
      atmel,pins =
       <3 29 1 (0 << 0)>;
     };
     pinctrl_adc0_ad10: adc0_ad10 {
      atmel,pins =
       <3 30 1 (0 << 0)>;
     };
     pinctrl_adc0_ad11: adc0_ad11 {
      atmel,pins =
       <3 31 1 (0 << 0)>;
     };
    };

    dbgu {
     pinctrl_dbgu: dbgu-0 {
      atmel,pins =
       <1 30 1 (1 << 0)
        1 31 1 (0 << 0)>;
     };
    };

    ebi {
     pinctrl_ebi_addr: ebi-addr-0 {
      atmel,pins =
       <4 1 1 (0 << 0)
        4 2 1 (0 << 0)
        4 3 1 (0 << 0)
        4 4 1 (0 << 0)
        4 5 1 (0 << 0)
        4 6 1 (0 << 0)
        4 7 1 (0 << 0)
        4 8 1 (0 << 0)
        4 9 1 (0 << 0)
        4 10 1 (0 << 0)
        4 11 1 (0 << 0)
        4 12 1 (0 << 0)
        4 13 1 (0 << 0)
        4 14 1 (0 << 0)
        4 15 1 (0 << 0)
        4 16 1 (0 << 0)
        4 17 1 (0 << 0)
        4 18 1 (0 << 0)
        4 19 1 (0 << 0)
        4 20 1 (0 << 0)
        4 21 1 (0 << 0)
        4 22 1 (0 << 0)
        4 23 1 (0 << 0)>;
     };

     pinctrl_ebi_nand_addr: ebi-addr-1 {
      atmel,pins =
       <4 21 1 (0 << 0)
        4 22 1 (0 << 0)>;
     };

     pinctrl_ebi_cs0: ebi-cs0-0 {
      atmel,pins =
       <4 24 1 (0 << 0)>;
     };

     pinctrl_ebi_cs1: ebi-cs1-0 {
      atmel,pins =
       <4 25 1 (0 << 0)>;
     };

     pinctrl_ebi_cs2: ebi-cs2-0 {
      atmel,pins =
       <4 26 1 (0 << 0)>;
     };

     pinctrl_ebi_nwait: ebi-nwait-0 {
      atmel,pins =
       <4 28 1 (0 << 0)>;
     };

     pinctrl_ebi_nwr1_nbs1: ebi-nwr1-nbs1-0 {
      atmel,pins =
       <4 27 1 (0 << 0)>;
     };
    };

    i2c0 {
     pinctrl_i2c0: i2c0-0 {
      atmel,pins =
       <0 30 1 (0 << 0)
        0 31 1 (0 << 0)>;
     };

     pinctrl_i2c0_gpio: i2c0-gpio {
      atmel,pins =
       <0 30 0 (0 << 0)
        0 31 0 (0 << 0)>;
     };
    };

    i2c1 {
     pinctrl_i2c1: i2c1-0 {
      atmel,pins =
       <2 26 2 (0 << 0)
        2 27 2 (0 << 0)>;
     };

     pinctrl_i2c1_gpio: i2c1-gpio {
      atmel,pins =
       <2 26 0 (0 << 0)
        2 27 0 (0 << 0)>;
     };
    };

    i2c2 {
     pinctrl_i2c2: i2c2-0 {
      atmel,pins =
       <0 18 2 (0 << 0)
        0 19 2 (0 << 0)>;
     };

     pinctrl_i2c2_gpio: i2c2-gpio {
      atmel,pins =
       <0 18 0 (0 << 0)
        0 19 0 (0 << 0)>;
     };
    };

    isi {
     pinctrl_isi_data_0_7: isi-0-data-0-7 {
      atmel,pins =
       <0 16 3 (0 << 0)
        0 17 3 (0 << 0)
        0 18 3 (0 << 0)
        0 19 3 (0 << 0)
        0 20 3 (0 << 0)
        0 21 3 (0 << 0)
        0 22 3 (0 << 0)
        0 23 3 (0 << 0)
        2 30 3 (0 << 0)
        0 31 3 (0 << 0)
        0 30 3 (0 << 0)>;
     };

     pinctrl_isi_data_8_9: isi-0-data-8-9 {
      atmel,pins =
       <2 29 3 (0 << 0)
        2 28 3 (0 << 0)>;
     };

     pinctrl_isi_data_10_11: isi-0-data-10-11 {
      atmel,pins =
       <2 27 3 (0 << 0)
        2 26 3 (0 << 0)>;
     };
    };

    mmc0 {
     pinctrl_mmc0_clk_cmd_dat0: mmc0_clk_cmd_dat0 {
      atmel,pins =
       <3 9 1 (0 << 0)
        3 0 1 (1 << 0)
        3 1 1 (1 << 0)>;
     };
     pinctrl_mmc0_dat1_3: mmc0_dat1_3 {
      atmel,pins =
       <3 2 1 (1 << 0)
        3 3 1 (1 << 0)
        3 4 1 (1 << 0)>;
     };
     pinctrl_mmc0_dat4_7: mmc0_dat4_7 {
      atmel,pins =
       <3 5 1 (1 << 0)
        3 6 1 (1 << 0)
        3 7 1 (1 << 0)
        3 8 1 (1 << 0)>;
     };
    };

    mmc1 {
     pinctrl_mmc1_clk_cmd_dat0: mmc1_clk_cmd_dat0 {
      atmel,pins =
       <1 24 1 (0 << 0)
        1 19 1 (1 << 0)
        1 20 1 (1 << 0)>;
     };
     pinctrl_mmc1_dat1_3: mmc1_dat1_3 {
      atmel,pins =
       <1 21 1 (1 << 0)
        1 22 1 (1 << 0)
        1 23 1 (1 << 0)>;
     };
    };

    nand0 {
     pinctrl_nand0_ale_cle: nand0_ale_cle-0 {
      atmel,pins =
       <4 21 1 (1 << 0)
        4 22 1 (1 << 0)>;
     };
    };

    pwm0 {
     pinctrl_pwm0_pwmh0_0: pwm0_pwmh0-0 {
      atmel,pins =
       <0 20 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwmh0_1: pwm0_pwmh0-1 {
      atmel,pins =
       <1 0 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml0_0: pwm0_pwml0-0 {
      atmel,pins =
       <0 21 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml0_1: pwm0_pwml0-1 {
      atmel,pins =
       <1 1 2 (0 << 0)>;
     };

     pinctrl_pwm0_pwmh1_0: pwm0_pwmh1-0 {
      atmel,pins =
       <0 22 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwmh1_1: pwm0_pwmh1-1 {
      atmel,pins =
       <1 4 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwmh1_2: pwm0_pwmh1-2 {
      atmel,pins =
       <1 27 3 (0 << 0)>;
     };
     pinctrl_pwm0_pwml1_0: pwm0_pwml1-0 {
      atmel,pins =
       <0 23 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml1_1: pwm0_pwml1-1 {
      atmel,pins =
       <1 5 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml1_2: pwm0_pwml1-2 {
      atmel,pins =
       <4 31 2 (0 << 0)>;
     };

     pinctrl_pwm0_pwmh2_0: pwm0_pwmh2-0 {
      atmel,pins =
       <1 8 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwmh2_1: pwm0_pwmh2-1 {
      atmel,pins =
       <3 5 3 (0 << 0)>;
     };
     pinctrl_pwm0_pwml2_0: pwm0_pwml2-0 {
      atmel,pins =
       <1 9 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml2_1: pwm0_pwml2-1 {
      atmel,pins =
       <3 6 3 (0 << 0)>;
     };

     pinctrl_pwm0_pwmh3_0: pwm0_pwmh3-0 {
      atmel,pins =
       <1 12 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwmh3_1: pwm0_pwmh3-1 {
      atmel,pins =
       <3 7 3 (0 << 0)>;
     };
     pinctrl_pwm0_pwml3_0: pwm0_pwml3-0 {
      atmel,pins =
       <1 13 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml3_1: pwm0_pwml3-1 {
      atmel,pins =
       <3 8 3 (0 << 0)>;
     };
    };

    spi0 {
     pinctrl_spi0: spi0-0 {
      atmel,pins =
       <3 10 1 (0 << 0)
        3 11 1 (0 << 0)
        3 12 1 (0 << 0)>;
     };
    };

    spi1 {
     pinctrl_spi1: spi1-0 {
      atmel,pins =
       <2 22 1 (0 << 0)
        2 23 1 (0 << 0)
        2 24 1 (0 << 0)>;
     };
    };

    ssc0 {
     pinctrl_ssc0_tx: ssc0_tx {
      atmel,pins =
       <2 16 1 (0 << 0)
        2 17 1 (0 << 0)
        2 18 1 (0 << 0)>;
     };

     pinctrl_ssc0_rx: ssc0_rx {
      atmel,pins =
       <2 19 1 (0 << 0)
        2 20 1 (0 << 0)
        2 21 1 (0 << 0)>;
     };
    };

    ssc1 {
     pinctrl_ssc1_tx: ssc1_tx {
      atmel,pins =
       <1 2 2 (0 << 0)
        1 3 2 (0 << 0)
        1 6 2 (0 << 0)>;
     };

     pinctrl_ssc1_rx: ssc1_rx {
      atmel,pins =
       <1 7 2 (0 << 0)
        1 10 2 (0 << 0)
        1 11 2 (0 << 0)>;
     };
    };

    uart0 {
     pinctrl_uart0: uart0-0 {
      atmel,pins =
       <2 29 1 (1 << 0)
        2 30 1 (0 << 0)>;
     };
    };

    uart1 {
     pinctrl_uart1: uart1-0 {
      atmel,pins =
       <0 30 2 (1 << 0)
        0 31 2 (0 << 0)>;
     };
    };

    usart0 {
     pinctrl_usart0: usart0-0 {
      atmel,pins =
       <3 17 1 (1 << 0)
        3 18 1 (0 << 0)>;
     };

     pinctrl_usart0_rts_cts: usart0_rts_cts-0 {
      atmel,pins =
       <3 15 1 (0 << 0)
        3 16 1 (0 << 0)>;
     };
    };

    usart1 {
     pinctrl_usart1: usart1-0 {
      atmel,pins =
       <1 28 1 (1 << 0)
        1 29 1 (0 << 0)>;
     };

     pinctrl_usart1_rts_cts: usart1_rts_cts-0 {
      atmel,pins =
       <1 26 1 (0 << 0)
        1 27 1 (0 << 0)>;
     };
    };

    usart2 {
     pinctrl_usart2: usart2-0 {
      atmel,pins =
       <4 25 2 (1 << 0)
        4 26 2 (0 << 0)>;
     };

     pinctrl_usart2_rts_cts: usart2_rts_cts-0 {
      atmel,pins =
       <4 23 2 (0 << 0)
        4 24 2 (0 << 0)>;
     };
    };

    usart3 {
     pinctrl_usart3: usart3-0 {
      atmel,pins =
       <4 18 2 (1 << 0)
        4 19 2 (0 << 0)>;
     };

     pinctrl_usart3_rts_cts: usart3_rts_cts-0 {
      atmel,pins =
       <4 16 2 (0 << 0)
        4 17 2 (0 << 0)>;
     };
    };


    pioA: gpio@fffff200 {
     compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
     reg = <0xfffff200 0x100>;
     interrupts = <6 4 1>;
     #gpio-cells = <2>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     clocks = <&pmc 2 6>;
    };

    pioB: gpio@fffff400 {
     compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
     reg = <0xfffff400 0x100>;
     interrupts = <7 4 1>;
     #gpio-cells = <2>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     clocks = <&pmc 2 7>;
    };

    pioC: gpio@fffff600 {
     compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
     reg = <0xfffff600 0x100>;
     interrupts = <8 4 1>;
     #gpio-cells = <2>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     clocks = <&pmc 2 8>;
    };

    pioD: gpio@fffff800 {
     compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
     reg = <0xfffff800 0x100>;
     interrupts = <9 4 1>;
     #gpio-cells = <2>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     clocks = <&pmc 2 9>;
    };

    pioE: gpio@fffffa00 {
     compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
     reg = <0xfffffa00 0x100>;
     interrupts = <10 4 1>;
     #gpio-cells = <2>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     clocks = <&pmc 2 10>;
    };
   };

   pmc: pmc@fffffc00 {
    compatible = "atmel,sama5d3-pmc", "syscon";
    reg = <0xfffffc00 0x120>;
    interrupts = <1 4 7>;
    #clock-cells = <2>;
    clocks = <&clk32k>, <&main_xtal>;
    clock-names = "slow_clk", "main_xtal";
   };

   reset_controller: reset-controller@fffffe00 {
    compatible = "atmel,sama5d3-rstc", "atmel,at91sam9g45-rstc";
    reg = <0xfffffe00 0x10>;
    clocks = <&clk32k>;
   };

   shutdown_controller: shutdown-controller@fffffe10 {
    compatible = "atmel,at91sam9x5-shdwc";
    reg = <0xfffffe10 0x10>;
    clocks = <&clk32k>;
   };

   pit: timer@fffffe30 {
    compatible = "atmel,at91sam9260-pit";
    reg = <0xfffffe30 0xf>;
    interrupts = <3 4 5>;
    clocks = <&pmc 0 1>;
   };

   watchdog: watchdog@fffffe40 {
    compatible = "atmel,at91sam9260-wdt";
    reg = <0xfffffe40 0x10>;
    interrupts = <4 4 7>;
    clocks = <&clk32k>;
    atmel,watchdog-type = "hardware";
    atmel,reset-type = "all";
    atmel,dbg-halt;
    status = "disabled";
   };

   clk32k: sckc@fffffe50 {
    compatible = "atmel,sama5d3-sckc";
    reg = <0xfffffe50 0x4>;
    clocks = <&slow_xtal>;
    #clock-cells = <0>;
   };

   rtc@fffffeb0 {
    compatible = "atmel,at91rm9200-rtc";
    reg = <0xfffffeb0 0x30>;
    interrupts = <1 4 7>;
    clocks = <&clk32k>;
   };
  };

  nfc_sram: sram@200000 {
   compatible = "mmio-sram";
   no-memory-wc;
   reg = <0x200000 0x2400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x200000 0x2400>;
  };

  usb0: gadget@500000 {
   compatible = "atmel,sama5d3-udc";
   reg = <0x00500000 0x100000
          0xf8030000 0x4000>;
   interrupts = <33 4 2>;
   clocks = <&pmc 2 33>, <&pmc 0 2>;
   clock-names = "pclk", "hclk";
   status = "disabled";
  };

  usb1: ohci@600000 {
   compatible = "atmel,at91rm9200-ohci", "usb-ohci";
   reg = <0x00600000 0x100000>;
   interrupts = <32 4 2>;
   clocks = <&pmc 2 32>, <&pmc 2 32>, <&pmc 1 6>;
   clock-names = "ohci_clk", "hclk", "uhpck";
   status = "disabled";
  };

  usb2: ehci@700000 {
   compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
   reg = <0x00700000 0x100000>;
   interrupts = <32 4 2>;
   clocks = <&pmc 0 2>, <&pmc 2 32>;
   clock-names = "usb_clk", "ehci_clk";
   status = "disabled";
  };

  ebi: ebi@10000000 {
   compatible = "atmel,sama5d3-ebi";
   #address-cells = <2>;
   #size-cells = <1>;
   atmel,smc = <&hsmc>;
   reg = <0x10000000 0x10000000
          0x40000000 0x30000000>;
   ranges = <0x0 0x0 0x10000000 0x10000000
      0x1 0x0 0x40000000 0x10000000
      0x2 0x0 0x50000000 0x10000000
      0x3 0x0 0x60000000 0x10000000>;
   clocks = <&pmc 0 1>;
   status = "disabled";

   nand_controller: nand-controller {
    compatible = "atmel,sama5d3-nand-controller";
    atmel,nfc-sram = <&nfc_sram>;
    atmel,nfc-io = <&nfc_io>;
    ecc-engine = <&pmecc>;
    #address-cells = <2>;
    #size-cells = <1>;
    ranges;
    status = "disabled";
   };
  };

  nfc_io: nfc-io@70000000 {
   compatible = "atmel,sama5d3-nfc-io", "syscon";
   reg = <0x70000000 0x8000000>;
  };
 };
};
# 8 "arch/arm/boot/dts/sama5d35.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d3_gmac.dtsi" 1
# 12 "arch/arm/boot/dts/sama5d3_gmac.dtsi"
/ {
 ahb {
  apb {
   pinctrl@fffff200 {
    macb0 {
     pinctrl_macb0_data_rgmii: macb0_data_rgmii {
      atmel,pins =
       <1 0 1 (0 << 0)
        1 1 1 (0 << 0)
        1 2 1 (0 << 0)
        1 3 1 (0 << 0)
        1 4 1 (0 << 0)
        1 5 1 (0 << 0)
        1 6 1 (0 << 0)
        1 7 1 (0 << 0)>;
     };
     pinctrl_macb0_data_gmii: macb0_data_gmii {
      atmel,pins =
       <1 19 2 (0 << 0)
        1 20 2 (0 << 0)
        1 21 2 (0 << 0)
        1 22 2 (0 << 0)
        1 23 2 (0 << 0)
        1 24 2 (0 << 0)
        1 25 2 (0 << 0)
        1 26 2 (0 << 0)>;
     };
     pinctrl_macb0_signal_rgmii: macb0_signal_rgmii {
      atmel,pins =
       <1 8 1 (0 << 0)
        1 9 1 (0 << 0)
        1 11 1 (0 << 0)
        1 13 1 (0 << 0)
        1 16 1 (0 << 0)
        1 17 1 (0 << 0)
        1 18 1 (0 << 0)>;
     };
     pinctrl_macb0_signal_gmii: macb0_signal_gmii {
      atmel,pins =
       <1 9 1 (0 << 0)
        1 10 1 (0 << 0)
        1 11 1 (0 << 0)
        1 12 1 (0 << 0)
        1 13 1 (0 << 0)
        1 14 1 (0 << 0)
        1 15 1 (0 << 0)
        1 16 1 (0 << 0)
        1 17 1 (0 << 0)
        1 27 2 (0 << 0)>;
     };

    };
   };

   macb0: ethernet@f0028000 {
    compatible = "atmel,sama5d3-gem";
    reg = <0xf0028000 0x100>;
    interrupts = <34 4 3>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_macb0_data_rgmii &pinctrl_macb0_signal_rgmii>;
    clocks = <&pmc 2 34>, <&pmc 2 34>;
    clock-names = "hclk", "pclk";
    status = "disabled";
   };
  };
 };
};
# 9 "arch/arm/boot/dts/sama5d35.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d3_emac.dtsi" 1
# 12 "arch/arm/boot/dts/sama5d3_emac.dtsi"
/ {
 ahb {
  apb {
   pinctrl@fffff200 {
    macb1 {
     pinctrl_macb1_rmii: macb1_rmii-0 {
      atmel,pins =
       <2 0 1 (0 << 0)
        2 1 1 (0 << 0)
        2 2 1 (0 << 0)
        2 3 1 (0 << 0)
        2 4 1 (0 << 0)
        2 5 1 (0 << 0)
        2 6 1 (0 << 0)
        2 7 1 (0 << 0)
        2 8 1 (0 << 0)
        2 9 1 (0 << 0)>;
     };
    };
   };

   pmc: pmc@fffffc00 {
   };

   macb1: ethernet@f802c000 {
    compatible = "atmel,sama5d3-macb", "cdns,at91sam9260-macb", "cdns,macb";
    reg = <0xf802c000 0x100>;
    interrupts = <35 4 3>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_macb1_rmii>;
    clocks = <&pmc 2 35>, <&pmc 2 35>;
    clock-names = "hclk", "pclk";
    status = "disabled";
   };
  };
 };
};
# 10 "arch/arm/boot/dts/sama5d35.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d3_can.dtsi" 1
# 12 "arch/arm/boot/dts/sama5d3_can.dtsi"
/ {
 ahb {
  apb {
   pinctrl@fffff200 {
    can0 {
     pinctrl_can0_rx_tx: can0_rx_tx {
      atmel,pins =
       <3 14 3 (0 << 0)
        3 15 3 (0 << 0)>;
     };
    };

    can1 {
     pinctrl_can1_rx_tx: can1_rx_tx {
      atmel,pins =
       <1 14 2 (0 << 0)
        1 15 2 (0 << 0)>;
     };
    };

   };

   can0: can@f000c000 {
    compatible = "atmel,at91sam9x5-can";
    reg = <0xf000c000 0x300>;
    interrupts = <40 4 3>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_can0_rx_tx>;
    clocks = <&pmc 2 40>;
    clock-names = "can_clk";
    status = "disabled";
   };

   can1: can@f8010000 {
    compatible = "atmel,at91sam9x5-can";
    reg = <0xf8010000 0x300>;
    interrupts = <41 4 3>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_can1_rx_tx>;
    clocks = <&pmc 2 41>;
    clock-names = "can_clk";
    status = "disabled";
   };
  };
 };
};
# 11 "arch/arm/boot/dts/sama5d35.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d3_mci2.dtsi" 1
# 13 "arch/arm/boot/dts/sama5d3_mci2.dtsi"
/ {
 ahb {
  apb {
   pinctrl@fffff200 {
    mmc2 {
     pinctrl_mmc2_clk_cmd_dat0: mmc2_clk_cmd_dat0 {
      atmel,pins =
       <2 15 1 (0 << 0)
        2 10 1 (1 << 0)
        2 11 1 (1 << 0)>;
     };
     pinctrl_mmc2_dat1_3: mmc2_dat1_3 {
      atmel,pins =
       <2 12 1 (1 << 0)
        2 13 1 (1 << 0)
        2 14 1 (1 << 0)>;
     };
    };
   };

   mmc2: mmc@f8004000 {
    compatible = "atmel,hsmci";
    reg = <0xf8004000 0x600>;
    interrupts = <23 4 0>;
    dmas = <&dma1 2 (1 & (0xff))>;
    dma-names = "rxtx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_mmc2_clk_cmd_dat0 &pinctrl_mmc2_dat1_3>;
    clocks = <&pmc 2 23>;
    clock-names = "mci_clk";
    status = "disabled";
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };
 };
};
# 12 "arch/arm/boot/dts/sama5d35.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d3_uart.dtsi" 1
# 14 "arch/arm/boot/dts/sama5d3_uart.dtsi"
/ {
 aliases {
  serial5 = &uart0;
  serial6 = &uart1;
 };

 ahb {
  apb {
   pinctrl@fffff200 {
    uart0 {
     pinctrl_uart0: uart0-0 {
      atmel,pins =
       <2 29 1 (1 << 0)
        2 30 1 (0 << 0)>;
     };
    };

    uart1 {
     pinctrl_uart1: uart1-0 {
      atmel,pins =
       <0 30 2 (1 << 0)
        0 31 2 (0 << 0)>;
     };
    };
   };

   uart0: serial@f0024000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf0024000 0x100>;
    atmel,usart-mode = <0>;
    interrupts = <16 4 5>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart0>;
    clocks = <&pmc 2 16>;
    clock-names = "usart";
    status = "disabled";
   };

   uart1: serial@f8028000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf8028000 0x100>;
    atmel,usart-mode = <0>;
    interrupts = <17 4 5>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart1>;
    clocks = <&pmc 2 17>;
    clock-names = "usart";
    status = "disabled";
   };
  };
 };
};
# 13 "arch/arm/boot/dts/sama5d35.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d3_tcb1.dtsi" 1
# 13 "arch/arm/boot/dts/sama5d3_tcb1.dtsi"
/ {
 aliases {
  tcb1 = &tcb1;
 };

 ahb {
  apb {
   tcb1: timer@f8014000 {
    compatible = "atmel,at91sam9x5-tcb", "simple-mfd", "syscon";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0xf8014000 0x100>;
    interrupts = <27 4 0>;
    clocks = <&pmc 2 27>, <&clk32k>;
    clock-names = "t0_clk", "slow_clk";
   };
  };
 };
};
# 14 "arch/arm/boot/dts/sama5d35.dtsi" 2

/ {
 compatible = "atmel,sama5d35", "atmel,sama5d3", "atmel,sama5";
};
# 10 "arch/arm/boot/dts/sama5d35ek.dts" 2
# 1 "arch/arm/boot/dts/sama5d3xmb.dtsi" 1







# 1 "arch/arm/boot/dts/sama5d3xcm.dtsi" 1
# 9 "arch/arm/boot/dts/sama5d3xcm.dtsi"
/ {
 compatible = "atmel,sama5d3xcm", "atmel,sama5d3", "atmel,sama5";

 chosen {
  bootargs = "rootfstype=ubifs ubi.mtd=5 root=ubi0:rootfs";
  stdout-path = "serial0:115200n8";
 };

 memory@20000000 {
  reg = <0x20000000 0x20000000>;
 };

 clocks {
  slow_xtal {
   clock-frequency = <32768>;
  };

  main_xtal {
   clock-frequency = <12000000>;
  };
 };

 ahb {
  apb {
   spi0: spi@f0004000 {
    cs-gpios = <&pioD 13 0>, <0>, <0>, <0>;
   };

   tcb0: timer@f0010000 {
    timer@0 {
     compatible = "atmel,tcb-timer";
     reg = <0>;
    };

    timer@1 {
     compatible = "atmel,tcb-timer";
     reg = <1>;
    };
   };
  };

  ebi@10000000 {
   pinctrl-0 = <&pinctrl_ebi_addr &pinctrl_ebi_cs0>;
   pinctr-name = "default";
   status = "okay";

   nor: flash@0,0 {
    compatible = "cfi-flash";
    linux,mtd-name = "physmap-flash.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x0 0x0 0x1000000>;
    bank-width = <2>;
    atmel,smc-read-mode = "nrd";
    atmel,smc-write-mode = "nwe";
    atmel,smc-bus-width = <16>;
    atmel,smc-ncs-rd-setup-ns = <0>;
    atmel,smc-ncs-wr-setup-ns = <0>;
    atmel,smc-nwe-setup-ns = <8>;
    atmel,smc-nrd-setup-ns = <16>;
    atmel,smc-ncs-rd-pulse-ns = <84>;
    atmel,smc-ncs-wr-pulse-ns = <84>;
    atmel,smc-nrd-pulse-ns = <76>;
    atmel,smc-nwe-pulse-ns = <76>;
    atmel,smc-nrd-cycle-ns = <107>;
    atmel,smc-nwe-cycle-ns = <84>;
    atmel,smc-tdf-ns = <16>;
   };

   nand_controller: nand-controller {
    status = "okay";

    nand@3 {
     reg = <0x3 0x0 0x2>;
     atmel,rb = <0>;
     nand-ecc-mode = "hw";
     nand-ecc-strength = <4>;
     nand-ecc-step-size = <512>;
     nand-on-flash-bbt;
     label = "atmel_nand";

     partitions {
      compatible = "fixed-partitions";
      #address-cells = <1>;
      #size-cells = <1>;

      at91bootstrap@0 {
       label = "at91bootstrap";
       reg = <0x0 0x40000>;
      };

      bootloader@40000 {
       label = "bootloader";
       reg = <0x40000 0x80000>;
      };

      bootloaderenv@c0000 {
       label = "bootloader env";
       reg = <0xc0000 0xc0000>;
      };

      dtb@180000 {
       label = "device tree";
       reg = <0x180000 0x80000>;
      };

      kernel@200000 {
       label = "kernel";
       reg = <0x200000 0x600000>;
      };

      rootfs@800000 {
       label = "rootfs";
       reg = <0x800000 0x0f800000>;
      };
     };
    };
   };
  };
 };

 leds {
  compatible = "gpio-leds";

  d2 {
   label = "d2";
   gpios = <&pioE 25 1>;
   linux,default-trigger = "heartbeat";
  };
 };
};
# 9 "arch/arm/boot/dts/sama5d3xmb.dtsi" 2

/ {
 compatible = "atmel,sama5d3xmb", "atmel,sama5d3xcm", "atmel,sama5d3", "atmel,sama5";

 ahb {
  apb {
   mmc0: mmc@f0000000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_mmc0_clk_cmd_dat0 &pinctrl_mmc0_dat1_3 &pinctrl_mmc0_cd>;
    status = "okay";
    slot@0 {
     reg = <0>;
     bus-width = <4>;
     cd-gpios = <&pioD 17 0>;
    };
   };

   spi0: spi@f0004000 {
    dmas = <0>, <0>;

    flash@0 {
     compatible = "atmel,at25df321a";
     spi-max-frequency = <50000000>;
     reg = <0>;
    };
   };

   ssc0: ssc@f0008000 {
    atmel,clk-from-rk-pin;
   };






   i2c0: i2c@f0014000 {
    wm8904: wm8904@1a {
     compatible = "wlf,wm8904";
     reg = <0x1a>;
     clocks = <&pmc 1 8>;
     clock-names = "mclk";
    };
   };

   i2c1: i2c@f0018000 {
    ov2640: camera@30 {
     compatible = "ovti,ov2640";
     reg = <0x30>;
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_pck1_as_isi_mck &pinctrl_sensor_power &pinctrl_sensor_reset>;
     resetb-gpios = <&pioE 24 1>;
     pwdn-gpios = <&pioE 29 0>;

     clocks = <&pmc 1 9>;
     clock-names = "xvclk";
     assigned-clocks = <&pmc 1 9>;
     assigned-clock-rates = <25000000>;

     port {
      ov2640_0: endpoint {
       remote-endpoint = <&isi_0>;
       bus-width = <8>;
      };
     };
    };
   };

   usart1: serial@f0020000 {
    dmas = <0>, <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usart1 &pinctrl_usart1_rts_cts>;
    status = "okay";
   };

   isi: isi@f0034000 {
    port {
     isi_0: endpoint {
      remote-endpoint = <&ov2640_0>;
      bus-width = <8>;
      vsync-active = <1>;
      hsync-active = <1>;
     };
    };
   };

   mmc1: mmc@f8000000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_mmc1_clk_cmd_dat0 &pinctrl_mmc1_dat1_3 &pinctrl_mmc1_cd>;
    status = "okay";
    slot@0 {
     reg = <0>;
     bus-width = <4>;
     cd-gpios = <&pioD 18 0>;
    };
   };

   adc0: adc@f8018000 {
    pinctrl-names = "default";
    pinctrl-0 = <
     &pinctrl_adc0_adtrg
     &pinctrl_adc0_ad0
     &pinctrl_adc0_ad1
     &pinctrl_adc0_ad2
     &pinctrl_adc0_ad3
     &pinctrl_adc0_ad4
     >;
    status = "okay";
   };

   pinctrl@fffff200 {
    board {
     pinctrl_mmc0_cd: mmc0_cd {
      atmel,pins =
       <3 17 0 ((1 << 0) | (1 << 2))>;
     };

     pinctrl_mmc1_cd: mmc1_cd {
      atmel,pins =
       <3 18 0 ((1 << 0) | (1 << 2))>;
     };

     pinctrl_pck0_as_audio_mck: pck0_as_audio_mck {
      atmel,pins =
       <3 30 2 (0 << 0)>;
     };

     pinctrl_pck1_as_isi_mck: pck1_as_isi_mck-0 {
      atmel,pins =
       <3 31 2 (0 << 0)>;
     };

     pinctrl_sensor_reset: sensor_reset-0 {
      atmel,pins =
       <4 24 0 (0 << 0)>;
     };

     pinctrl_sensor_power: sensor_power-0 {
      atmel,pins =
       <4 29 0 (0 << 0)>;
     };

     pinctrl_usba_vbus: usba_vbus {
      atmel,pins =
       <3 29 0 (1 << 2)>;
     };
    };
   };

   dbgu: serial@ffffee00 {
    dmas = <0>, <0>;
    status = "okay";
   };

   watchdog@fffffe40 {
    status = "okay";
   };
  };

  usb0: gadget@500000 {
   atmel,vbus-gpio = <&pioD 29 0>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_usba_vbus>;
   status = "okay";
  };

  usb1: ohci@600000 {
   num-ports = <3>;
   atmel,vbus-gpio = <&pioD 25 0
        &pioD 26 1
        &pioD 27 1
       >;
   status = "okay";
  };

  usb2: ehci@700000 {
   status = "okay";
  };
 };

 sound {
  compatible = "atmel,asoc-wm8904";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pck0_as_audio_mck>;

  atmel,model = "wm8904 @ SAMA5D3EK";
  atmel,audio-routing =
   "Headphone Jack", "HPOUTL",
   "Headphone Jack", "HPOUTR",
   "IN2L", "Line In Jack",
   "IN2R", "Line In Jack",
   "Mic", "MICBIAS",
   "IN1L", "Mic";

  atmel,ssc-controller = <&ssc0>;
  atmel,audio-codec = <&wm8904>;

  status = "disabled";
 };
};
# 11 "arch/arm/boot/dts/sama5d35ek.dts" 2
# 1 "arch/arm/boot/dts/sama5d3xmb_emac.dtsi" 1
# 9 "arch/arm/boot/dts/sama5d3xmb_emac.dtsi"
/ {
 ahb {
  apb {
   macb1: ethernet@f802c000 {
    phy-mode = "rmii";

    #address-cells = <1>;
    #size-cells = <0>;
    phy0: ethernet-phy@1 {
     interrupt-parent = <&pioE>;
     interrupts = <30 2>;
     reg = <1>;
    };
   };
  };
 };
};
# 12 "arch/arm/boot/dts/sama5d35ek.dts" 2
# 1 "arch/arm/boot/dts/sama5d3xmb_gmac.dtsi" 1
# 9 "arch/arm/boot/dts/sama5d3xmb_gmac.dtsi"
/ {
 ahb {
  apb {
   macb0: ethernet@f0028000 {
    phy-mode = "rgmii";
    #address-cells = <1>;
    #size-cells = <0>;

    ethernet-phy@1 {
     reg = <0x1>;
     interrupt-parent = <&pioB>;
     interrupts = <25 2>;
     txen-skew-ps = <800>;
     txc-skew-ps = <3000>;
     rxdv-skew-ps = <400>;
     rxc-skew-ps = <3000>;
     rxd0-skew-ps = <400>;
     rxd1-skew-ps = <400>;
     rxd2-skew-ps = <400>;
     rxd3-skew-ps = <400>;
    };

    ethernet-phy@7 {
     reg = <0x7>;
     interrupt-parent = <&pioB>;
     interrupts = <25 2>;
     txen-skew-ps = <800>;
     txc-skew-ps = <3000>;
     rxdv-skew-ps = <400>;
     rxc-skew-ps = <3000>;
     rxd0-skew-ps = <400>;
     rxd1-skew-ps = <400>;
     rxd2-skew-ps = <400>;
     rxd3-skew-ps = <400>;
    };
   };
  };
 };
};
# 13 "arch/arm/boot/dts/sama5d35ek.dts" 2

/ {
 model = "Atmel SAMA5D35-EK";
 compatible = "atmel,sama5d35ek", "atmel,sama5d3xmb", "atmel,sama5d3xcm", "atmel,sama5d35", "atmel,sama5d3", "atmel,sama5";

 ahb {
  apb {
   spi0: spi@f0004000 {
    status = "okay";
   };

   can0: can@f000c000 {
    status = "okay";
   };

   i2c1: i2c@f0018000 {
    status = "okay";
   };

   macb0: ethernet@f0028000 {
    status = "okay";
   };

   isi: isi@f0034000 {
    status = "okay";
   };

   macb1: ethernet@f802c000 {
    status = "okay";
   };
  };
 };

 gpio_keys {
  compatible = "gpio-keys";

  pb_user1 {
   label = "pb_user1";
   gpios = <&pioE 27 0>;
   linux,code = <0x100>;
   wakeup-source;
  };
 };
};
