Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Oct 19 09:51:09 2017
| Host         : KAB-nb-t470p running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_dma_sg_wrapper_control_sets_placed.rpt
| Design       : design_dma_sg_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   306 |
| Unused register locations in slices containing registers |   914 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             428 |          166 |
| No           | No                    | Yes                    |              94 |           44 |
| No           | Yes                   | No                     |             616 |          241 |
| Yes          | No                    | No                     |            1071 |          257 |
| Yes          | No                    | Yes                    |              60 |           16 |
| Yes          | Yes                   | No                     |            3233 |          849 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                                                                  Enable Signal                                                                                                                                                 |                                                                                                                                              Set/Reset Signal                                                                                                                                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                             |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                                                                      |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                             |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                    |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                               |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                          |                                                                                                                                                                                                                                                                                                            |                2 |              2 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                              |                1 |              2 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                 |                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                           |                1 |              2 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                      |                1 |              2 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                       |                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                                                                                  |                1 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fwft_rst_done                                                                                                                             | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                                                                                                                                     |                1 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                             |                2 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                     |                2 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst/AS[0]                                                                                                            |                1 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst/AS[0]                                                                                                            |                1 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                             |                2 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                1 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                          |                                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                     |                2 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                1 |              3 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4][0]                                                                                                                                  | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                                                                   |                1 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                                              | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                     |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                     | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                     |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                          | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                                                                        | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                         | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                1 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                               | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                              |                1 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                  |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                                                                     |                1 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                                                                      | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                     |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                               |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                                            |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                              | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                              |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                                                           |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                                                  |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                         | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                              | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                                             |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                                             |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[3] | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/SR[0]                   |                1 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                         | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                           | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                             |                1 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                     | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                     |                2 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                                        | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                              |                1 |              4 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                1 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                              | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                2 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                          | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                1 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                              | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                2 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                          |                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                    | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |                1 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                          |                3 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                                              |                2 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                            | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                                              |                3 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                    | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |                2 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                                                          | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                    | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                1 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                               | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                          |                1 |              5 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                           | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                2 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                          | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                3 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[5][0]                                               |                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                          | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                                                                                      |                2 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                            | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                                           |                2 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                             |                3 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                  | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                2 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                             | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                           |                1 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[13][0]                                                                                                             | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                2 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                               | design_dma_sg_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                             | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                           |                1 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                3 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                3 |              6 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_1_n_0                                                                                                                                                      |                2 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                                                                |                2 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                                               | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                                                                   |                2 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[3] | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[6][0] |                3 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/count_reg[0][0]                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                3 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                             | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                2 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                3 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                             | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                           |                2 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                                              |                3 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                    | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                3 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                             | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                           |                1 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                4 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                  | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                2 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_si_data                                                                                                                                         | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                4 |              7 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                           | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23]_0[0]                                                                                                                                                                                                                  |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                                                                                             | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                                                                    |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1[0]                                                                                                                                                                         | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                5 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0                                                                                                                                                                                     |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1[0]                                                                                                                                                                         | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                4 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                    | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                            |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[13][0]                                                                                                             | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                    |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                              | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                           |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                             | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                           |                1 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                             | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                           |                1 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                             | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                           |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                           |                4 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                             |                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                            |                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                          | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/counter0                                                                                                                                                                                                                              |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                       | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                4 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                5 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                                                                      | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                                                                   |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                               | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                4 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                4 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                       | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                      | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                5 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                             | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                             | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                             | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                4 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                             | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                1 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                             | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                                                                                                |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                             | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0][0]                                                                                                                                                |                4 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                             | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                             | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                3 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                             | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                1 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                2 |              8 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                  | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                          |                4 |              9 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg[0]                                                                                                                                                 |                4 |              9 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg[0]                                                                                                                                                 |                3 |              9 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                     | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              9 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_reg[2][0]                      | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              9 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                                           | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                4 |              9 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                                                             | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                3 |              9 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                              |                3 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                            | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                           |                3 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                3 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re__0                                                                                                                                                                                                                  | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                            |                6 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                2 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                              |                3 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                3 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                2 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                              |                2 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                         |                                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                6 |             11 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                6 |             12 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                            |                5 |             12 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                           | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                7 |             13 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                            |                7 |             13 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                                                                                             | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                4 |             13 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                            |                4 |             14 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                           | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                3 |             14 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/WEBWE[0]                    | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |             14 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                       |                4 |             14 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                3 |             15 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                  | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                                                                              |                3 |             15 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                      | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                       |                4 |             16 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                      | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                       |                4 |             16 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                     |                                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                   | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                4 |             16 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                            |                8 |             16 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                                              |                8 |             16 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                9 |             17 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                              |                                                                                                                                                                                                                                                                                                            |                3 |             17 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                         |                                                                                                                                                                                                                                                                                                            |                3 |             17 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                |                6 |             18 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                        | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                5 |             18 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0                                                                                                                                                                        | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                                            |                4 |             19 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                            |                7 |             20 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg                                              | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                                                                            |                4 |             20 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                              | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                                                                                  |                7 |             20 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                                                                                       | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                                                                                  |                6 |             20 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                6 |             21 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0[0]                                                                                                   | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                4 |             21 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[6]                           | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                5 |             21 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                 | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                7 |             21 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |               13 |             21 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                3 |             23 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                       |                9 |             24 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                            |                8 |             25 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                7 |             25 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                                                    | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                7 |             25 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                             | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                5 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out_0[5]                                                                                                                                                                                                                   | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                4 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out_0[2]                                                                                                                                                                                                                   | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                6 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0[0]                                                                                                                 | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                4 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]_0                                                                                                                                                                                         | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                                            |                6 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                                                                     | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                5 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                      | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                7 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                                           | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                                            |                4 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[6]_0[0]                                                                                                                                                                                                   | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                4 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                          | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                6 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                                                       | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                9 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                                                       | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                9 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                 | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                5 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/ftch_error_addr_reg[31][0]                                                                                                                                                                                   | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                4 |             26 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/update_address_reg[4][0]                                                                                                                                                                  | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                5 |             27 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23][0]                                                                                                                                                                         | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                                                                   |                7 |             27 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                                            |               12 |             27 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                         | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                7 |             27 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/updt_desc_reg2_reg[0]_0                                                                                                                                                                                                                   | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                                            |                4 |             27 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                         | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                7 |             27 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                7 |             28 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                                                                  | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                                                                   |                5 |             28 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                            |                5 |             28 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                          |                7 |             28 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                         |                                                                                                                                                                                                                                                                                                            |                7 |             28 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                5 |             28 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                7 |             28 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                         |                                                                                                                                                                                                                                                                                                            |                8 |             28 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                  | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                6 |             29 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                                                            | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                8 |             29 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0[0]                                                                                                                  | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                5 |             29 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                              | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                                              |                8 |             29 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                           | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                         |                8 |             29 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                                                             | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |                9 |             29 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                       | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_addr_reg_reg[6]                                                                                                                                                              |                5 |             30 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                  | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |               10 |             30 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                       | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_cmd2addr_valid1_reg_0[0]                                                                                                                                                  |                6 |             31 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |               16 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                                                                   |               10 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                                                 | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |                8 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                    |                                                                                                                                                                                                                                                                                                            |               10 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                               | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                               |                9 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                7 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                         | design_dma_sg_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                 |               16 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                    |                                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                            | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                               |                7 |             33 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                            |                8 |             33 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                            |                8 |             33 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                                                                        | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                9 |             33 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                9 |             34 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_i_2_n_0                                                                                                                                                        | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                           |               10 |             34 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |               15 |             35 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                    | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                  |                8 |             36 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                              | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                5 |             37 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                         | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                9 |             37 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                          | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                        |               10 |             37 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                            |                7 |             37 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                               | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out[3]_i_1__3_n_0                                                                                                                                                      |               10 |             37 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                                            |               15 |             38 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                      |                                                                                                                                                                                                                                                                                                            |                5 |             39 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                            |               11 |             40 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                           | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               15 |             41 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                            |               12 |             41 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                         | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                 |               10 |             41 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                     | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               10 |             41 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                           | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                                                              |                7 |             42 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                       | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |               10 |             42 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                           | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                                              |                6 |             43 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                               | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |               10 |             43 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                       | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |               12 |             44 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |               19 |             44 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |               10 |             47 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                            |               11 |             47 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                            | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               10 |             47 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                      | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                9 |             48 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                  |               13 |             57 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                         | design_dma_sg_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |               13 |             65 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                                                            | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                 |               14 |             66 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                                                                 | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                                              |               18 |             66 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                                                            |                                                                                                                                                                                                                                                                                                            |               13 |             67 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                                                                  |                                                                                                                                                                                                                                                                                                            |               15 |             67 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                                                            |                                                                                                                                                                                                                                                                                                            |               14 |             67 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                            |               11 |             67 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                            |               21 |             69 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                            |               18 |             69 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                                                             | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                                                          |               16 |             73 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                 | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                                                          |               17 |             73 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                     |               24 |             80 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                                                    | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                                                                           |               20 |             84 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 | design_dma_sg_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                  | design_dma_sg_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                                                                           |               18 |             84 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | design_dma_sg_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               32 |             85 |
|  design_dma_sg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                            |              167 |            429 |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                    10 |
| 3      |                    11 |
| 4      |                    26 |
| 5      |                    14 |
| 6      |                    15 |
| 7      |                    15 |
| 8      |                    45 |
| 9      |                     7 |
| 10     |                    11 |
| 11     |                     1 |
| 12     |                     3 |
| 13     |                     4 |
| 14     |                     5 |
| 15     |                     2 |
| 16+    |                   125 |
+--------+-----------------------+


