================================================================================ 
Commit: c6bf5e0c68f0343204a9e583ec0b1ba0c254737f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:07:17 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1467_00

Hsd-es-id: N/A
Original commit date: Sun Nov 15 17:51:04 2020 -0800
Change-Id: I03cf13bc76c734df1bee19247e47281981cf4314
Original commit hash: 4a8624be8df0a325e9f46de7f55a3d9aa789497e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b36c053c1aafbcc010b6660b37b32fb5bb92c4fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:07:14 2021 -0800 
-------------------------------------------------------------------------------- 
Chasm falls: enable bdat table config

Hsd-es-id: 1508303519
Original commit date: Thu Nov 12 13:48:26 2020 +0800
Change-Id: I36b711434ca953cd92f1688cad3c77f391f3e88a
Original commit hash: 74103fc49381f0cafd1cdf2fd47534a1c2d16282

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ff3c2f90bb80620b41868ecf4efc4faa03f416f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:07:06 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] S3 resume fail with engineering craff and official craff on Daily BIOS v1453_00_548
Keep DTBT Enable in master

Hsd-es-id: 1508511337
Original commit date: Sun Nov 15 17:06:37 2020 +0530
Change-Id: I27dec20c42dc13778bbbbbaf90f44aa7adf6f14d
Original commit hash: 582447804967c5887ac8b26766ab0e71828c4dde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: b6e08230d02216969ab6c8a61fce7642e97eae1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:07:00 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 15 01:26:01 2020 -0800
Change-Id: I1f31d07261687f6521c06f2fe70f40d64ff0d40c
Original commit hash: a7729ae1e85350de742d3af544b6aba566245cb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 991f11faea9f605ee91f19ac0fd81f7fe4859454 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:06:52 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1466_00

Hsd-es-id: N/A
Original commit date: Sat Nov 14 17:49:28 2020 -0800
Change-Id: Id0574a3a4336f46138b2c10fb56fedac58261974
Original commit hash: 9665fcbca03c8eef5233b6b1f666ce9f9158f459

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a1d5f16e954a5aec3153dc416a51050e8d5e2d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:06:48 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 14 01:25:20 2020 -0800
Change-Id: Id4560445af01a3b395674a72bca8e6a3c01bc068
Original commit hash: b14c791cf11e630d255ecdd528421e7dc9099410

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ea5d623b535931ee1c69e9c634fd70d8f961f985 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:06:40 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 4b2de10ed01ddf8c92330b2f284c66fbb4899dd1)

Sat Nov 14 09:02:10 2020 +0000
Original commit date: Sat Nov 14 09:02:10 2020 +0000
Original commit hash: d42bc7c9addaae40817a94d2d5ddd5d2fdb5b3fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 75a9e0fbeb02688abaff07a5b9275b9757e526c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:06:37 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012739638][ADL-S][MRC][TXT_API]MRC change needed to support new SetPowerDownRequest(UINT8)  TXT library function

[Issue/Feature Description]
SetPowerDownRequest() is only for mrc usage, BIOS also has power down request. The function needs to be extended.

[Resolution]
Add a parameter PdrSrc to indicate the power down request type.
PdrSrc:
  0 - No Power Down Request
  1 - MRC requested Power Down due to scrubbing failure
  2 - BIOS setup requested power down
  3 - Power down through MOR interface

[
Hsd-es-id: 14012739638
Original commit date: Thu Nov 5 14:29:20 2020 +0800
Change-Id: I71807865f0b0193b7a9c9dca9b97c24d1b1745f3
Original commit hash: 3a7b116ced47b6265fd248e23108c0fb6ce1fea9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/TxtPeiLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLibNull/TxtPeiNull.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h

================================================================================ 
Commit: 7068c89a1733caca4d8f7fc6b3aad7fafa8b6e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:06:29 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1465_00

Hsd-es-id: N/A
Original commit date: Fri Nov 13 17:50:22 2020 -0800
Change-Id: Ia2ce3c7d6545e2fea8fd80008e25085420d744f0
Original commit hash: 63a911bcf47505ec6f43312dd15e6a1672a469b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 13104b5c4cb35f3ce43be9c0e3c12f72a0f0cd73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:06:16 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ffaa99a18c3595ea1f942bb96a4c526a1ab16dc4)

Fri Nov 13 21:00:39 2020 +0000
Original commit date: Fri Nov 13 21:00:39 2020 +0000
Original commit hash: 27507ffb993b77ac20e882332fd14e8ee1377965

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e63f0118292ae42920151e18160399e5508a668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:06:11 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD_TBD][Merge from TGL MRC 0.4.0.22: Fix for wrong frequency/gear on LPDDR Fast Boot]

Issue:
  Fast Boot fails normal mode memory test for LPDDR4 and SAGV.

Root Cause:
  For SAGV, PI divider needs to be synchronized before issuing JEDEC sequence.
  For LPDDR, PI divider must not be changed after PLL update in JEDEC sequence.

Change:
 - Added new variable to MrcOutputs: HighGear.
    This is used to save the current gear value through the Frequency Switch flow for LPDDR.
 - Removed HighFrequency from MrcSave as this gets overwritten by the current SAGV point frequency in the restore path.
 - Flush CR cache in MrcSaveMCValues
 - Updated McFrequencySet to move flow logic out of the function for detecting the LPDDR frequency switch flow and place the logic at the caller level.
    Added param to the function to indicate we should not look at OC overrides: LpJedecFreqSwitch.
    Removed MrcSetGear2() from the function as this functions job is to interact with locking the PLL.
    Removed MrcUpdateFrequencyParams() as it is no longer needed.
 - Updated MrcFreqencySwitch to take the new gear ratio to align to how frequency is handled.
 - MrcFrequencySwitch() now calls MrcSetGear2() before calling McFrequencySet().
    This ensure the correct PI Divider configuration is updated before the DCLK.EN toggling which synchronizes the PI Divider.
 - MrcFrequencyLock now only calls McFrequencySet() instead of logic to select between McFrequencySet() and MrcFrequencySwitch().
    This function now calles MrcSetGear2() after McFrequencySet() as these CR's cannot be written to until first PLL lock.
 - Updated MrcResetSequence() to print the frequency switches on fast boot.
 - Updated MrcJedecInitLpddr4() to print the MR's on FastBoot JEDEC Sequence.
 - Remove Outputs->Gear2Ever - not used in ADL.

[
Hsd-es-id: N/A
Original commit date: Thu Nov 12 00:11:07 2020 -0800
Change-Id: I7ce444231542bd4e48bf5238de12d790f7b3e67c
Original commit hash: 6430fe3e7f106317ac2d2059a7456eb768eb4bf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 96eba900a1e0a3ae5e5be2612ce94ab61cfc0ce6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:05:47 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakePBoards: Disable VTd for AlderLakeP HSLE

[
Hsd-es-id: 16012038583
Original commit date: Fri Nov 13 13:23:56 2020 +0800
Change-Id: I84ee57aae0a42a4a3eedcb7e5be3a060eb8ffa57
Original commit hash: 29751d5e3d76635074866544da4b82652f843239

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 89b0b683904d7f6f982dfdc4022f9235e67c5f46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:05:44 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Usb init code cleanup

Removed not needed anymore version 17 init code. There's no project
using xHCI IP version 17 in trunk.

Hsd-es-id: n/a
Original commit date: Mon Nov 2 12:46:56 2020 +0100
Change-Id: I07120112040ea04d93939e84aa96a027e59b9c78
Original commit hash: 7cf658e0bc4a60aedd0e11f369560d121fc42844

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: b4fd9f6e0d865c8d49f6bb89b97efd3ad6903940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:05:41 2021 -0800 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/SataLib: Snoop latency default value changed

Current value of snoop latency is too low to be able to enter PKGC.

Default value has been changed from 10us to 40us.

Hsd-es-id: 22011530175
Original commit date: Wed Oct 28 16:25:11 2020 +0100
Change-Id: I6a16e92a4c67e978af5cfb2c406ba3d49e62e56f
Original commit hash: c8f2553ad44a9fcf8a1b93b5fa65c99abf26bb36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataLib.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 658e098a5cd4eeaee7dbbd268b052b39587d351d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:05:38 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Usb2PhyLib Refactor USB2 PHY programming for IOE

- Refactor USB2 PHY programming in USB IP block to account IOE and MTL Multichip support
- Adapt FRU code to new changes

Hsd-es-id: 18013713005
Original commit date: Mon Nov 9 14:32:45 2020 +0100
Change-Id: I954d3e0b97059ce66defda8d6dcfba10e37a9dd6
Original commit hash: 791f7730fe10c77c950537fb9ae60fffb53bf9d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/Usb2PhyLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: b10b285fdb87d629e9797537ed2efba34c8c7da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:05:35 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/DMI: Remove DMI dependency for IBL

There is no DMI interface in Integrated Boot Logic (IBL)
but there are some DMI library dependencies in current IBL code.
The dependences shall be removed from the code and then PchDmiLib
shall be removed from IBL related build targets.
This change introduces an instance of PchCycyleDecodingLib for IBL
that allow to remove PchDmiLib for IBL BIOS.

Hsd-es-id: N/A
Original commit date: Tue Nov 10 16:35:11 2020 +0100
Change-Id: I05018b565afe197b775a308a52f4a63a75fc0bbb
Original commit hash: 28047d486fe953c78d1a92b537e6a1dd83fc105c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

================================================================================ 
Commit: d72574fbbc29a39f845ceb2e5ce46e107525c435 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:05:24 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Sps: Ignition FW communication support in FSP

1. Track boot status bits in the ME Health Status HOB.
2. Add FSP driver for Ignition FW communication.
3. Enable support in Eagle Stream.
4. Unify debugging console log messages.

Hsd-es-id: 18012387876
Original commit date: Tue Jul 28 16:53:43 2020 +0200
Change-Id: I52126c27bf0fc43d5146a91fa087f7b961920078
Original commit hash: e35d435308470575343514ecc849d0f4123297f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h
ClientOneSiliconPkg/IpBlock/Sps/SpsIgnition/SpsIgnitionFsp.c
ClientOneSiliconPkg/IpBlock/Sps/SpsIgnition/SpsIgnitionFsp.inf

================================================================================ 
Commit: c6f0a7fe5b1d0dcb2b85bde958d3b40f7a82fd9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:05:19 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ee3ed9585af5249f1f9d443a5eea87d1ec67162c)

Fri Nov 13 09:49:26 2020 +0000
Original commit date: Fri Nov 13 09:49:26 2020 +0000
Original commit hash: ef188f30e8b96d80865a8eab271f526b49a35928

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fae817cc7521baaf2eb48f841d2057d424600c73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:05:16 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 13 01:28:20 2020 -0800
Change-Id: I87c73993f02dab7f7f43b14e0cbdcf96a338d138
Original commit hash: f11c687d024d9a6c417d162767a0e2ac08f8ffe7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b0f5739e8eccfe31e3085f272cc639ce66b5d251 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:05:06 2021 -0800 
-------------------------------------------------------------------------------- 
[PSMI] SPECIAL RESERVATION REPORT TIMING for PsmiHandler
  - PSMI Result Should write the register described in SPECIAL_RESERVATION_REPORT with the PSMI_HANDLER_RESULT and PSMI_HANDLER_BASE fields before MRC_DONE.

Hsd-es-id: 22011128704
Original commit date: Thu Nov 5 21:47:11 2020 +0530
Change-Id: I918b7238748a051f0b8be7e7bad96bc8a1845e2a
Original commit hash: e63e6245a502aa974b904eca1ae0a090af1023d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PsmiInitLib.h
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/PsmiDataHob.h
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLib.c

================================================================================ 
Commit: f83f6d2139c0f6a750fb67de0db9a2f30f4fdfd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:04:50 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Firmware update fails without connecting to display.

1.When GOP is not found during firmware update, continue the firmware update instead of exiting the update process.
2.Cherry pick from: ecc8d8c8a53e451a08a586a6349aef92f3e5f99b

Hsd-es-id: 1508316486
Original commit date: Wed Nov 4 14:55:25 2020 +0800
Change-Id: I589a6e18af94cf730f1304966c93560903152d86
Original commit hash: 5f2c1939d68d7ee5e450091d6ec1f98221135a16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.uni
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 5d7effe305ee6cbc953e6e062a20cbebb63c79e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:04:42 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/EC: Change the EC scan matrix

Change the EC scan matrix to Gtech layout.

Hsd-es-id: 16011799555
Original commit date: Mon Oct 12 11:07:38 2020 +0800
Change-Id: Ibc2cdad5144af139e8fd5d425e862a96e05e20c9
Original commit hash: 17ddaa588013f534152068a45d5d55b7275b1366

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: eadd20a3fe1f9c7157e82ccb5fb3e69b87288bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:04:26 2021 -0800 
-------------------------------------------------------------------------------- 
Enable _CPC nominal  performance and _CPC nominal frequency in performance scale
 - Update to Nominal Frequency reported in CPC Object.
 - BIOS should set the nominal performance field by nominal ratio * core scaling factor
   --- PLATFORM_INFO. Maximum Non-Turbo Ratio * core_type_Constant

Hsd-es-id: 16011889024
Original commit date: Wed Nov 11 16:02:43 2020 +0530
Change-Id: I077bea169d93d730f215507265937c11f1f51067
Original commit hash: f6e6da94e43b910877d8cc0569a1e7385e8ba2fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: f0d9eba1e73a2a5abf7516839350c1ac24af841e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:04:09 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg/Vpd: Enable the GCC support in Fsp Wrapper - Platform"

This reverts commit 5bbeccf413513467e27c3f67e0de084e0387b03c.

Hsd-es-id: 1508491131
Original commit date: Thu Nov 12 15:18:35 2020 -0700
Change-Id: Id6c5f5a0e3de169f8da6a14f3bd3b8b8103b17af
Original commit hash: b783f44a8e598fada2cbb31e2fdfb0b31dc6f477

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc

================================================================================ 
Commit: 44ac5328d036ed1f5dd8e57ba83572beb42d0169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:04:05 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1464_00

Hsd-es-id: N/A
Original commit date: Thu Nov 12 17:50:36 2020 -0800
Change-Id: I072aedf7b89199196700076db718378c05b722c3
Original commit hash: 2f0780f1174df1275f211f94222e693b94c34559

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da8bcad6e149a32fd16b596761d7f98a28fac630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:04:02 2021 -0800 
-------------------------------------------------------------------------------- 
FmpDeviceLib: Add LastAttemptStatus compatibility

Makes the changes necessary for these library instances of
FmpDeviceLib to be compatible with new functions added recently
to FmpDeviceLib.

In Edk2 open source repo, two new functions were introduced in FmpDeviceLib
to allow a library instance to return a Last Attempt Status code during
check image and set image operations:
  1. FmpDeviceCheckImageWithStatus ( )
  2. FmpDeviceSetImageWithStatus ( )

FmpDxe (in FmpDevicePkg) will begin calling these new functions
instead of the previous functions. Therefore, this change:
  1. Adds these functions to all the FmpDeviceLib instances in Intel repo.
  2. Moves the main functionality to these new functions
  3. Updates the old functions to call the new functions
     (for backward compatibility)

Hsd-es-id: N/A
Original commit date: Thu Nov 12 12:31:24 2020 +0800
Change-Id: Ic3c7097b7d72d6fb4d9609b786d89f1bbe44d808
Original commit hash: f9c42a3b47bd042ed439585d0edfb339e0b09c70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c

================================================================================ 
Commit: 518be44eb17c32bf79155a3b7898173b2fcee91b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:03:47 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 96f734eb9907a21b0ced24f93589c475298981aa)

Fri Nov 13 00:04:28 2020 +0000
Original commit date: Fri Nov 13 00:04:28 2020 +0000
Original commit hash: 302eb7e8ad7c19fdf9e21642e7787c569637d483

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f7af983e2107039c0c7932b793f82a1ad43fd4fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:03:41 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] WWAN _PRR should return MRST in all cases

The current design is to return MRST in WWAN _PRR when the supported WWAN VDID
is detected. BIOS may return DRST when WWAN VDID is unavailable due to modem
crash. The change is to return MRST in WWAN _PRR by checking WWEN and WWRP
instead of checking WWAN VDID so that WWAN _PRR can return the appropriate value
all the time.

Hsd-es-id: 16012112822
Original commit date: Wed Nov 11 15:56:33 2020 +0800
Change-Id: I069d7f96376145abfd539ce925fa9847d19dc9c1
Original commit hash: ea6a4194351447f5ecd2d5de4a19229c36b6177a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityReset.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: e9710a403408956d10d62b718a7df5f9cc5a6ace 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:03:37 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012139988][ADL-P | LP4][Write Leveling FlyBy updates during J0 PO]

ADL J0 enable LPDDR4 WriteLeveling flyby for MC Controller 1
 - Shift Ctl/Cmd pi by 64pi to get some head room in FlyBy algorithm to meet tCWL for MC1
 - Initial dec_TCWL is same for both controllers on LP4

Additional change:
 - Add DQS mapping table for ADL-P DDR5 board in MiniBios.

[
Hsd-es-id: 16012139988
Original commit date: Thu Nov 12 16:06:50 2020 +0530
Change-Id: Icfd7a3dc77904b092970a16b5522b0c7d3089c09
Original commit hash: 75b75e839e46b254863ec505587ac790ab56741c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4dc51ce0faea06c1254ba76c57e0e47f19dedd9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:01:21 2021 -0800 
-------------------------------------------------------------------------------- 
[NO_HSD][Update MRC version and release notes]

Update MRC version and release notes due to two commits being done one after another.

Hsd-es-id: N/A
Original commit date: Thu Nov 12 11:18:47 2020 -0800
Change-Id: I2ce1ecc623f2bdef7b3f6b89836016390853fcbc
Original commit hash: b69eb9e17e8e11f4d70f97ff4d2f4e3fa5ac7e25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1f7deaac9cc503237a57059ac6dab6f97db0d4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:01:09 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS GP# fault on MK-TME disable SKU

MK-TME MSRs should only be accesses if the hardware supports MK-TME.

Hsd-es-id: 14012896145
Original commit date: Wed Nov 4 09:38:28 2020 -0800
Change-Id: If729395baceaf2d1ee63984e14cac45d027d269c
Original commit hash: 0eb4234e8c234dccf3be61050d9ef8ea3718449e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf

================================================================================ 
Commit: b0db87bc11618343469e91f57b44661994f485cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:00:43 2021 -0800 
-------------------------------------------------------------------------------- 
System is not booting while disabling HWPS (Legacy P-State enabled)
- Added HWP Voting rights BIT1 to the HWP disable flow

Hsd-es-id: 1308133941
Original commit date: Mon Nov 9 19:50:12 2020 +0530
Change-Id: I45c27351b782c9ca0888fe9f807a9d55cb2a27b5
Original commit hash: 6dd6693299d106c653efe97889b440870c80dab7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: bc3c06fe50746a158008c962eee71b58db9420c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:00:35 2021 -0800 
-------------------------------------------------------------------------------- 
[C1S]  Tracehub interfaces committed for backwards compatibility

Add an @note The APIs in this file are designed to be backward compatible with previous versions. Any change in behavior of these APIs will result in newer version of the API.

Hsd-es-id: 22011586535
Original commit date: Thu Nov 12 14:24:40 2020 +0800
Change-Id: Ie4fb9da5b4ba7cfdc6f639699456dcfa02ee1e76
Original commit hash: 40cde1550ac9143bf00befc4a476c1cd010e7c44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h

================================================================================ 
Commit: 1eaf085df943b89b64577c25902a1fe8d9263437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:00:33 2021 -0800 
-------------------------------------------------------------------------------- 
Build error with MTL latest code base on VS15
  --fixed with adding Braces at appropriate place.

Hsd-es-id: 16012056761
Original commit date: Wed Nov 11 13:46:07 2020 +0530
Change-Id: I89925c66ed7b289cfbab187caced32af74111c4a
Original commit hash: 884a56ef685d9ef470f5494694a845b4c00ff883

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c

================================================================================ 
Commit: fa456c003f47494151e73b4057c8828f25a01594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:00:23 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Bash: Enable the GCC support in Fsp Wrapper - Platform

1. Remove obsolete edk option because EDKII Native mode don't support now.
2. Align CLANGPDB/GCC behavior

Hsd-es-id: 1508491131
Original commit date: Thu Nov 12 10:19:33 2020 +0800
Change-Id: I120914bb350bb5905ff0942fe4e6c2aa59ad63cf
Original commit hash: 1ebfaa54915d29d2d489f6692476cdcb1e4dc387

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/PreBuild.sh
AlderLakeBoardPkg/PriBuild.sh

================================================================================ 
Commit: fec00d36ebd4d1ef7b7b6f76bc97f147f5a1af08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:00:20 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/ChasmFalls: Enable the GCC support in Fsp Wrapper - Platform

FwUpdateEfiLib.lib is CLANGPDB/MSFT compiler specific, and it can't use on GCC compiler. But FwUpdateEfiLib.lib don't release for GCC version for CSME.
Currently, ChasmFalls is por for OEMx not GCC. For GCC using NULL lib to unlock build failure.

Hsd-es-id: 1508491131
Original commit date: Thu Nov 12 08:44:46 2020 +0800
Change-Id: Ie88d3b947e0da980af9b137da32112355c19981c
Original commit hash: 9fba15eb11f4504c04e97ff577f63514b1d6e2ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.inf
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 96d4baecb984294b8ad65dc4c3a76ec422adfcd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:00:10 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7f26ee32902b84d630d42b90ff7d639403005251)

Thu Nov 12 06:11:41 2020 +0000
Original commit date: Thu Nov 12 06:11:41 2020 +0000
Original commit hash: 066c0d230a85c27a8e18bc8828804ef64a900a51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 881ea933cddb902d6c3284f9b6f6ca9c21bec627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:00:05 2021 -0800 
-------------------------------------------------------------------------------- 
[PSMI] Expose Range Compatible only when PSMI ContinuoesTrace Region is Disabled.
  - capture error Out of Resources if No/less above 4G memory for alignment moved after the allocation
  - Added Support for Natual Alignment
  - when ContinuoesTrace is Enabled memory holes shloud be reversed so that PSMI can use 1 IMR to Reserve it

Hsd-es-id: 16011563024, 16011663734
Original commit date: Mon Nov 2 18:07:10 2020 +0530
Change-Id: I2323db1478d97c5e1d73965379bf04628e8b39fe
Original commit hash: 9ce897ad013fa069f9759344a342ab09f762d72e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c

================================================================================ 
Commit: aa2dcf8b47160944428c608800fb8d95dbcc4b63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 09:59:59 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012953765][DDR4][B0] Fastboot/WarmReset + SAGV -> stuck at 0x00D5

Issue:
 SW memtest failure in Fast / Warm flow with SAGV set to 1600G1 / 1600G1 / 1600G1 / 3200G2, on DDR4

Root cause:
 MrcFrequencySwitch routine calls ForceRcomp, and in non-cold flows this RCOMP happens before PHY registers are restored, which is incorrect.

Solution:
 Add a check in ForceRcomp to skip RCOMP if DDRLASTCR is not set yet.

[
Hsd-es-id: 14012953765
Original commit date: Wed Nov 11 13:22:06 2020 -0800
Change-Id: Ibab060322dc201be167d8a43c38a87899d7f9da1
Original commit hash: 6c18180a2d44c99646f1a2fdeb30fb9835102b8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 39c60afadf7338fa834b9ba6db79f4209399ce56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 09:59:49 2021 -0800 
-------------------------------------------------------------------------------- 
[MTL] Move common PCIe setup options of CPU and PCH into common config block.

Hsd-es-id: 16011781136
Original commit date: Fri Oct 9 00:45:46 2020 +0530
Change-Id: I65a43c5c993c7a857cca8f5cf0531c2bc1afafe3
Original commit hash: cf37458b7faa740b573b6ace0a975c96ba23b052

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/TccCpuPcieSetup.hfr
AlderLakePlatSamplePkg/Setup/TccSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: b739f5af885dc60fc39e5d05689389cde27140a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 09:59:32 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1463_00

Hsd-es-id: N/A
Original commit date: Wed Nov 11 17:49:09 2020 -0800
Change-Id: I03d9f6aca760fbc8ddfbe20034fbf8cca10a7638
Original commit hash: 0356efdd5168bd2354e36c65b865506dbbeca25d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a35dd3627ff5182f86aca405137fe4fdb498d78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 09:58:41 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 11 02:04:02 2020 -0800
Change-Id: I6e110f395faa20e13960ad76a02a2ab240d3db45
Original commit hash: a92739d6d82bdddfb246c2ffa0dbf222d5ddd49d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b2b991dde77f29a5cbe2456a8320afa960517474 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 09:58:38 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 11 01:27:21 2020 -0800
Change-Id: I5ec57d21a8b6e109df36fdb08796e2ae880649f5
Original commit hash: f854d2b3608de2629680559a6f0ffd2b0868ca05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dc7a10aa76f7d39baa1ce4d1caab75e33be46ec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 09:58:09 2021 -0800 
-------------------------------------------------------------------------------- 
[OC] Add BIOS knob to control PVD Ratio Threshold.

BIOS will set the PVD ratio as per the value selected in the BIOS knob.
BIOS uses the BIOS Mailbox OC Interface subcommand READ/WRITE_PVD_RATIO_THRESHOLD_OVERRIDE to set this threshold value.

Hsd-es-id: 14012903715, 14012903723
Original commit date: Tue Nov 3 10:58:21 2020 -0800
Change-Id: I3e4168204bd79fc192bc61cb80ec4cc4cf750349
Original commit hash: ad8ef222b85f3069a3f0a73ac81ecb9761a34be5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
