$date
	Mon Sep 29 15:12:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ripple_counter $end
$var wire 2 ! q [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 2 % q [1:0] $end
$var wire 1 & q0 $end
$var wire 1 ' q1 $end
$var wire 1 ( rst $end
$scope module ff0 $end
$var wire 1 $ clk $end
$var wire 1 ) d $end
$var wire 1 ( rst $end
$var reg 1 * q $end
$upscope $end
$scope module ff1 $end
$var wire 1 + clk $end
$var wire 1 , d $end
$var wire 1 ( rst $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1,
1+
0*
1)
1(
0'
0&
b0 %
0$
1#
0"
b0 !
$end
#5000
1"
1$
#10000
0"
0$
0#
0(
#15000
0+
0)
1*
b1 !
b1 %
1&
1"
1$
#20000
0"
0$
#25000
0,
1-
1'
1+
1)
0*
b10 !
b10 %
0&
1"
1$
#30000
0"
0$
#35000
0+
0)
1*
b11 !
b11 %
1&
1"
1$
#40000
0"
0$
#45000
1,
0-
0'
1+
1)
0*
b0 !
b0 %
0&
1"
1$
#50000
0"
0$
#55000
0+
0)
1*
b1 !
b1 %
1&
1"
1$
#60000
0"
0$
#65000
0,
1-
1'
1+
1)
0*
b10 !
b10 %
0&
1"
1$
#70000
0"
0$
#75000
0+
0)
1*
b11 !
b11 %
1&
1"
1$
#80000
0"
0$
#85000
1,
0-
0'
1+
1)
0*
b0 !
b0 %
0&
1"
1$
#90000
0"
0$
1#
1(
#95000
1"
1$
#100000
0"
0$
0#
0(
#105000
0+
0)
1*
b1 !
b1 %
1&
1"
1$
#110000
0"
0$
#115000
0,
1-
1'
1+
1)
0*
b10 !
b10 %
0&
1"
1$
#120000
0"
0$
#125000
0+
0)
1*
b11 !
b11 %
1&
1"
1$
#130000
0"
0$
#135000
1,
0-
0'
1+
1)
0*
b0 !
b0 %
0&
1"
1$
#140000
0"
0$
