// Seed: 1377305612
module module_0 (
    id_1,
    module_0,
    id_2
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_4;
  assign id_3 = id_4 == id_2;
  always @(1) id_1 = #1 id_2 == 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  reg id_5;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
  always @(posedge id_1 or posedge "" == id_3)
    for (id_3 = 1; 1 & 1; id_4 = id_5) begin : LABEL_0
      id_4 <= 1'd0;
    end
endmodule
