<?xml version="1.0" encoding="UTF-8"?>
<!--Generated by zCui-->
<ZeBuUiDoc version="1.0" creator="zCuiGLogBackup" type="xcui">
  <task id="Profiler">
    <view id="Compile profile">
      <fragment type="H1">Compilation Summary</fragment>
      <fragment type="P">Last session wall clock times:</fragment>
      <fragment type="P">    FE     : 4min 43s</fragment>
      <fragment type="P">    BE     : 57min 49s</fragment>
      <fragment type="P">    Total  : 1h 02min 32s</fragment>
      <fragment type="P"></fragment>
      <fragment type="P">All sessions cumulative compile times:</fragment>
      <fragment type="P">    without delay  : 53min 49s</fragment>
      <fragment type="P">    with delay*    : 1h 01min 37s</fragment>
      <fragment type="P"></fragment>
      <fragment type="P">*including slot and grid delays, difference with total wall clock time could be NFS wait or internal flow handling delays
</fragment>
      <fragment type="P">Overview of the critical path of the compilation</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,compilation_summary_from_critical_path,DPHHHDS)Compilation Summary (from Compile time with delay (slot and grid))^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Phase                 : compilation phase</fragment>
      <fragment type="P"> - (%)                   : percentage of contribution to the overall compile time</fragment>
      <fragment type="P"> - Slot delay            : time waiting for a slot on the grid</fragment>
      <fragment type="P"> - Grid delay            : time between the task is spawned and the task is launched</fragment>
      <fragment type="P"> - Elapsed time          : contribution to the overall compile time</fragment>
      <fragment type="P"> - Total # of jobs fired : number of jobs with same phase fired</fragment>
      <fragment type="P"> - Max memory consumption: job in the phase with max memory taken</fragment>
      <fragment type="H1">Compile time with delay (slot and grid)</fragment>
      <fragment type="P">Critical path of the compilation with all waiting times</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,critical_path,DPHHHHHD)Compile time with delay (slot and grid)^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Task        : task label</fragment>
      <fragment type="P"> - (%)         : percentage of contribution to the overall compile time</fragment>
      <fragment type="P"> - Slot delay  : time waiting for a slot on the grid</fragment>
      <fragment type="P"> - Grid delay  : time between the task is spawned and the task is launched</fragment>
      <fragment type="P"> - Elapsed time: contribution to the overall compile time</fragment>
      <fragment type="P"> - Spawn Time  : time spawning on the grid, taking the spawn time of the first task as reference</fragment>
      <fragment type="P"> - Finish Time : time finishing, taking the spawn time of the first task as reference</fragment>
      <fragment type="P"> - Host        : host where the task was launched (only for tasks external to zCui)</fragment>
      <fragment type="P">Compile time with delay (slot and grid)</fragment>
      <fragment type="P">^PIECHART(tools/zCui/globalProfilerTable.xml,exec_time_piechart)Compile time with delay (slot and grid)^PIECHART-</fragment>
      <fragment type="H1">Compile time without delay</fragment>
      <fragment type="P">Critical path of the compilation with an ideal compute grid</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,ideal_critical_path,DPHD)Compile time without delay^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Task        : task label</fragment>
      <fragment type="P"> - (%)         : percentage of contribution to the overall compile time</fragment>
      <fragment type="P"> - Elapsed time: contribution to the overall compile time</fragment>
      <fragment type="P"> - Host        : host where the task was launched (only for tasks external to zCui)</fragment>
      <fragment type="P">Compile time without delay</fragment>
      <fragment type="P">^PIECHART(tools/zCui/globalProfilerTable.xml,exec_time_piechart_ideal)Compile time without delay^PIECHART-</fragment>
      <fragment type="H1">Compilation times per component</fragment>
      <fragment type="P">Compilation information grouped by start &amp; stop components</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,component_stats,DHHDDDD)Component statistics^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Component      : Start &amp; stop component</fragment>
      <fragment type="P"> - Wall Clock     : Elasped time between the first start and last finish</fragment>
      <fragment type="P"> - Total Exec time: Total execution time</fragment>
      <fragment type="P"> - From           : First task in the component</fragment>
      <fragment type="P"> - To             : Last task in the component</fragment>
      <fragment type="P"> - Task count     : Number of tasks</fragment>
      <fragment type="P"> - Skipped tasks  : Number of tasks not launched (using incrementality or start &amp; stop)</fragment>
      <fragment type="H1">Compilation Details per Task Class</fragment>
      <fragment type="P">Number of jobs par task class</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,Compilation_details_per_task_class,DD)Compilation Details per Task Class^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Task class: Task class name</fragment>
      <fragment type="H1">Main Compilation Stages</fragment>
      <fragment type="H2">Front End Stages</fragment>
      <fragment type="P">Compilation time of frontend main stages</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,festages,DHH)Front End Stages^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Task          : task label</fragment>
      <fragment type="P"> - Elapsed time  : the time for the task being spawned and released</fragment>
      <fragment type="P"> - Execution time: the time for the task being executed</fragment>
      <fragment type="H2">Synthesis Waiting for slot distribution</fragment>
      <fragment type="P">Distribution of synthesis wait for slot time, can be used to optimize the 'njobs' parameters in UTF</fragment>
      <fragment type="P">^HISTOGRAM(tools/zCui/globalProfilerTable.xml,synthesis_distribution,DD)Synthesis Waiting for slot distribution^HISTOGRAM-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Interval : Waiting slot delay</fragment>
      <fragment type="P"> - Job Count: Number of jobs</fragment>
      <fragment type="H2">Top 10 Synthesis Bundles</fragment>
      <fragment type="P">Highest contributor synthesis bundles</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,top_ten_synth,DDD)Top 10 Synthesis Bundles^TABLE-</fragment>
      <fragment type="P">Back End Stages Timing for backend_default</fragment>
      <fragment type="H2">Back-end Stages</fragment>
      <fragment type="P">Compilation time of backend main stages</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,back_end_stages,DHH)Back-end Stages^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Task          : task label</fragment>
      <fragment type="P"> - Elapsed time  : the time for the task being spawned and released</fragment>
      <fragment type="P"> - Execution time: the time for the task being executed</fragment>
      <fragment type="H2">Top 5 zCore</fragment>
      <fragment type="P">Highest contributor synthesis zCores</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,top_five_zcore,DDD)Top 5 zCore^TABLE-</fragment>
      <fragment type="H2">Top 10 FPGAs</fragment>
      <fragment type="P">Highest contributor synthesis FPGAs</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,top_ten_fpga,DDD)Top 10 FPGAs^TABLE-</fragment>
      <fragment type="H1">FPGA important times</fragment>
      <fragment type="P">Summary of FPGA compilation</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,Fpga_time_table,DHHHHDDD)FPGA important times^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - FPGA                  : FPGA name</fragment>
      <fragment type="P"> - Compile time          : Total compile time (wall clock)</fragment>
      <fragment type="P"> - PARFF-1 Time          : Delay before triggering PARFF first stage</fragment>
      <fragment type="P"> - PARFF-2 Time          : Delay before triggering PARFF second stage</fragment>
      <fragment type="P"> - Grid delay impact     : Time spent waiting for grid</fragment>
      <fragment type="P"> - Nb of PARFF-1 launched: Number of strategies in PARFF first stage</fragment>
      <fragment type="P"> - Nb of PARFF-2 launched: Number of strategies in PARFF second stage</fragment>
      <fragment type="P"> - Final winner          : Name of the successful PARFF strategy</fragment>
      <fragment type="H1">FPGA Winner Details</fragment>
      <fragment type="P">Duration per compilation step for each FPGA</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,fpga_compilation,DDDDDDDDDDDDDDDD)Durations^TABLE-</fragment>
      <fragment type="P">Annex :</fragment>
      <fragment type="P">VIVADO_NE* : VIVADO_NETLIST_ANALYSIS_PREPROCESSING</fragment>
      <fragment type="P">VIVADO_RE* : VIVADO_READ_CONSTRAINTS</fragment>
      <fragment type="P">VIVADO_OP* : VIVADO_OPT_DESIGN</fragment>
      <fragment type="P">VIVADO_PO* : VIVADO_POST_OPT_NETLIST_ANALYS_PROCESSING</fragment>
      <fragment type="P">VIVADO_PL* : VIVADO_PLACE_DESIGN</fragment>
      <fragment type="P">VIVADO_PO* : VIVADO_POST_PLACE_PHYS_OPT_DESIGN</fragment>
      <fragment type="P">VIVADO_RO* : VIVADO_ROUTE_DESIGN</fragment>
      <fragment type="P">VIVADO_PO* : VIVADO_POST_ROUTE_PHYS_OPT_DESIGN</fragment>
      <fragment type="P">VIVADO_TI* : VIVADO_TIMING</fragment>
      <fragment type="P">VIVADO_DR* : VIVADO_DRC_BITSTREAM_CHECK</fragment>
      <fragment type="P">WRITE_BIT* : WRITE_BITSTREAM</fragment>
      <fragment type="P">VIVADO_ZT* : VIVADO_ZTIME_ANALYSE_ROUTE</fragment>
      <fragment type="P">VIVADO_LO* : VIVADO_LOCATION_BUILDING</fragment>
      <fragment type="P">VIVADO_WR* : VIVADO_WRITE</fragment>
      <fragment type="H1">Hosts</fragment>
      <fragment type="P">Information about grid hosts used to run remote tasks, based on '/proc/cpuinfo' and 'lsb_release'</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,machine_names,DDSSDDDDDDDDD)Hosts^TABLE-</fragment>
      <fragment type="H1">Memory usage</fragment>
      <fragment type="P">Memory usage of tasks with the highest 'Maximum resident set size'</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,memory_usage,DSSDD)Memory usage^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Task                     : task label</fragment>
      <fragment type="P"> - Maximum RSS              : Maximum Resident Set Size</fragment>
      <fragment type="P"> - Available memory at start: Available memory on host when the job starts</fragment>
      <fragment type="P"> - Task                     : Task Label</fragment>
      <fragment type="P"> - Job queue                : Job queue name</fragment>
      <fragment type="H1">Job queue memory analysis</fragment>
      <fragment type="P">Memory information grouped by job queues</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,memory_report,DSSDD)Job queue memory analysis^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Job queue            : Job queue name</fragment>
      <fragment type="P"> - Maximum RSS (max)    : Maximum value of Resident Set Size peak</fragment>
      <fragment type="P"> - Maximum RSS (average): Average value of Resident Set Size peak</fragment>
      <fragment type="P"> - Slots (usage / limit): Max slots used in parallel / Available slots limit</fragment>
      <fragment type="H1">Grid Delay</fragment>
      <fragment type="P">Remote tasks grid delays</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,grid_delay,DH)Grid delay^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Task: Task label</fragment>
      <fragment type="H1">Grid Delay Per Job Queue</fragment>
      <fragment type="P">Maximum and average grid delay per job queue</fragment>
      <fragment type="P">^TABLE(tools/zCui/globalProfilerTable.xml,max_avg_grid_delay_per_job_queue,DHH)Grid delay per job queue^TABLE-</fragment>
      <fragment type="P">Columns:</fragment>
      <fragment type="P"> - Job queue     : Job queue name</fragment>
      <fragment type="P"> - Wait (max)    : Maximum grid delay</fragment>
      <fragment type="P"> - Wait (average): Average grid delay</fragment>
      <fragment type="H1">Memory usage over time</fragment>
      <fragment type="P">^EMBED(tools/zCui/mem_usage_over_time.svg)mem usage graph^EMBED-</fragment>
    </view>
  </task>
  <task id="IncrComp">
    <view id="Incremental compile">
      <fragment type="H1">Incremental Command Usage</fragment>
      <fragment type="P">Latest run status of incremental parametersfor "compile -incremental" UTF command in latest run:</fragment>
      <fragment type="P">NA</fragment>
      <fragment type="P">Is --skipFe present in zCui command ==> No</fragment>
      <fragment type="P">Is Synthesis (FE) step is skipped ==> No</fragment>
      <fragment type="H1">zTopBuild Stage Status</fragment>
      <fragment type="P">Is zTopBuild skipped ==> No : Last run status for zTopBuild is Non-Skipped</fragment>
      <fragment type="P">Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/tools/zTopBuild/zTopBuild_Incr_Report.log ==> Yes : The file is present and is non-empty</fragment>
      <fragment type="P">^INCLUDE(tools/zTopBuild/zTopBuild_Incr_Report.log)Include zTopBuild_Incr_Report.log^INCLUDE-</fragment>
      <fragment type="H1">zCoreBuild Stage Status</fragment>
      <fragment type="P">Is zCoreBuild_Part_0 skipped ==> No : Last run status for zCoreBuild_Part_0 is Non-Skipped</fragment>
      <fragment type="P">Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/work.Part_0/zCoreBuild_Incr_Report.log ==> Yes : The file is present and is non-empty</fragment>
      <fragment type="P">^INCLUDE(work.Part_0/zCoreBuild_Incr_Report.log)Include zCoreBuild_Incr_Report.log^INCLUDE-</fragment>
      <fragment type="H1">zPar Stage Status</fragment>
      <fragment type="P">Is zPar skipped ==> No : Last run status for zPar is Non-Skipped</fragment>
      <fragment type="P">Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/zPar_Incr_Report.log ==> No : The file is not present</fragment>
      <fragment type="P">^INCLUDE(zPar_Incr_Report.log)Include zPar_Incr_Report.log^INCLUDE-</fragment>
      <fragment type="H1">Vivado Stage Status</fragment>
      <fragment type="P">Vivado launched for following FPGAs:</fragment>
      <fragment type="P">U0_M0_F00</fragment>
      <fragment type="P">U0_M0_F01</fragment>
      <fragment type="P">Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/Vivado_Incr_Report.log ==> No : The file is not present</fragment>
      <fragment type="P">Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/Vivado_Incr_Report.log ==> No : The file is not present</fragment>
      <fragment type="P">^INCLUDE(U0/M0/F00.Original/Vivado_Incr_Report.log)Include Vivado_Incr_Report.log^INCLUDE-</fragment>
      <fragment type="P">^INCLUDE(U0/M0/F01.Original/Vivado_Incr_Report.log)Include Vivado_Incr_Report.log^INCLUDE-</fragment>
      <fragment type="H1">Run based status</fragment>
      <fragment type="P">^TABLE(tools/zCui/incrTable.xml,run_based_status,DD)This is a lable^TABLE-</fragment>
      <fragment type="H2">zCoreBuild Status</fragment>
      <fragment type="P">^TABLE(tools/zCui/incrTable.xml,zCoreBuild_status,DD)This is a lable^TABLE-</fragment>
      <fragment type="H2">zPar Status</fragment>
      <fragment type="P">^TABLE(tools/zCui/incrTable.xml,zPar_status,DD)This is a lable^TABLE-</fragment>
      <fragment type="H2">Vivado FPGA Compile</fragment>
      <fragment type="P">^TABLE(tools/zCui/incrTable.xml,fpga_status,DD)This is a lable^TABLE-</fragment>
    </view>
  </task>
  <hierarchy id="Backend: default backend">
    <hierarchy id="System Compilation">
      <task id="backend_default_PrepareFrontendGLog">
        <view order="-8000" id="Design">
          <fragment type="H1">Synthesis</fragment>
          <fragment type="H2">Top 10 (ordered by reg)</fragment>
          <fragment type="P">^TABLE(tools/zCui/festats_metrics.xml,top_by_reg)Top 10 (ordered by reg)^TABLE-</fragment>
          <fragment type="H2">Top 10 (ordered by lut)</fragment>
          <fragment type="P">^TABLE(tools/zCui/festats_metrics.xml,top_by_lut)Top 10 (ordered by lut)^TABLE-</fragment>
          <fragment type="H2">Top 10 (ordered by IO)</fragment>
          <fragment type="P">^TABLE(tools/zCui/festats_metrics.xml,top_by_ios)Top 10 (ordered by IO)^TABLE-</fragment>
          <fragment type="H1">Memories</fragment>
          <fragment type="H2">Memory types</fragment>
          <fragment type="P">Number of memory types ordered by memory size:</fragment>
          <fragment type="P">logic: A(ll) C(onst write) F(forced) P(orts too many)</fragment>
          <fragment type="P">^TABLE(tools/zCui/festats_metrics.xml,frontend_memories_stats,ADAD)yolo^TABLE-</fragment>
        </view>
      </task>
      <task id="backend_default_zTopBuild">
        <view id="Clock">
          <fragment type="H1">System compilation</fragment>
          <fragment type="H2">Clock path analysis</fragment>
          <fragment type="P">For the clock path analysis in Verdi, please use the following command in the additional command file of zTopBuild :</fragment>
          <fragment type="P">- enable rtl_names_save_all</fragment>
        </view>
        <view id="Design">
          <fragment type="H1">System Compilation</fragment>
          <fragment type="H2">Statistics</fragment>
          <fragment type="P"> 1 zviews, 0 sram_trace access, 0 read_port and 0 write_port were inserted, and 0 DVE XMRs were scheduled.</fragment>
          <fragment type="H2">Size</fragment>
          <fragment type="P">More detailed information about design size can be found in ^LINK(zTopBuild_report.html#K5.4.)zTopBuild_report.log, 5.4.Detection of sub-system candidates^LINK-</fragment>
          <fragment type="P"></fragment>
        </view>
        <view id="Optimization">
          <fragment type="H1">System compilation</fragment>
          <fragment type="H2">Global compilation options</fragment>
          <fragment type="P">+----------------------------+-------+</fragment>
          <fragment type="P">|                     Process|   Mode|</fragment>
          <fragment type="P">+----------------------------+-------+</fragment>
          <fragment type="P">|                 Loop report|enabled|</fragment>
          <fragment type="P">|   Clock localization (core)|enabled|</fragment>
          <fragment type="P">|   Clock localization (fpga)|enabled|</fragment>
          <fragment type="P">|    Data localization (core)|enabled|</fragment>
          <fragment type="P">|    Data localization (fpga)|enabled|</fragment>
          <fragment type="P">|ac_annotate_neighbord_zcores|enabled|</fragment>
          <fragment type="P">|     ac_annotate_prob_routes|enabled|</fragment>
          <fragment type="P">|        ZRM performance mode|enabled|</fragment>
          <fragment type="P">|                  Fetch mode|enabled|</fragment>
          <fragment type="P">+----------------------------+-------+</fragment>
          <fragment type="P"></fragment>
          <fragment type="H2">Logic optimization options</fragment>
          <fragment type="P">Logic optimization is enabled (default).</fragment>
          <fragment type="P"></fragment>
          <fragment type="P">+--------------------------------------------------+-----------------+</fragment>
          <fragment type="P">|                                           Process|             Mode|</fragment>
          <fragment type="P">+--------------------------------------------------+-----------------+</fragment>
          <fragment type="P">|                              Constant propagation|enabled (default)|</fragment>
          <fragment type="P">|Constant propagation (through low power instances)|          enabled|</fragment>
          <fragment type="P">|                              Unused logic removal|enabled (default)|</fragment>
          <fragment type="P">|                  Write-only memories optimization|enabled (default)|</fragment>
          <fragment type="P">|                Drop optimizable waveform captures|          enabled|</fragment>
          <fragment type="P">|                 List of kept up-instances modules|           &lt;none>|</fragment>
          <fragment type="P">+--------------------------------------------------+-----------------+</fragment>
          <fragment type="P"></fragment>
          <fragment type="H2">Target</fragment>
          <fragment type="P">Use module</fragment>
          <fragment type="P">	U0.M0</fragment>
        </view>
        <view id="Target">
          <fragment type="H1">System Compilation</fragment>
          <fragment type="H2">Size</fragment>
          <fragment type="P"> MODE=virtex8</fragment>
          <fragment type="P"> MODE=vu19</fragment>
          <fragment type="P"> Chosen part reference for resource evaluation is Ultrascale+ xcvu19p-fsva3824-1-e .</fragment>
          <fragment type="P"> System size : 48 FPGA</fragment>
          <fragment type="P"></fragment>
          <fragment type="P"> +----------------------------+------+------+------+------+------+-----+----+-----+------+</fragment>
          <fragment type="P"> |                            |   REG|   LUT|RAMLUT|  LUT6| MUXCY| BRAM|URAM|  DSP|  QIWC|</fragment>
          <fragment type="P"> +----------------------------+------+------+------+------+------+-----+----+-----+------+</fragment>
          <fragment type="P"> |VIRTEX8 UltraScale+ (FPGA)  |8,172K|4,086K|  645K|4,086K|4,086K|2,158| 320|3,840|1,049K|</fragment>
          <fragment type="P"> |VIRTEX8 UltraScale+ (System)|  392M|  196M|   31M|  196M|  196M| 104K| 15K| 184K|   50M|</fragment>
          <fragment type="P"> +----------------------------+------+------+------+------+------+-----+----+-----+------+</fragment>
          <fragment type="P"> Number of hardware modules requested to map the design : 1.</fragment>
          <fragment type="H2">Hardware Configuration</fragment>
          <fragment type="P">+-------+--------------------------+</fragment>
          <fragment type="P">| Name  | Module                   |</fragment>
          <fragment type="P">+-------+--------------------------+</fragment>
          <fragment type="P">| U0.M0 |        zs5_vup_12c_19_v2 |</fragment>
          <fragment type="P">+-------+--------------------------+</fragment>
          <fragment type="H1">System compilation</fragment>
          <fragment type="H2">Design size estimation</fragment>
          <fragment type="P">Design size estimation (only used resources are reported here)</fragment>
          <fragment type="P">+-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+</fragment>
          <fragment type="P">|Resource usage                     |LUT |LUT6  |RAM |URAM |REG |RAMLUT|FWC_IP_BITS|QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|ZRM_SLOTS|ZRM_PORTS|</fragment>
          <fragment type="P">+-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+</fragment>
          <fragment type="P">|Estimated size of the design       |332K|86K   |84  |98   |264K|20K   |833        |95K         |82                |57                 |33K      |1        |</fragment>
          <fragment type="P">|Memory logic of the design         |84K |1,440 |66  |98   |87K |0     |0          |0           |0                 |0                  |33K      |1        |</fragment>
          <fragment type="P">|Board size with user fill-rates    |15M |9,806K|15K |1,536|22M |1,934K|1,371K     |7,550K      |5,832             |5,832              |655K     |96       |</fragment>
          <fragment type="P">+-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+</fragment>
          <fragment type="P">|Computed, Min fit   -> For 1 boards|2.3%|0.9%  |0.6%|6.4% |1.2%|1.0%  |0.1%       |1.3%        |1.4%              |1.0%               |5.0%     |1.0%     |</fragment>
          <fragment type="P">|                    -> For 2 boards|1.1%|0.4%  |0.3%|3.2% |0.6%|0.5%  |0.0%       |0.6%        |0.7%              |0.5%               |2.5%     |0.5%     |</fragment>
          <fragment type="P">|                    -> For 3 boards|0.8%|0.3%  |0.2%|2.1% |0.4%|0.3%  |0.0%       |0.4%        |0.5%              |0.3%               |1.7%     |0.3%     |</fragment>
          <fragment type="P">|                    -> For 4 boards|0.6%|0.2%  |0.1%|1.6% |0.3%|0.3%  |0.0%       |0.3%        |0.4%              |0.2%               |1.2%     |0.3%     |</fragment>
          <fragment type="P">|                    -> For 5 boards|0.5%|0.2%  |0.1%|1.3% |0.2%|0.2%  |0.0%       |0.3%        |0.3%              |0.2%               |1.0%     |0.2%     |</fragment>
          <fragment type="P">+-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+</fragment>
          <fragment type="P"></fragment>
          <fragment type="P">Design size estimation, utilization computed (with recommended filling rates)</fragment>
          <fragment type="P">+--------------------------------------------+----+----+-----+----+------+-----------+------------+</fragment>
          <fragment type="P">|Resource usage                              |LUT |RAM |URAM |REG |RAMLUT|FWC_IP_BITS|QIWC_IP_BITS|</fragment>
          <fragment type="P">+--------------------------------------------+----+----+-----+----+------+-----------+------------+</fragment>
          <fragment type="P">|Estimated size of the design                |332K|84  |98   |264K|20K   |833        |95K         |</fragment>
          <fragment type="P">|Memory logic of the design                  |84K |66  |98   |87K |0     |0          |0           |</fragment>
          <fragment type="P">|Board size with recommended fill rates      |25M |15K |1,536|22M |1,934K|1,371K     |7,550K      |</fragment>
          <fragment type="P">+--------------------------------------------+----+----+-----+----+------+-----------+------------+</fragment>
          <fragment type="P">|Computed, recommended min fit-> For 1 boards|1.4%|0.6%|6.4% |1.2%|1.0%  |0.1%       |1.3%        |</fragment>
          <fragment type="P">|                    -> For 2 boards         |0.7%|0.3%|3.2% |0.6%|0.5%  |0.0%       |0.6%        |</fragment>
          <fragment type="P">|                    -> For 3 boards         |0.5%|0.2%|2.1% |0.4%|0.3%  |0.0%       |0.4%        |</fragment>
          <fragment type="P">|                    -> For 4 boards         |0.3%|0.1%|1.6% |0.3%|0.3%  |0.0%       |0.3%        |</fragment>
          <fragment type="P">|                    -> For 5 boards         |0.3%|0.1%|1.3% |0.2%|0.2%  |0.0%       |0.3%        |</fragment>
          <fragment type="P">+--------------------------------------------+----+----+-----+----+------+-----------+------------+</fragment>
          <fragment type="P"></fragment>
        </view>
        <view id="Warnings/Errors">
          <fragment type="H1">System Compilation</fragment>
          <fragment type="H2">Warning</fragment>
          <fragment type="P">[OPTDB01] Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.</fragment>
          <fragment type="P">[ZTCL0144W] Option 'html_report' is registered several times in command 'data_localization'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'high_effort' is registered several times in command 'data_localization'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'low_power' is registered several times in command '!dump_netlist'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'sorting_cells' is registered several times in command '!dump_netlist'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'sorting_cells' is registered several times in command '!dump_netlist'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'system_cell_localization' is registered several times in command '!dump_netlist'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'statistics' is registered several times in command '!dump_netlist'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'sorting_cells' is registered several times in command '!dump_netlist'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'low_power' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'sorting_cells' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'sorting_cells' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'system_cell_localization' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'statistics' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'sorting_cells' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'hydra_conversion' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'observerinserter_step' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'userip_insert_readback_probes' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'clockdeclaration_step' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTCL0144W] Option 'sdcconstraintreader_step' is registered several times in command 'dump_checkpoint'</fragment>
          <fragment type="P">[ZTB0410W] Param max_fill_fwc_ip already set, resetting it to 80</fragment>
          <fragment type="P">[ZTB1036W] The command 'disable ztime_uses_rtl_names' is deprecated and will be removed in the next ZeBu software release.</fragment>
          <fragment type="P">[CTB0246W] the options -sync_enable and -sync_write are obsolete and they are turned on by default</fragment>
          <fragment type="P">[CTB0246W] the option -sync_enable or -sync is obsolete and it is turned on by default</fragment>
          <fragment type="P">[ZTB0410W] Param max_fill_lut already set, resetting it to 30</fragment>
          <fragment type="P">[TGT0145W] no binary identifier defined for module ID ZS5_VU19P_12C</fragment>
          <fragment type="P">[LST0478W] The leaf instance uniquification ratio is less then 4.00</fragment>
          <fragment type="P">[LST0479W] The hierarchical instance per module uniquification ratio is less then 4.00</fragment>
          <fragment type="P">[ZTB1062W] Signal zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable controls instance name zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i. To avoid possible critical log path, signal name zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable should be in module zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.xtor_amba_master_axi3_svs. </fragment>
          <fragment type="P">[ZTB1062W] Signal zebu_top.zebu_disable controls instance name zebu_top.i_t32Jtag_driver. To avoid possible critical log path, signal name zebu_top.zebu_disable should be in module zebu_top.i_t32Jtag_driver.xtor_t32Jtag_svs. </fragment>
          <fragment type="P">[ZTB1122W] Clock accuracy of 0 is not supported. It will be set to 24.</fragment>
          <fragment type="P">[ZTB0530W] Object not found within context : zebu_top.core_chip_dut.i_ext_personality_mode</fragment>
          <fragment type="P">[ZTB0532W] Command 'zforce -mode dynamic -rtlname { {zebu_top.core_chip_dut.i_ext_personality_mode} } -access all  -type global -object_not_found warning' is not matching any edif element in design. This command will be ignored.</fragment>
          <fragment type="P">[ZTB0530W] Object not found within context : zebu_top.core_chip_dut.icore_sys.i_ext_personality_mode</fragment>
          <fragment type="P">[ZTB0532W] Command 'zforce -mode dynamic -rtlname { {zebu_top.core_chip_dut.icore_sys.i_ext_personality_mode} } -access all  -type global -object_not_found warning' is not matching any edif element in design. This command will be ignored.</fragment>
          <fragment type="P">[PLU0610W] Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.</fragment>
          <fragment type="P">[PLU0610W] Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.</fragment>
          <fragment type="P">[TAM0018W] No Netlist available, disabling command generators for commands based on it</fragment>
          <fragment type="P">[BUP0022W] Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.</fragment>
          <fragment type="P">[BUP0022W] Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.</fragment>
          <fragment type="P">[BUP0022W] Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.</fragment>
          <fragment type="P">[BUP0022W] Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.</fragment>
          <fragment type="P">[BUP0022W] Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.</fragment>
          <fragment type="P">[BUP0022W] Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.</fragment>
          <fragment type="P">[BUP0022W] Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.</fragment>
          <fragment type="P">[BUP0022W] Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.</fragment>
          <fragment type="P">[BUP0022W] Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.</fragment>
          <fragment type="P">[TAM0072W] General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],   is considered via reducing the target capacity, rather than increasing the design cost</fragment>
        </view>
        <view id="&lt;error>">
          <fragment type="H1">Xcui parse error(s)</fragment>
          <fragment type="P">/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/tools/zTopClustering/zTopClustering_glog.xcui file does not exist.</fragment>
        </view>
      </task>
      <hierarchy id="zCore Compilation">
        <task id="backend_default_zCoreBuild_Part_0">
          <view id="Clock">
            <fragment type="H1">zCore Compilation : Part_0</fragment>
            <fragment type="H2">Clock localization</fragment>
            <fragment type="P"> Strategy 1 - full replication strategy has been chosen.</fragment>
            <fragment type="P"></fragment>
            <fragment type="P"> IO cut</fragment>
            <fragment type="P"> +----------------+-----------------------+-----------------------+-----------------------+</fragment>
            <fragment type="P"> |                |             U0.M0.F00 |             U0.M0.F01 |        Core Interface |</fragment>
            <fragment type="P"> +----------------+-----------------------+-----------------------+-----------------------+</fragment>
            <fragment type="P"> |      U0.M0.F00 |                     - |                 10 (0)|                  0 (0)|</fragment>
            <fragment type="P"> |      U0.M0.F01 |                 34 (0)|                     - |                  0 (0)|</fragment>
            <fragment type="P"> | Core Interface |                  0 (0)|                  0 (0)|                     - |</fragment>
            <fragment type="P"> +----------------+-----------------------+-----------------------+-----------------------+</fragment>
            <fragment type="P"> |         Fanout | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |</fragment>
            <fragment type="P"> +----------------+-----------------------+-----------------------+-----------------------+</fragment>
            <fragment type="P"> | Delta of Fanout| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |</fragment>
            <fragment type="P"> +----------------+-----------------------+-----------------------+-----------------------+</fragment>
            <fragment type="P"> |         NBPORT | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |</fragment>
            <fragment type="P"> +----------------+-----------------------+-----------------------+-----------------------+</fragment>
            <fragment type="P"> | Delta of NBPORT| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |</fragment>
            <fragment type="P"> +----------------+-----------------------+-----------------------+-----------------------+</fragment>
            <fragment type="P"> |        AVERAGE | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |</fragment>
            <fragment type="P"> +----------------+-----------------------+-----------------------+-----------------------+</fragment>
            <fragment type="P"> |Delta of AVERAGE| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |</fragment>
            <fragment type="P"> +----------------+-----------------------+-----------------------+-----------------------+</fragment>
            <fragment type="P"></fragment>
            <fragment type="P"> Resources estimation</fragment>
            <fragment type="P"></fragment>
            <fragment type="P"> +-----------+---------+----------+---------+----------+</fragment>
            <fragment type="P"> | PART NAME |   REG   | DIFF REG |   LUT   | DIFF LUT |</fragment>
            <fragment type="P"> +-----------+---------+----------+---------+----------+</fragment>
            <fragment type="P"> | U0.M0.F00 |   17356 |       +0 |   17141 |       +0 |</fragment>
            <fragment type="P"> | U0.M0.F01 |  155465 |       +0 |  219031 |       +0 |</fragment>
            <fragment type="P"> +-----------+---------+----------+---------+----------+</fragment>
            <fragment type="P"></fragment>
            <fragment type="P"> Longest path passes through 1 inter-partition nets, cost    35.44</fragment>
            <fragment type="P"></fragment>
          </view>
          <view order="-500" id="Memory">
            <fragment type="H1">ZRM : Part_0</fragment>
            <fragment type="H2">Top 10 (ordered by size)</fragment>
            <fragment type="P">+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</fragment>
            <fragment type="P">|Path                                                                                  |Module                                          |Width|    Depth|Nb ports|SSRAM ports req|      Mapping|Bank type|Bank ID|</fragment>
            <fragment type="P">+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</fragment>
            <fragment type="P">|zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|reserved_scope_alb_mss_fpga_sram_0000_ZMEM_mem_r|  128|268435456|       1|              4|UNIT0.MOD0.F1|     DRAM|      0|</fragment>
            <fragment type="P">+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</fragment>
            <fragment type="P"></fragment>
            <fragment type="H2">Top 10 (ordered by number of ports)</fragment>
            <fragment type="P">+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</fragment>
            <fragment type="P">|Path                                                                                  |Module                                          |Width|    Depth|Nb ports|SSRAM ports req|      Mapping|Bank type|Bank ID|</fragment>
            <fragment type="P">+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</fragment>
            <fragment type="P">|zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|reserved_scope_alb_mss_fpga_sram_0000_ZMEM_mem_r|  128|268435456|       1|              4|UNIT0.MOD0.F1|     DRAM|      0|</fragment>
            <fragment type="P">+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</fragment>
            <fragment type="P"></fragment>
          </view>
          <view id="Optimization">
            <fragment type="H1">zCore Compilation : Part_0</fragment>
            <fragment type="H2">Partitioning</fragment>
            <fragment type="P">The partitioner used is : zCorePartitioning.</fragment>
          </view>
          <view order="-5000" id="Partitioning">
            <fragment type="H1">zCore Compilation : Part_0</fragment>
            <fragment type="H2">Resource utilization and IO cut by FPGA</fragment>
            <fragment type="P">+-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+</fragment>
            <fragment type="P">|FPGA\ Res(Used/Available)|           LUT|         LUT6|    RAM|  URAM|           REG|      RAMLUT|FWC_IP_NUM|FWC_IP_BITS| QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|   ZRM_SLOTS|ZRM_PORTS|IO|</fragment>
            <fragment type="P">+-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+</fragment>
            <fragment type="P">|                U0_M0_F00| 46027/1430016| 2349/1144012| 0/1381| 0/144| 45251/2206310|13000/225680|     1/843|   1/133324|     8/681574|            23/486|             24/486|     0/16384|      0/8|46|</fragment>
            <fragment type="P">|                U0_M0_F01|291927/1430016|83715/1144012|79/1381|98/144|210965/2206310| 6984/225680|     3/843| 832/133324| 94809/681574|            59/486|             33/486|32768/131072|      1/8|46|</fragment>
            <fragment type="P">+-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+</fragment>
            <fragment type="P">|                      SUM|337953/3452550|86064/2742407|79/3012|98/288|256217/4790346|19984/451360|    3/1686| 833/266648|94817/1363148|            82/972|             57/972|32768/147456|     1/16|92|</fragment>
            <fragment type="P">+-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+</fragment>
            <fragment type="P"></fragment>
            <fragment type="P"></fragment>
            <fragment type="P">Inter partitions IO cuts (undirected)</fragment>
            <fragment type="P">+---------+---------+---------+---------+</fragment>
            <fragment type="P">|From \ To|U0_M0_F00|U0_M0_F01|Interface|</fragment>
            <fragment type="P">+---------+---------+---------+---------+</fragment>
            <fragment type="P">|U0_M0_F00|        0|   46/100|        0|</fragment>
            <fragment type="P">|U0_M0_F01|   46/100|        0|        0|</fragment>
            <fragment type="P">|Interface|        0|        0|        0|</fragment>
            <fragment type="P">+---------+---------+---------+---------+</fragment>
            <fragment type="P">|  SUM CUT|       46|       46|        0|</fragment>
            <fragment type="P">+---------+---------+---------+---------+</fragment>
            <fragment type="P"></fragment>
          </view>
          <view order="-3000" id="Performance">
            <fragment type="H1">zCore Compilation : Part_0</fragment>
            <fragment type="H2">Final resource utilization and IO cut by FPGA</fragment>
            <fragment type="P"></fragment>
            <fragment type="P"> FPGAs after partitioning and clock localization steps.</fragment>
            <fragment type="P"></fragment>
            <fragment type="P"> FPGAs after partitioning and clock localization steps.</fragment>
            <fragment type="P">+-------------+----------------+----------+---------------+------------+----------------------------+--------+-------+-------+---+------+</fragment>
            <fragment type="P">|FPGA         |             REG|(*)MUXF7,8|            LUT|      RAMLUT|                   (**)MUXCY|    BRAM|   URAM|    DSP|CUT|STATUS|</fragment>
            <fragment type="P">+-------------+----------------+----------+---------------+------------+----------------------------+--------+-------+-------+---+------+</fragment>
            <fragment type="P">|UNIT0.MOD0.F0|  25888 /8171520|        20| 27025 /4085760| 128 /644800|0/lut(0)/lut_no_weighting(0)| 2 /2158| 0 /320|0 /3840| 40|    OK|</fragment>
            <fragment type="P">|UNIT0.MOD0.F1| 189635 /8171520|       498|291651 /4085760| 195 /644800|8/lut(8)/lut_no_weighting(8)|50 /2158|98 /320|0 /3840| 40|    OK|</fragment>
            <fragment type="P">+-------------+----------------+----------+---------------+------------+----------------------------+--------+-------+-------+---+------+</fragment>
            <fragment type="P">|SUM          |215523 /16343040|       518|318676 /8171520|323 /1289600|8/lut(8)/lut_no_weighting(8)|52 /4316|98 /640|0 /7680| 80|    --|</fragment>
            <fragment type="P">+-------------+----------------+----------+---------------+------------+----------------------------+--------+-------+-------+---+------+</fragment>
            <fragment type="P"></fragment>
            <fragment type="P"> REG        : REG count in generated netlists / FPGA capacity. </fragment>
            <fragment type="P"> (*)MUXF7,8 : MUXF7 and MUXF8 count in generated netlists. A cost of 1 register is associated to each MUXF7 or MUXF8, this </fragment>
            <fragment type="P">              additionnal cost is not included in the REG column. </fragment>
            <fragment type="P"> LUT        : LUT count in generated netlists, including RAMLUTs / FPGA capacity. </fragment>
            <fragment type="P"> RAMLUT     : RAMLUT count in generated netlists / FPGA capacity. </fragment>
            <fragment type="P"> (**)MUXCY  : MUXCY count in generated netlists. Depending on connectivity, a cost of 1 LUT (modulo lut weighting) is </fragment>
            <fragment type="P">              associated to MUXCY, this additionnal cost is not included in the LUT column. </fragment>
            <fragment type="P"> BRAM       : Block RAM count in generated netlists / FPGA capacity. </fragment>
            <fragment type="P"> URAM       : Block URAM count in generated netlists / FPGA capacity. </fragment>
            <fragment type="P"> DSP        : DSP count in generated netlists / FPGA capacity. </fragment>
            <fragment type="P"> CUT        : Number of ports at the interface of the FPGA. </fragment>
            <fragment type="P"> STATUS     : FPGA capacity and cut status. </fragment>
          </view>
          <view id="Target">
            <fragment type="H1">zCore Compilation : Part_0</fragment>
            <fragment type="H2">Size</fragment>
            <fragment type="P"> MODE=virtex8</fragment>
            <fragment type="P"> MODE=vu19</fragment>
            <fragment type="P"> Chosen part reference for resource evaluation is Ultrascale+ xcvu19p-fsva3824-1-e .</fragment>
            <fragment type="P"> System size : 12 FPGA</fragment>
            <fragment type="P"></fragment>
            <fragment type="P"> +----------------------------+------+------+------+------+------+-----+-----+-----+------+</fragment>
            <fragment type="P"> |                            |   REG|   LUT|RAMLUT|  LUT6| MUXCY| BRAM| URAM|  DSP|  QIWC|</fragment>
            <fragment type="P"> +----------------------------+------+------+------+------+------+-----+-----+-----+------+</fragment>
            <fragment type="P"> |VIRTEX8 UltraScale+ (FPGA)  |8,172K|4,086K|  645K|4,086K|4,086K|2,158|  320|3,840|1,049K|</fragment>
            <fragment type="P"> |VIRTEX8 UltraScale+ (System)|   98M|   49M|7,738K|   49M|   49M|  26K|3,840|  46K|   13M|</fragment>
            <fragment type="P"> +----------------------------+------+------+------+------+------+-----+-----+-----+------+</fragment>
          </view>
          <view id="Warnings/Errors">
            <fragment type="H1">zCoreCompilation : default</fragment>
            <fragment type="H2">Warning</fragment>
            <fragment type="P">[ZBD0328W] max_deph will become hidden (under expert mode '!') in next release.</fragment>
            <fragment type="P">[ZBD0329W] max_node will become hidden (under expert mode '!') in next release.</fragment>
            <fragment type="P">[ZBD0334W] delete_stuck_at_z will become hidden (under expert mode '!') in next release.</fragment>
            <fragment type="H1">zCoreCompilation : Part_0</fragment>
            <fragment type="H2">Warning</fragment>
            <fragment type="P">[TGT0145W] no binary identifier defined for module ID ZS5_VU19P_12C</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_3' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_3' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_3', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_6' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_6' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_6', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_4096' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_4096' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_4096', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_128' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_128' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_128', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_2' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_2' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_2', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_2' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_2' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_2', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_1' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_1' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_1', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_33' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_33' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_33', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_8' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_8' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_8', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_64' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_64' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_64', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_35' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_35' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_35', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_1' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_1' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_1', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_32' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_32' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_32', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_160' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_160' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_160', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_64' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_64' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_64', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_128' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_128' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_128', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_32' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_32' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_32', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_640' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_640' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_640', this attribute will be ignored.</fragment>
            <fragment type="P">[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_544' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_544' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_544', this attribute will be ignored.</fragment>
            <fragment type="P">[CLU0081W] Multiple occurence of the same command, using  cluster set max_fill_bram=60</fragment>
            <fragment type="P">[KBD2213W] General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],   is considered via reducing the target capacity, rather than increasing the design cost</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92802_O_51232_51232'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92803_O_51233_51233'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92804_O_51234_51234'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92805_O_51235_51235'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92806_O_51236_51236'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92807_O_51237_51237'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92808_O_51238_51238'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92809_O_51239_51239'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92810_O_51240_51240'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92811_O_51241_51241'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92812_O_51242_51242'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92813_O_51243_51243'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92814_O_51244_51244'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92815_O_51245_51245'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92816_O_51246_51246'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92817_O_51247_51247'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92818_O_51248_51248'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92821_O_67426_67426'</fragment>
            <fragment type="P">[PRO1053F] zview instance has no DB attributes 'probe_unnamed_92822_O_67427_67427'</fragment>
            <fragment type="P">[CLK0388W] Failed to parse Core Interface</fragment>
            <fragment type="P">[CLK0388W] Failed to parse Core Interface</fragment>
            <fragment type="P">[CLK0388W] Failed to parse Core Interface</fragment>
            <fragment type="P">[CLK0389W] At least one instance was found with attribute 'ZEBU_RLC_STOP_RETRO', it can lead to inconsistency between RLC results and timing analysis.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_zebu_top_2' wire in 'zebu_top' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_2' wire in 'zClockCone_UNIT0.MOD0.F0' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_clkglitch_q_16053814003727257898' wire in 'zebu_top' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_clkglitch_q_16053814003727257898' wire in 'zClockCone_UNIT0.MOD0.F0' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_2' wire in 'zClockCone_UNIT0.MOD0.F1' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'unnamed_sys_fm_3305_POS' wire in 'xtor_t32Jtag_svs' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_top.i_t32Jtag_driver.unnamed_sys_fm_3305_POS' wire in 'zClockCone_UNIT0.MOD0.F1' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_xtor_t32Jtag_svs' wire in 'xtor_t32Jtag_svs' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_top.w_7' wire in 'zClockCone_UNIT0.MOD0.F1' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_xtor_t32Jtag_svs_0' wire in 'xtor_t32Jtag_svs' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_1' wire in 'zClockCone_UNIT0.MOD0.F1' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_clkglitch_q_6349647596992993382' wire in 'xtor_t32Jtag_svs' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_clkglitch_zebu_clkglitch_2179372020855011130_6533767977038776995' wire in 'zClockCone_UNIT0.MOD0.F1' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'unnamed_sys_fm_3324_Q' wire in 'io_pad_ring' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_top.core_chip_dut.iio_pad_ring.unnamed_sys_fm_3324_Q' wire in 'zClockCone_UNIT0.MOD0.F1' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_clkglitch_q_8543028365343236877' wire in 'io_pad_ring' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_top.core_chip_dut.zebu_clkglitch_zebu_clkglitch_1488623876269271013_16873031212582163573' wire in 'zClockCone_UNIT0.MOD0.F1' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_alb_mss_mem_clkgate' wire in 'alb_mss_mem_clkgate' module.</fragment>
            <fragment type="P">[PRO1142W] Cannot add NullEquiID on 'zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.zebu_ckgltch_edge_alb_mss_mem_0' wire in 'zClockCone_UNIT0.MOD0.F1' module.</fragment>
            <fragment type="P">[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</fragment>
            <fragment type="P">[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</fragment>
            <fragment type="P">[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</fragment>
            <fragment type="P">[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</fragment>
            <fragment type="P">[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</fragment>
            <fragment type="P">[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</fragment>
            <fragment type="P">[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</fragment>
            <fragment type="P">[KBD2300W] Found 0 driverClock wires and 0 zdelay wires</fragment>
            <fragment type="P">[KBD2299W] Failed to find a candidate post-instrumentation clock wire for ZMEM BB port S, instance with path : U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_clk_rw0clk</fragment>
            <fragment type="P">[KBD2299W] Failed to find a candidate post-instrumentation clock wire for ZMEM BB port IN_SYNC_2, instance with path : U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_tm_alb_mss_fpga_sram_0000_ZMEM_mem_r_rw0</fragment>
            <fragment type="P">[ZEM0002W] 3 Memories collected does not match 0 collected by MemlinkDB</fragment>
            <fragment type="P">[OPTDB01] ztop_fm_xform is not registered option</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_w0, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_r1, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_w0, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_r1, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601.zebu_bb_zmem_tm_zz_Encrypt_6_ZMEM_0_w0, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601.zebu_bb_zmem_tm_zz_Encrypt_6_ZMEM_0_r1, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_tm_alb_mss_fpga_sram_0000_ZMEM_mem_r_rw0, CLK: IN_SYNC_2</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.latency_addra_0, CLK: CLK</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.latency_addra_1, CLK: CLK</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.latency_addra_2, CLK: CLK</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst.u_mem_bus_lat.i_bdel_mem.zebu_bb_zmem_tm_alb_mss_mem_lat_0000_ZMEM_i_bdel_mem_w0, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst.u_mem_bus_lat.i_rdel_mem.zebu_bb_zmem_tm_alb_mss_mem_lat_0000_ZMEM_i_rdel_mem_w0, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_odd.u_DCCM_sram.mem_r.zebu_bb_zmem_tm_fpga_sram_0002_0000_ZMEM_mem_r_w0, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.mem_r.zebu_bb_zmem_tm_fpga_sram_0002_0000_ZMEM_mem_r_w0, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r.zebu_bb_zmem_tm_fpga_sram_0001_ZMEM_mem_r_w0, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r.zebu_bb_zmem_tm_fpga_sram_0000_ZMEM_mem_r_w0, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_iccm0_even.u_iccm0_sram.mem_r.zebu_bb_zmem_tm_fpga_sram_0002_ZMEM_mem_r_w0, CLK: IN_SYNC_1</fragment>
            <fragment type="P">[KBD2309W] current architecture is ZS5, EP1 delay model will be used before a specific delay model is available for this architecture</fragment>
            <fragment type="P">[KBD2092W] Using ZFILTER_ENABLE_PATH on 'timing' command might increase the longest filter path</fragment>
            <fragment type="P">[KBD2093W] Using ZFILTER_ASYNC_SET_RESET_PATH on 'timing' command might increase the longest filter path</fragment>
            <fragment type="P">[KBD2160W] Using ZFILTER_FETCH_FEEDBACK on 'timing' command might increase the longest filter path</fragment>
            <fragment type="P">[KBD2092W] Using ZFILTER_ENABLE_PATH on 'timing' command might increase the longest filter path</fragment>
            <fragment type="P">[KBD2093W] Using ZFILTER_ASYNC_SET_RESET_PATH on 'timing' command might increase the longest filter path</fragment>
            <fragment type="P">[KBD2160W] Using ZFILTER_FETCH_FEEDBACK on 'timing' command might increase the longest filter path</fragment>
          </view>
          <view id="&lt;error>">
            <fragment type="H1">Xcui parse error(s)</fragment>
            <fragment type="P">/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/work.Part_0/tools/zCoreClustering/zCoreClustering_glog.xcui file does not exist.</fragment>
            <fragment type="H1">Xcui parse error(s)</fragment>
            <fragment type="P">/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/work.Part_0/tools/zCorePartitioning/zCorePartitioning_glog.xcui file does not exist.</fragment>
          </view>
        </task>
      </hierarchy>
      <task id="backend_default_zPar">
        <view id="Optimization">
          <fragment type="H1">Route System</fragment>
          <fragment type="P">+--------------+-------+</fragment>
          <fragment type="P">|       Process|   Mode|</fragment>
          <fragment type="P">+--------------+-------+</fragment>
          <fragment type="P">|Routing effort|default|</fragment>
          <fragment type="P">+--------------+-------+</fragment>
          <fragment type="P"></fragment>
        </view>
        <view order="-1000" id="Performance">
          <fragment type="H1">Place and Route System</fragment>
          <fragment type="H2">Resource utilization and IO cut after routing</fragment>
          <fragment type="P"> Design matrix after routing (U0_M0)</fragment>
          <fragment type="P">+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+</fragment>
          <fragment type="P">|       |    F00|    F01|    F02|    F03|    F04|    F05|    F06|    F07|    F08|    F09|    F10|    F11|</fragment>
          <fragment type="P">+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+</fragment>
          <fragment type="P">|    F00|      -|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|</fragment>
          <fragment type="P">|    F01|     40|      -|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|</fragment>
          <fragment type="P">|    F02|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|      .|      .|</fragment>
          <fragment type="P">|    F03|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|      .|</fragment>
          <fragment type="P">|    F04|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|</fragment>
          <fragment type="P">|    F05|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|</fragment>
          <fragment type="P">|    F06|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|</fragment>
          <fragment type="P">|    F07|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|</fragment>
          <fragment type="P">|    F08|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|</fragment>
          <fragment type="P">|    F09|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|</fragment>
          <fragment type="P">|    F10|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|</fragment>
          <fragment type="P">|    F11|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|</fragment>
          <fragment type="P">|    Sum|     40|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|</fragment>
          <fragment type="P">|    Sum|     40|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|</fragment>
          <fragment type="P">+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+</fragment>
          <fragment type="P"></fragment>
          <fragment type="P"> Maximum xDR per component:</fragment>
          <fragment type="P"> +------------+-----+-----+-----+-----+-----+</fragment>
          <fragment type="P"> |            |   0 |   1 |   2 |   3 |   4 |</fragment>
          <fragment type="P"> +------------+-----+-----+-----+-----+-----+</fragment>
          <fragment type="P"> |U0_M0       |   1 |   1 |   - |   - |   - |</fragment>
          <fragment type="P"> |LVDS        |   1 |   1 |   - |   - |   - |</fragment>
          <fragment type="P"> |MGT         |   0 |   0 |   - |   - |   - |</fragment>
          <fragment type="P"> +------------+-----+-----+-----+-----+-----+</fragment>
          <fragment type="P"> Max LVDS Xdr: 1 | Max MGT Xdr: 0</fragment>
          <fragment type="P"></fragment>
        </view>
        <view id="Warnings/Errors">
          <fragment type="H1">Place and route system</fragment>
          <fragment type="H2">Warning</fragment>
          <fragment type="P">[OPTDB01] Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.</fragment>
          <fragment type="P">[KPR1518W] This command will be deprecated in the next major release after ZEBU20.03.</fragment>
          <fragment type="P">[KPR1897W] The medium routing effort command is renamed by default.</fragment>
          <fragment type="P">[KPR1571W] Environment variable "ZEBU_NO_LOCAL_RTB_ROUTING" will be deprecated in the next major release after ZEBU20.03.</fragment>
          <fragment type="P">[KPR1572W] Environment variable "ZEBU_NO_LOCAL_RTB_ROUTING" will be deprecated in the next major release after ZEBU20.03.</fragment>
          <fragment type="P">[KTM0560W] zTime_clock_domain.cds not found</fragment>
          <fragment type="P">[KTM0769W] Timing analysis command 'set_advanced_asynchronous_set_reset_analysis' is deprecated, use optionsDB variable timing_advanced_async_set_reset_analysis instead.</fragment>
          <fragment type="P">[ZTCL0307W] ZMetrics : Id 'Delay before ZAP' is already used</fragment>
          <fragment type="P">[ZTCL0307W] ZMetrics : Id 'Delay after TDFDR' is already used</fragment>
        </view>
      </task>
    </hierarchy>
    <hierarchy id="System Data Base">
      <task id="backend_default_zTimeFpga">
        <view order="-11000" id="Performance">
          <fragment type="H1">Timing Analysis</fragment>
          <fragment type="H2">Driver clock frequency: 5555 kHz</fragment>
          <fragment type="P"></fragment>
        </view>
        <view order="-10000" id="Performance">
          <fragment type="P">   Driver clock frequency is limited by routing data paths : 166ns</fragment>
          <fragment type="P">   see Partitioning tab</fragment>
          <fragment type="P">   see ^LINK(zTime_fpga.html)zTime_fpga.html^LINK-</fragment>
          <fragment type="P"></fragment>
          <fragment type="P">   No inter-fpga filter path found</fragment>
          <fragment type="P">   Max pessimistic delay (clock skew + routing data) is : 166 ns</fragment>
          <fragment type="P">   Critical routing data path delay : 166 ns</fragment>
          <fragment type="P">   . Constant part    : 156 ns</fragment>
          <fragment type="P">   . Multiplexed part : 10 ns</fragment>
          <fragment type="P">   Xclock frequency is : 1000 MHz</fragment>
          <fragment type="P">   Longest memory latency is : 164 ns</fragment>
          <fragment type="P">   No fast waveform captures found</fragment>
          <fragment type="P">   Driver clock frequency is constrained at a maximum of 10000kHz (100ns)</fragment>
        </view>
        <view id="Optimization">
          <fragment type="H1">Timing analysis</fragment>
          <fragment type="P">Multicycle paths analysis enabled</fragment>
          <fragment type="P"></fragment>
          <fragment type="P">0 false path(s) displayed</fragment>
        </view>
        <view order="-1100" id="Performance">
          <fragment type="H1">Routing paths</fragment>
          <fragment type="P"> Report a maximum of 100 first routing data path(s) </fragment>
          <fragment type="P"></fragment>
          <fragment type="P"> +-------+--------------------+-------+------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+</fragment>
          <fragment type="P"> | Slack |      Required Time | Delay | Fpga | Clock Domain Source | Clock Domain Target                         |Port Name Source                                                                                              |Port Name Target                                                                                                                                                                                                                      |</fragment>
          <fragment type="P"> +-------+--------------------+-------+------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+</fragment>
          <fragment type="P"> |   0 ns|166 ns ( 1.0 dvrCk )| 166 ns|     3|0.124925 (posedge)   |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]                                                                                 |U0_M0_F1.F01_ts_clkbus_in[5]                                                                                                                                                                                                          |</fragment>
          <fragment type="P"> |   1 ns|166 ns ( 1.0 dvrCk )| 166 ns|     3|0.124925 (posedge)   |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397                                                                          |U0_M0_F1.F01_ts_clkbus_in[8]                                                                                                                                                                                                          |</fragment>
          <fragment type="P"> |   9 ns|166 ns ( 1.0 dvrCk )| 157 ns|     2|0.124925 (posedge)   |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397                                                                          |U0_M0_F0.zcbsplt_4615901352719420397                                                                                                                                                                                                  |</fragment>
          <fragment type="P"> |  16 ns|166 ns ( 1.0 dvrCk )| 150 ns|     2|0.124925 (posedge)   |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]                                                                                 |U0_M0_F0.F01_ts_clkbus_in[6]                                                                                                                                                                                                          |</fragment>
          <fragment type="P"> |  40 ns|166 ns ( 1.0 dvrCk )| 126 ns|     1|0.124592 (posedge)   |DRIVERCLOCK (system)                         |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D|</fragment>
          <fragment type="P"> |  64 ns|166 ns ( 1.0 dvrCk )| 102 ns|     1|DRIVERCLOCK (system) |0.20785 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[25\]/D                        |</fragment>
          <fragment type="P"> |  64 ns|166 ns ( 1.0 dvrCk )| 102 ns|     1|DRIVERCLOCK (system) |0.29067 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D                                                                                   |</fragment>
          <fragment type="P"> |  65 ns|166 ns ( 1.0 dvrCk )| 101 ns|     1|DRIVERCLOCK (system) |0.20785 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fifo_dep_gt_1_rf_r\[58\]\[0\]/D                                     |</fragment>
          <fragment type="P"> |  65 ns|166 ns ( 1.0 dvrCk )| 101 ns|     1|DRIVERCLOCK (system) |0.20785 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/CE                        |</fragment>
          <fragment type="P"> |  66 ns|166 ns ( 1.0 dvrCk )| 100 ns|     1|DRIVERCLOCK (system) |0.582037 (posedge)                           |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R                                                                                                                             |</fragment>
          <fragment type="P"> |  67 ns|166 ns ( 1.0 dvrCk )| 100 ns|     1|DRIVERCLOCK (system) |0.21453 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_top_r\[18\]/CE                                                                                            |</fragment>
          <fragment type="P"> | 137 ns|166 ns ( 1.0 dvrCk )|  29 ns|     1|DRIVERCLOCK (system) |DRIVERCLOCK (system)                         |U0/M0/F00/design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1|U0/M0/F00/design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D                                                                                                            |</fragment>
          <fragment type="P"> +-------+--------------------+-------+------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+</fragment>
          <fragment type="P"> A total of 12 inter-fpga path(s) displayed</fragment>
          <fragment type="P"></fragment>
          <fragment type="P"> Report a maximum of 50 first different delay(s) </fragment>
          <fragment type="P"> +-----------+-----------+-----------+-----------+-----------+</fragment>
          <fragment type="P"> | Delay     | Paths     | Max Fpga  | Max Hop   | Max Async |</fragment>
          <fragment type="P"> +-----------+-----------+-----------+-----------+-----------+</fragment>
          <fragment type="P"> |    166 ns |         2 |         3 |         0 |         1 |</fragment>
          <fragment type="P"> |    157 ns |         1 |         2 |         0 |         0 |</fragment>
          <fragment type="P"> |    150 ns |         1 |         2 |         0 |         0 |</fragment>
          <fragment type="P"> |    126 ns |         1 |         1 |         0 |         0 |</fragment>
          <fragment type="P"> |    102 ns |         2 |         1 |         0 |         0 |</fragment>
          <fragment type="P"> |    101 ns |         2 |         1 |         0 |         0 |</fragment>
          <fragment type="P"> |    100 ns |         3 |         1 |         0 |         0 |</fragment>
          <fragment type="P"> +-----------+-----------+-----------+-----------+-----------+</fragment>
          <fragment type="P"> A total of 7 different delay(s) displayed</fragment>
          <fragment type="P"></fragment>
          <fragment type="P"> Histogram with a maximum of 50 first different delay(s) </fragment>
          <fragment type="P"> +---------------------+--------------------------------------------------+</fragment>
          <fragment type="P"> | Delay               | Paths                                            |</fragment>
          <fragment type="P"> +---------------------+--------------------------------------------------+</fragment>
          <fragment type="P"> | [  100 ns:  122 ns] |---------------------------------------->        7|</fragment>
          <fragment type="P"> | ]  122 ns:  144 ns] |----->                                           1|</fragment>
          <fragment type="P"> | ]  144 ns:  166 ns[ |---------------------->                          4|</fragment>
          <fragment type="P"> +---------------------+--------------------------------------------------+</fragment>
          <fragment type="P"> A total of 7 different delay(s) encountered</fragment>
          <fragment type="P"></fragment>
        </view>
        <view id="Warnings/Errors">
          <fragment type="H1">TimingDB</fragment>
          <fragment type="H2">Warning</fragment>
          <fragment type="P">[OPTDB01] Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.</fragment>
          <fragment type="P">[KTM0560W] zTime_clock_domain.cds not found</fragment>
          <fragment type="P">[KTM0769W] Timing analysis command 'set_advanced_asynchronous_set_reset_analysis' is deprecated, use optionsDB variable timing_advanced_async_set_reset_analysis instead.</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.F01_ts_clkbus_in[7]</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17683760033340913968</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_4615901352719420397</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_10563144985268597479</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_4235327683240035090</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_3830294243856125173</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_3984315081942884252</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_346178806364307449</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7900767817217595736</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_15243191125415055743</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_15822658261462781398</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2386550705448559505</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_6774488396189771154</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F01.F01_ts_clkbus_in[8]</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9381608657414026840</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_8820522856797679042</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_14351285661933920593</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_8496018540919577243</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7537740905665114294</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9874427958930599883</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_1363936433540621605</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2951204365075976037</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17501392680794861390</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5994554879341424662</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_11878020862803189657</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7979316453246418362</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_11741619952856858099</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7215169931398036968</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5480973022819466473</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_16313754172334808327</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9998007281709205214</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5590949607437080138</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17235533021953005794</fragment>
          <fragment type="P">[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2112739098195069504</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17683760033340913968 (Node93)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17683760033340913968 (Node93)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4615901352719420397 (Node33)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4615901352719420397 (Node33)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124764 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4615901352719420397 (Node33)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_10563144985268597479 (Node125)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_10563144985268597479 (Node125)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3830294243856125173 (Node37)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3830294243856125173 (Node37)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4235327683240035090 (Node129)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4235327683240035090 (Node129)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3984315081942884252 (Node133)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3984315081942884252 (Node133)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_1363936433540621605 (Node137)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_1363936433540621605 (Node137)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_346178806364307449 (Node153)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_346178806364307449 (Node153)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7900767817217595736 (Node69)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7900767817217595736 (Node69)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15243191125415055743 (Node157)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15243191125415055743 (Node157)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15822658261462781398 (Node73)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15822658261462781398 (Node73)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2386550705448559505 (Node77)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2386550705448559505 (Node77)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_16313754172334808327 (Node81)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_16313754172334808327 (Node81)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9381608657414026840 (Node97)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9381608657414026840 (Node97)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8820522856797679042 (Node113)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8820522856797679042 (Node113)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_14351285661933920593 (Node101)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_14351285661933920593 (Node101)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8496018540919577243 (Node117)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8496018540919577243 (Node117)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9874427958930599883 (Node121)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9874427958930599883 (Node121)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124764 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7537740905665114294 (Node105)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7537740905665114294 (Node105)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_6774488396189771154 (Node109)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_6774488396189771154 (Node109)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17501392680794861390 (Node141)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17501392680794861390 (Node141)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5994554879341424662 (Node57)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5994554879341424662 (Node57)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_11878020862803189657 (Node145)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_11878020862803189657 (Node145)</fragment>
          <fragment type="P">[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7979316453246418362 (Node61)</fragment>
          <fragment type="P">Too many warnings with id 'KTM0824W', they won't be printed anymore.</fragment>
          <fragment type="P">[KTM0856W] drive_out_filter_paths is deprecated in fetch mode plus zCoreTiming flow</fragment>
          <fragment type="P">[KTM0857W] dump_csv_memory_path_report is deprecated in zCoreTiming flow</fragment>
        </view>
      </task>
    </hierarchy>
  </hierarchy>
  <hierarchy id="Final Check">
    <task id="backend_default_SingleBackend_Compilation_Checker">
      <view id="&lt;error>">
        <fragment type="H1">Xcui parse error(s)</fragment>
        <fragment type="P">/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/tools/zCui/zCui_compile_times_glog.xcui file does not exist.</fragment>
        <fragment type="H1">Xcui parse error(s)</fragment>
        <fragment type="P">/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/tools/zCui/zCui_PNR_steps_glog.xcui file does not exist.</fragment>
      </view>
    </task>
  </hierarchy>
</ZeBuUiDoc>
