
---

## Main Module Checkpoints - Total 3 pts (grade_checkpoint2)

### 1. Minimized Logic (1 pt)
    The derived equation from the K-map is correctly minimized (e.g., grouping and terms are correct).

### 2. Equation Implementation (1 pt)
    The Verilog module implements the exact minimized equation.

### 3. Interface (1 pt)
    The module correctly defines the following ports:  
    ```verilog
    input wire a,  // Input signal a  
    input wire b,  // Input signal b  
    input wire c,  // Input signal c  
    input wire d,  // Input signal d  
    output wire f  // Output signal f  
    ```
---

## Testbench Checkpoints - Total 1 pts (grade_checkpoint3)

Ensure the following points are addressed within the testbench:

### Exhaustive Testing: (1 pt)
    Verify all 16 possible input combinations (2^4) to ensure correctness.

---
