<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-245</identifier><datestamp>2011-12-15T09:56:55Z</datestamp><dc:title>A predictive reliability model for PMOS bias temperature degradation</dc:title><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>ALAM, MA</dc:creator><dc:subject>mosfet</dc:subject><dc:subject>semiconductor device models</dc:subject><dc:subject>semiconductor device reliability</dc:subject><dc:description>Bias temperature degradation is studied in p-MOSFETs. The physical mechanisms responsible for degradation over a wide range of stress bias and temperature have been identified. A novel scaling methodology is proposed that helps in obtaining a simple, analytical model useful for reliability projection.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-12-10T04:58:00Z</dc:date><dc:date>2011-11-28T07:13:29Z</dc:date><dc:date>2011-12-15T09:56:55Z</dc:date><dc:date>2008-12-10T04:58:00Z</dc:date><dc:date>2011-11-28T07:13:29Z</dc:date><dc:date>2011-12-15T09:56:55Z</dc:date><dc:date>2002</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the International Electron Devices Meeting, San Francisco CA, USA, 8-11 December 2002, 505-508</dc:identifier><dc:identifier>0-7803-7462-2</dc:identifier><dc:identifier>10.1109/IEDM.2002.1175890</dc:identifier><dc:identifier>http://hdl.handle.net/10054/245</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/245</dc:identifier><dc:language>en</dc:language></oai_dc:dc>