{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "18", "@year": "2019", "@timestamp": "2019-10-18T19:51:19.000019-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "1999", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "J.", "ce:initials": "J.", "ce:surname": "Fonseca", "ce:indexed-name": "Fonseca J."}, "@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Fonseca", "@auid": "57201867882", "ce:indexed-name": "Fonseca J."}, {"preferred-name": {"ce:given-name": "R.", "ce:initials": "R.", "ce:surname": "Monteiro", "ce:indexed-name": "Monteiro R."}, "@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Monteiro", "@auid": "57092504000", "ce:indexed-name": "Monteiro R."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Oliveira", "@auid": "25822612200", "ce:indexed-name": "Oliveira A."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Melo", "ce:indexed-name": "Melo A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Melo", "@auid": "57092494400", "ce:indexed-name": "Melo A."}, {"preferred-name": {"ce:given-name": "N.", "ce:initials": "N.", "ce:surname": "Lau", "ce:indexed-name": "Lau N."}, "@seq": "6", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Lau", "@auid": "13907323500", "ce:indexed-name": "Lau N."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "7", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "P.", "ce:initials": "P.", "ce:surname": "Neves", "ce:indexed-name": "Neves P."}, "@seq": "8", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Neves", "@auid": "24779817300", "ce:indexed-name": "Neves P."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "9", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ferrari", "@auid": "55188033900", "ce:indexed-name": "Ferrari A."}]}, "citation-title": "Development system for FPGA-based digital circuits", "abstracts": "An overview is given of some new hardware and software tools that can be used for the design of virtual circuits based on dynamically reconfigurable FPGAs. These tools provide facilities for synthesis, simulating, testing, and debugging of digital circuits based on dynamically reconfigurable hardware.", "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "IEEE Symp FPGAs Custom Comput Mach Proc", "@country": "usa", "issn": "10823409", "volisspag": {"pagerange": {"@first": "266", "@last": "267"}}, "@type": "p", "publicationyear": {"@first": "1999"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"confeditors": {"editors": {"editor": [{"ce:initials": "K.L.", "ce:surname": "Pocek", "ce:indexed-name": "Pocek K.L."}, {"ce:initials": "J.M.", "ce:surname": "Arnold", "ce:indexed-name": "Arnold J.M."}], "@complete": "y"}}, "procpagecount": "315"}, "confevent": {"confname": "Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCMM 1999)", "confsponsors": {"confsponsor": "IEEE Computer Society", "@complete": "y"}, "conflocation": {"city-group": "Napa Valley, CA", "@country": "usa"}, "confcode": "60549", "confdate": {"enddate": {"@day": "23", "@year": "1999", "@month": "04"}, "startdate": {"@day": "21", "@year": "1999", "@month": "04"}}}}}, "sourcetitle": "IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings", "@srcid": "14935", "publicationdate": {"year": "1999", "date-text": {"@xfab-added": "true", "$": "1999"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1700"}, {"$": "2200"}]}, {"@type": "CPXCLASS", "classification": [{"$": "721.2"}, {"$": "721.3"}, {"$": "722.1"}, {"$": "722.2"}, {"$": "722.4"}, {"$": "723.5"}]}, {"@type": "SUBJECT", "classification": "Engineering and Technology"}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2004 Elsevier Science B.V., Amsterdam. All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "14", "@year": "2003", "@month": "01"}}, "itemidlist": {"itemid": [{"$": "36038718", "@idtype": "PUI"}, {"$": "2003037321246", "@idtype": "CPX"}, {"$": "0033488533", "@idtype": "SCP"}, {"$": "0033488533", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "1", "reference": {"ref-fulltext": "V.Sklyarov, R.Monteiro, N.Lau, A.Oliveira, A.Melo, K.Kondratjuk. \"Integrated Development Environment for Logic Synthesis Based on Dynamically Reconfigurable FPGAs\" Proceeding of FPL'98, Tallinn, 1998.", "@id": "51693461", "ref-info": {"ref-title": {"ref-titletext": "Integrated development environment for logic synthesis based on dynamically reconfigurable FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0012170741", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Monteiro", "ce:indexed-name": "Monteiro R."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Lau", "ce:indexed-name": "Lau N."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Melo", "ce:indexed-name": "Melo A."}, {"@seq": "6", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Kondratjuk", "ce:indexed-name": "Kondratjuk K."}]}, "ref-sourcetitle": "Proceeding of FPL'98, Tallinn, 1998"}}}}}}, "coredata": {"srctype": "p", "eid": "2-s2.0-0033488533", "dc:description": "An overview is given of some new hardware and software tools that can be used for the design of virtual circuits based on dynamically reconfigurable FPGAs. These tools provide facilities for synthesis, simulating, testing, and debugging of digital circuits based on dynamically reconfigurable hardware.", "prism:coverDate": "1999-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0033488533", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0033488533"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=0033488533&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=0033488533&origin=inward"}], "prism:publicationName": "IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings", "source-id": "14935", "citedby-count": "2", "subtype": "cp", "prism:pageRange": "266-267", "dc:title": "Development system for FPGA-based digital circuits", "prism:endingPage": "267", "openaccess": null, "openaccessFlag": null, "prism:issn": "10823409", "prism:startingPage": "266", "dc:identifier": "SCOPUS_ID:0033488533"}, "idxterms": {"mainterm": [{"$": "Dynamically reconfigurable arrays", "@weight": "a", "@candidate": "n"}, {"$": "Dynamically reconfigurable hardware", "@weight": "a", "@candidate": "n"}, {"$": "Logic synthesis", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Engineering (all)", "@code": "2200", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "J.", "ce:initials": "J.", "ce:surname": "Fonseca", "ce:indexed-name": "Fonseca J."}, "@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Fonseca", "@auid": "57201867882", "author-url": "https://api.elsevier.com/content/author/author_id/57201867882", "ce:indexed-name": "Fonseca J."}, {"preferred-name": {"ce:given-name": "R.", "ce:initials": "R.", "ce:surname": "Monteiro", "ce:indexed-name": "Monteiro R."}, "@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Monteiro", "@auid": "57092504000", "author-url": "https://api.elsevier.com/content/author/author_id/57092504000", "ce:indexed-name": "Monteiro R."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Oliveira", "@auid": "25822612200", "author-url": "https://api.elsevier.com/content/author/author_id/25822612200", "ce:indexed-name": "Oliveira A."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Melo", "ce:indexed-name": "Melo A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Melo", "@auid": "57092494400", "author-url": "https://api.elsevier.com/content/author/author_id/57092494400", "ce:indexed-name": "Melo A."}, {"preferred-name": {"ce:given-name": "N.", "ce:initials": "N.", "ce:surname": "Lau", "ce:indexed-name": "Lau N."}, "@seq": "6", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Lau", "@auid": "13907323500", "author-url": "https://api.elsevier.com/content/author/author_id/13907323500", "ce:indexed-name": "Lau N."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "7", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "P.", "ce:initials": "P.", "ce:surname": "Neves", "ce:indexed-name": "Neves P."}, "@seq": "8", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Neves", "@auid": "24779817300", "author-url": "https://api.elsevier.com/content/author/author_id/24779817300", "ce:indexed-name": "Neves P."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "9", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ferrari", "@auid": "55188033900", "author-url": "https://api.elsevier.com/content/author/author_id/55188033900", "ce:indexed-name": "Ferrari A."}]}}