

================================================================
== Synthesis Summary Report of 'pip_kernel'
================================================================
+ General Information: 
    * Date:           Tue May 31 13:30:22 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        pip_hls_kernel
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+
    |                   Modules                  | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |         |            |            |     |
    |                   & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+
    |+ pip_kernel                                |     -|  0.25|  1115137|  5.576e+06|         -|  1115138|      -|        no|  1 (~0%)|  2 (~0%)|  1430 (~0%)|  1845 (~0%)|    -|
    | + pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE  |     -|  1.03|     1040|  5.200e+03|         -|     1040|      -|        no|        -|        -|   976 (~0%)|   814 (~0%)|    -|
    |  o LOOP_INIT_DIV_TABLE                     |     -|  3.65|     1038|  5.190e+03|        16|        1|   1024|       yes|        -|        -|           -|           -|    -|
    | o LOOP_STREAM                              |     -|  3.65|  1114094|  5.570e+06|        17|       17|  65535|       yes|        -|        -|           -|           -|    -|
    |  + pip_edges                               |     -|  0.25|       14|     70.000|         -|       15|      -|       yes|        -|  2 (~0%)|   319 (~0%)|   729 (~0%)|    -|
    |   + pip_crossing2                          |     -|  0.25|       10|     50.000|         -|       11|      -|       yes|        -|  2 (~0%)|   194 (~0%)|   618 (~0%)|    -|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | strm_len | 0x10   | 32    | W      | Data signal of strm_len          |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| out_r     | both          | 8     | 1      | 1      |
| points    | both          | 24    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* BRAM
+-------------+------------+---------------+
| Interface   | Data Width | Address Width |
+-------------+------------+---------------+
| edges_PORTA | 32         | 32            |
| edges_PORTB | 32         | 32            |
+-------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------------------+
| Argument | Direction | Datatype                                        |
+----------+-----------+-------------------------------------------------+
| out      | out       | stream<ap_uint<8>, 0>&                          |
| points   | in        | stream<ap_fixed<18, 10, AP_RND, AP_SAT, 0>, 0>& |
| edges    | in        | ap_fixed<18, 10, AP_RND, AP_SAT, 0>*            |
| strm_len | in        | unsigned short                                  |
+----------+-----------+-------------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                            |
+----------+---------------+-----------+------------------------------------+
| out      | out_r         | interface |                                    |
| points   | points        | interface |                                    |
| edges    | edges_PORTA   | interface |                                    |
| edges    | edges_PORTB   | interface |                                    |
| strm_len | s_axi_control | register  | name=strm_len offset=0x10 range=32 |
+----------+---------------+-----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                       | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+--------------------------------------------+-----+--------+-----------+-----+--------+---------+
| + pip_kernel                               | 2   |        |           |     |        |         |
|   i_fu_128_p2                              | -   |        | i         | add | fabric | 0       |
|  + pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE | 0   |        |           |     |        |         |
|    i_fu_91_p2                              | -   |        | i         | add | fabric | 0       |
|  + pip_edges                               | 2   |        |           |     |        |         |
|    ap_return                               | -   |        | add_ln886 | add | fabric | 0       |
|   + pip_crossing2                          | 2   |        |           |     |        |         |
|     ret_V_6_fu_161_p2                      | -   |        | ret_V_6   | sub | fabric | 0       |
|     ret_V_7_fu_225_p2                      | -   |        | ret_V_7   | sub | fabric | 0       |
|     ret_V_1_fu_313_p2                      | -   |        | ret_V_1   | add | fabric | 0       |
|     mul_mul_18s_18s_36_4_1_U4              | 1   |        | r_V       | mul | dsp48  | 3       |
|     vt_V_fu_380_p2                         | -   |        | vt_V      | add | fabric | 0       |
|     am_submul_18s_18s_18s_37_4_1_U5        | 1   |        | ret_V_3   | sub | dsp48  | 3       |
|     am_submul_18s_18s_18s_37_4_1_U5        | 1   |        | r_V_4     | mul | dsp48  | 3       |
|     ret_V_8_fu_575_p2                      | -   |        | ret_V_8   | add | fabric | 0       |
|     ix_V_4_fu_680_p2                       | -   |        | ix_V_4    | add | fabric | 0       |
+--------------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+-------------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+-----------------+------+------+--------+-------------+---------+------+---------+
| + pip_kernel    | 1    | 0    |        |             |         |      |         |
|   div_table_V_U | 1    | -    |        | div_table_V | ram_1p  | auto | 1       |
+-----------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+---------------------------------+-----------------------------------------+
| Type           | Options                         | Location                                |
+----------------+---------------------------------+-----------------------------------------+
| loop_merge     | force                           | pip_kernel.cpp:130 in pip_edges         |
| interface      | mode=bram port=edges            | pip_kernel.cpp:156 in pip_kernel, edges |
| loop_tripcount | avg = 4095 max = 65535 min = 63 | pip_kernel.cpp:166 in pip_kernel        |
| pipeline       | II = 256 rewind                 | pip_kernel.cpp:168 in pip_kernel        |
+----------------+---------------------------------+-----------------------------------------+


