
*** Running vivado
    with args -log SYSTEM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SYSTEM.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source SYSTEM.tcl -notrace
Command: synth_design -top SYSTEM -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14172
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SYSTEM' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/SYSTEM.vhd:44]
INFO: [Synth 8-3491] module 'MOD_3' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/MOD_3.vhd:34' bound to instance 'U0' of component 'MOD_3' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/SYSTEM.vhd:86]
INFO: [Synth 8-638] synthesizing module 'MOD_3' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/MOD_3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MOD_3' (1#1) [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/MOD_3.vhd:42]
INFO: [Synth 8-3491] module 'CMP' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/CMP.vhd:34' bound to instance 'U1' of component 'CMP' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/SYSTEM.vhd:90]
INFO: [Synth 8-638] synthesizing module 'CMP' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/CMP.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CMP' (2#1) [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/CMP.vhd:42]
INFO: [Synth 8-3491] module 'MUX2_1' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/MUX2_1.vhd:34' bound to instance 'U2' of component 'MUX2_1' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/SYSTEM.vhd:94]
INFO: [Synth 8-638] synthesizing module 'MUX2_1' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/MUX2_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MUX2_1' (3#1) [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/MUX2_1.vhd:43]
INFO: [Synth 8-3491] module 'REG' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/REG.vhd:34' bound to instance 'U3' of component 'REG' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/SYSTEM.vhd:98]
INFO: [Synth 8-638] synthesizing module 'REG' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/REG.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'REG' (4#1) [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/REG.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'SYSTEM' (5#1) [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/SYSTEM.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/labo4.xdc]
WARNING: [Vivado 12-507] No nets matched 'E_IBUF'. [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/labo4.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/labo4.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/labo4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/labo4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SYSTEM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SYSTEM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'T_reg' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/REG.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT5  |     4|
|3     |LUT6  |     4|
|4     |MUXF7 |     2|
|5     |LD    |     3|
|6     |IBUF  |    12|
|7     |OBUF  |     3|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1014.684 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1014.684 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 1014.684 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1014.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.runs/synth_1/SYSTEM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SYSTEM_utilization_synth.rpt -pb SYSTEM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 19:04:28 2020...
