5 18 1fd81 6 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel5.2.vcd) 2 -o (mbit_sel5.2.cdd) 2 -v (mbit_sel5.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mbit_sel5.2.v 1 29 1 
2 1 0 0 0 0 4 1 100c 0 0 4 1 c
2 2 0 0 0 0 4 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 1 32 1008 0 0 16 1 a
2 4 0 0 0 0 1 29 1000 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 5 2b 1008 2 4 1 18 0 1 0 0 0 0
2 6 8 8 8 70008 9 45 100a 5 0 1 18 0 1 0 0 0 0
2 7 8 8 8 a000e 4 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 1 5 107000c 1 0 3 0 4 17 0 f 0 e 7 0
1 c 2 6 7000c 1 0 3 0 4 17 0 f 0 c 4 0
1 a 3 0 c0000 1 0 15 0 16 17 8421 0 0 0 0 0
4 6 1 7 0 6
4 7 6 6 0 6
3 1 main.u$0 "main.u$0" 0 mbit_sel5.2.v 8 11 1 
2 8 0 0 0 0 4 4e 1002 0 0 1 18 0 1 0 0 0 0
2 9 10 10 10 70007 1 0 1008 0 0 32 48 4 0
2 10 10 10 10 80008 4 1 100c 0 0 4 1 c
2 11 10 10 10 6000c 4 4b 1008 9 10 4 18 0 f 0 0 0 0 a
2 12 10 10 10 20002 0 1 1410 0 0 4 1 b
2 13 10 10 10 2000c 4 37 1a 11 12
4 8 11 13 13 8
4 13 0 0 0 8
3 1 main.u$1 "main.u$1" 0 mbit_sel5.2.v 13 27 1 
