[debug] > Exec(runMain Verilog, None, None)
[debug] Evaluating tasks: Compile / runMain
[debug] Running task... Cancel: Signal, check cycles: false, forcegc: true
[info] compiling 1 Scala source to E:\LtrProjects\SharedProjects\my_chisel\target\scala-2.12\classes ...
[info] done compiling
[success] Total time: 2 s, completed Oct 20, 2020 10:48:57 PM
[debug] > Exec(idea-shell, None, None)
[debug] > Exec(, None, None)
[debug] > Exec(idea-shell, None, None)
