/*
  *****************************************************************************
  * @file           : bsp_stm32g431cb.h
  * @author         : Brian J Hoskins
  * @date           : 2023-03-30
  * @brief          : The hardware abstraction layer for STM32G431CB.  Allows
  *                   the Active objects to interface with an abstracted
  *                   interface.
  *****************************************************************************
  * @attention
  *
  * Copyright (c) 2023 Brian Hoskins.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  *
  *****************************************************************************
*/

/** INCLUDES -------------------------------------------------------------- **/
#include "stm32g4xx_ll_rcc.h"
#include "stm32g4xx_ll_bus.h"
#include "stm32g4xx_ll_crs.h"
#include "stm32g4xx_ll_system.h"
#include "stm32g4xx_ll_exti.h"
#include "stm32g4xx_ll_cortex.h"
#include "stm32g4xx_ll_utils.h"
#include "stm32g4xx_ll_pwr.h"
#include "stm32g4xx_ll_dma.h"
#include "stm32g4xx_ll_usart.h"
#include "stm32g4xx_ll_gpio.h"
#include "bsp.h"
#include "gpio.h"
#include "usart.h"
#include "qpc.h"

Q_DEFINE_THIS_FILE

/** TYPEDEFS -------------------------------------------------------------- **/

/** DEFINES --------------------------------------------------------------- **/

/** QSPY ------------------------------------------------------------------ **/
#ifdef Q_SPY
    QSTimeCtr QS_tickTime_;
    QSTimeCtr QS_tickPeriod_;

    /* QSpy source IDs */
    static QSpyId const l_SysTick_Handler = { 0U };

    enum AppRecords
    {
        /* application-specific trace records */
        MY_STAT = QS_USER
    };

#endif

/** VARS ------------------------------------------------------------------ **/
QTicker ticker0_10ms; // ticker active object for tick rate 0 10ms
//QTicker ticker1_10us; // ticker active object for tick rate 1 10us

/** PRIVATE FUNCTION PROTOTYPES ------------------------------------------- **/
void SystemClock_Config(void);
void BSP_Error_Handler(void);
void SysTick_Handler(void);
void USART2_IRQHandler(void);
void Peripheral_Init(void);




void BSP_SetBlinkyLED(ON_OFF_STATUS status)
{
    if(status == ON)
    {
        LL_GPIO_SetOutputPin(DO_BLINK_LED_PRT, DO_BLINK_LED_PIN);
        while (!LL_USART_IsActiveFlag_TXE(USART1)){}
        LL_USART_TransmitData8(USART1, 0x31);
        LL_USART_ClearFlag_TC(USART1);
    }
    else
    {
        LL_GPIO_ResetOutputPin(DO_BLINK_LED_PRT, DO_BLINK_LED_PIN);
        while (!LL_USART_IsActiveFlag_TXE(USART1)){}
        LL_USART_TransmitData8(USART1, 0x30);
        LL_USART_ClearFlag_TC(USART1);
    }
}


/*
 ******************************************************************************
 * @brief  BSP_Init - BSP & System Initialise
 * @retval None - errors here are intolerable & will call Error_Handler()
 ******************************************************************************
*/
void BSP_Init(void)
{

    /* CONFIGURE SYSTEM CLOCK */
    SystemClock_Config();

    /* INITIALISE PERIPHERALS */
    Peripheral_Init();

}

/*
 ******************************************************************************
 * @brief  SystemClock_Config - System clock configuration
 * @retval None - errors here are intolerable & will call Error_Handler()
 ******************************************************************************
*/
void SystemClock_Config(void)
{
    LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
    while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
    {
    }
    LL_PWR_EnableRange1BoostMode();
    LL_RCC_HSI_Enable();
    /* Wait till HSI is ready */
    while(LL_RCC_HSI_IsReady() != 1)
    {
    }

    LL_RCC_HSI_SetCalibTrimming(64);
    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
    LL_RCC_PLL_EnableDomain_SYS();
    LL_RCC_PLL_Enable();
    /* Wait till PLL is ready */
    while(LL_RCC_PLL_IsReady() != 1)
    {
    }

    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
    LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
    /* Wait till System clock is ready */
    while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
    {
    }

    /* Insure 1ï¿½s transition state at intermediate medium speed clock based on DWT */
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
    DWT->CYCCNT = 0;
    while(DWT->CYCCNT < 100);
    /* Set AHB prescaler*/
    LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
    LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
    LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);

    LL_Init1msTick(170000000);

    LL_SetSystemCoreClock(170000000);
}


/*
 ******************************************************************************
 * @brief  BSP_Error_Handler - handles errors in BSP activities
 * @retval None
 ******************************************************************************
*/
void BSP_Error_Handler(void)
{
    while (1)
    {
        //TODO: Implement error handler
    }
}

/*
 ******************************************************************************
 * @brief  Peripheral_Init - Initialises all peripherals to default state
 * @retval None
 ******************************************************************************
*/
void Peripheral_Init(void)
{
    GPIO_Init();
    USART1_Init();
}

/*
 ******************************************************************************
 * @brief  QF_onStartup - executes once, on startup of QF
 * @retval None
 ******************************************************************************
*/
void QF_onStartup(void)
{
    /* set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate */
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);

    /* set priorities of ALL ISRs used in the system, see NOTE00
    *
    * !!!!!!!!!!!!!!!!!!!!!!!!!!!! CAUTION !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
    * Assign a priority to EVERY ISR explicitly by calling NVIC_SetPriority().
    * DO NOT LEAVE THE ISR PRIORITIES AT THE DEFAULT VALUE!
    */
    NVIC_SetPriority(USART1_IRQn,    0U); /* kernel UNAWARE interrupt */
    NVIC_SetPriority(SysTick_IRQn,   QF_AWARE_ISR_CMSIS_PRI + 1U);
    /* ... */

    /* enable IRQs... */
#ifdef Q_SPY
    NVIC_EnableIRQ(USART1_IRQn); /* UART2 interrupt used for QS-RX */
#endif
}

/*
 ******************************************************************************
 * @brief  QV_onIdle - executes during QV idle time
 * @retval None
 ******************************************************************************
*/
void QV_onIdle(void)
{
    /* called with interrupts disabled, see NOTE01 */


#ifdef Q_SPY
    QF_INT_ENABLE();
    QS_rxParse();  /* parse all the received bytes */

    if ((USART1->ISR & (1U << 7)) != 0) {  /* is TXE empty? */
        uint16_t b;

        QF_INT_DISABLE();
        b = QS_getByte();
        QF_INT_ENABLE();

        if (b != QS_EOD) {  /* not End-Of-Data? */
            USART1->TDR = (b & 0xFFU);  /* put into the DR register */
        }
    }

#else
    QF_INT_ENABLE(); /* just enable interrupts */
#endif
}

Q_NORETURN Q_onAssert(char const * const module, int_t const loc)
{

    (void)module;
    (void)loc;
    QS_ASSERTION(module, loc, 10000U); /* report assertion to QS */

    while(1); //TODO: Add an assertion handler here
    //NVIC_SystemReset();
}

/* BEGIN QSPY CALLBACKS=======================================================*/
#ifdef Q_SPY

/*
 ******************************************************************************
 * @brief  QS_onCommand - QS User Command Callback to be implemented in BSP
 * @retval None
 ******************************************************************************
*/
void QS_onCommand(uint8_t cmdId, uint32_t param1, uint32_t param2, uint32_t param3)
{
    // Need to understand more about user commands.  For now this function is
    // unimplemented.  2023-04-11 BJH.

//    void assert_failed(char const *module, int loc);
    (void) cmdId;
    (void) param1;
    (void) param2;
    (void) param3;

//    QS_BEGIN_ID(COMMAND_STAT, 0U)
//    /* app-specific record */
//            QS_U8(2, cmdId);
//            QS_U32(8, param1);
//            QS_U32(8, param2);
//            QS_U32(8, param3);QS_END()
//
//    if (cmdId == 10U)
//    {
//        Q_ERROR();
//    }
//    else if (cmdId == 11U)
//    {
//        assert_failed("QS_onCommand", 123);
//    }
}

/*
 ******************************************************************************
 * @brief  QS_onCleanup - QS OnCleanup Callback to be implemented in BSP
 * @retval None
 ******************************************************************************
*/
void QS_onCleanup(void)
{

}

/*
 ******************************************************************************
 * @brief  QS_onReset - QS OnReset Callback to be implemented in BSP
 * @retval None
 ******************************************************************************
*/
void QS_onReset(void)
{
    NVIC_SystemReset();
}

/*
 ******************************************************************************
 * @brief  QS_onFlush - QS OnFlush Callback to be implemented in BSP
 * @retval None
 ******************************************************************************
*/
void QS_onFlush(void)
{
    uint16_t b;

    QF_INT_DISABLE();
    while ((b = QS_getByte()) != QS_EOD)
    {
        /* while not End-Of-Data... */
        QF_INT_ENABLE();
        while ((USART1->ISR & (1U << 7)) == 0U)
        {
            /* while TXE not empty */
        }
        USART1->TDR  = (b & 0xFFU);  /* put into the DR register */
        QF_INT_DISABLE();
    }
    QF_INT_ENABLE();
}

QSTimeCtr QS_onGetTime(void)
{
    /* NOTE: invoked with interrupts DISABLED */
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == 0)
    {
        /* not set? */
        return QS_tickTime_ - (QSTimeCtr) SysTick->VAL;
    }
    else
    {
        /* the rollover occured, but the SysTick_ISR did not run yet */
        return QS_tickTime_ + QS_tickPeriod_ - (QSTimeCtr) SysTick->VAL;
    }
}

/*
 ******************************************************************************
 * @brief  QS_onStartup - Startup code for QSPY
 * @retval uint8_t
 ******************************************************************************
*/
uint8_t QS_onStartup(void const *arg)
{
    static uint8_t qsTxBuf[2 * 1024]; /* buffer for QS transmit channel */
    static uint8_t qsRxBuf[256]; /* buffer for QS receive channel */

    (void) arg; /* avoid the "unused parameter" compiler warning */

    QS_initBuf(qsTxBuf, sizeof(qsTxBuf));
    QS_rxInitBuf(qsRxBuf, sizeof(qsRxBuf));

    //USART1_Init();

    QS_tickPeriod_ = SystemCoreClock / BSP_TICKS_PER_SEC;
    QS_tickTime_ = QS_tickPeriod_; /* to start the timestamp at zero */
    return 1U; /* return success */
}

#endif // Q_SPY
/* END QSPY CALLBACKS=======================================================*/

/*
 ******************************************************************************
 * @brief  QF_onCleanup - QP Framework cleanup
 * @retval None
 ******************************************************************************
*/
void QF_onCleanup(void)
{
}

/*
 ******************************************************************************
 * @brief  SysTick_Handler - handles the Systick
 * @retval None
 ******************************************************************************
*/
void SysTick_Handler(void)
{
    /* system clock tick ISR */
    //HAL_IncTick();

#ifdef Q_SPY
    {
        uint32_t volatile tmp = SysTick->CTRL; /* clear CTRL_COUNTFLAG */
        QS_tickTime_ += QS_tickPeriod_; /* account for the clock rollover */
    }
#endif

    QF_TICK_X(0U, &l_SysTick_Handler); /* process time events for rate 0 */
    QACTIVE_POST(&ticker0_10ms.super, 0, &l_SysTick_Handler); /* post to Ticker0 */


    QV_ARM_ERRATUM_838869();
}
