// Seed: 3989372351
module module_0;
  bit id_1;
  bit id_2;
  always id_1 = -1;
  always id_2 = id_2 - id_1;
  always_latch id_1 <= id_2;
  assign id_1 = id_2;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input wand id_5,
    output tri0 id_6,
    input tri id_7,
    output wand id_8,
    input supply1 id_9,
    id_22,
    output wire id_10,
    output tri1 id_11,
    input supply0 id_12,
    input tri id_13,
    output wand id_14,
    output wire id_15,
    input supply0 id_16,
    input tri0 id_17,
    input wor id_18,
    input uwire id_19,
    output tri id_20
);
  assign id_15 = id_3;
  module_0 modCall_1 ();
  assign id_11 = id_22;
endmodule
