

================================================================
== Vitis HLS Report for 'EthInTop'
================================================================
* Date:           Fri Jan  1 00:00:33 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        EthInTop
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       83|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        8|     -|      795|     1083|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      383|    -|
|Register             |        -|     -|      175|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     0|      970|     1549|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  182|  296|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        8|   0|  613|  787|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        8|   0|  795| 1083|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln695_fu_171_p2                |     +    |   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001          |    and   |   0|  0|   2|           1|           1|
    |ap_block_state73_io                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state73_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state74_io                |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n              |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                  |    and   |   0|  0|   2|           1|           2|
    |ap_int_blocking_n                  |    and   |   0|  0|   2|           2|           2|
    |ap_str_blocking_cur_n              |    and   |   0|  0|   2|           1|           0|
    |ap_str_blocking_n                  |    and   |   0|  0|   2|           1|           2|
    |icmp_ln882_fu_166_p2               |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_11001          |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  83|          78|          48|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  329|         74|    1|         74|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |    9|          2|    1|          2|
    |ethernet_stream_out_TDATA_blk_n  |    9|          2|    1|          2|
    |gmem_blk_n_AR                    |    9|          2|    1|          2|
    |gmem_blk_n_R                     |    9|          2|    1|          2|
    |indvars_iv_reg_135               |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  383|         86|   38|        148|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  73|   0|   73|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg             |   1|   0|    1|          0|
    |ap_int_blocking_n_reg             |   0|   0|    1|          1|
    |ap_rst_n_inv                      |   1|   0|    1|          0|
    |ap_rst_reg_1                      |   1|   0|    1|          0|
    |ap_rst_reg_2                      |   1|   0|    1|          0|
    |ap_str_blocking_n_reg             |   1|   0|    1|          0|
    |icmp_ln882_reg_230                |   1|   0|    1|          0|
    |icmp_ln882_reg_230_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvars_iv_reg_135                |  32|   0|   32|          0|
    |trunc_ln_reg_219                  |  60|   0|   60|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 175|   0|  176|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------------+-----+-----+------------+------------------------------+--------------+
|s_axi_control_AWVALID       |  in |    1|    s_axi   |            control           |  return void |
|s_axi_control_AWREADY       | out |    1|    s_axi   |            control           |  return void |
|s_axi_control_AWADDR        |  in |    6|    s_axi   |            control           |  return void |
|s_axi_control_WVALID        |  in |    1|    s_axi   |            control           |  return void |
|s_axi_control_WREADY        | out |    1|    s_axi   |            control           |  return void |
|s_axi_control_WDATA         |  in |   32|    s_axi   |            control           |  return void |
|s_axi_control_WSTRB         |  in |    4|    s_axi   |            control           |  return void |
|s_axi_control_ARVALID       |  in |    1|    s_axi   |            control           |  return void |
|s_axi_control_ARREADY       | out |    1|    s_axi   |            control           |  return void |
|s_axi_control_ARADDR        |  in |    6|    s_axi   |            control           |  return void |
|s_axi_control_RVALID        | out |    1|    s_axi   |            control           |  return void |
|s_axi_control_RREADY        |  in |    1|    s_axi   |            control           |  return void |
|s_axi_control_RDATA         | out |   32|    s_axi   |            control           |  return void |
|s_axi_control_RRESP         | out |    2|    s_axi   |            control           |  return void |
|s_axi_control_BVALID        | out |    1|    s_axi   |            control           |  return void |
|s_axi_control_BREADY        |  in |    1|    s_axi   |            control           |  return void |
|s_axi_control_BRESP         | out |    2|    s_axi   |            control           |  return void |
|ap_clk                      |  in |    1| ap_ctrl_hs |           EthInTop           | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |           EthInTop           | return value |
|event_done                  | out |    1| ap_ctrl_hs |           EthInTop           | return value |
|interrupt                   | out |    1| ap_ctrl_hs |           EthInTop           | return value |
|event_start                 | out |    1| ap_ctrl_hs |           EthInTop           | return value |
|stall_start_ext             | out |    1| ap_ctrl_hs |           EthInTop           | return value |
|stall_done_ext              | out |    1| ap_ctrl_hs |           EthInTop           | return value |
|stall_start_str             | out |    1| ap_ctrl_hs |           EthInTop           | return value |
|stall_done_str              | out |    1| ap_ctrl_hs |           EthInTop           | return value |
|stall_start_int             | out |    1| ap_ctrl_hs |           EthInTop           | return value |
|stall_done_int              | out |    1| ap_ctrl_hs |           EthInTop           | return value |
|m_axi_gmem_AWVALID          | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWREADY          |  in |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWADDR           | out |   64|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWID             | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWLEN            | out |    8|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWSIZE           | out |    3|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWBURST          | out |    2|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWLOCK           | out |    2|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWCACHE          | out |    4|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWPROT           | out |    3|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWQOS            | out |    4|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWREGION         | out |    4|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_AWUSER           | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_WVALID           | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_WREADY           |  in |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_WDATA            | out |  128|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_WSTRB            | out |   16|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_WLAST            | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_WID              | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_WUSER            | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARVALID          | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARREADY          |  in |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARADDR           | out |   64|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARID             | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARLEN            | out |    8|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARSIZE           | out |    3|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARBURST          | out |    2|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARLOCK           | out |    2|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARCACHE          | out |    4|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARPROT           | out |    3|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARQOS            | out |    4|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARREGION         | out |    4|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_ARUSER           | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_RVALID           |  in |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_RREADY           | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_RDATA            |  in |  128|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_RLAST            |  in |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_RID              |  in |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_RUSER            |  in |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_RRESP            |  in |    2|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_BVALID           |  in |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_BREADY           | out |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_BRESP            |  in |    2|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_BID              |  in |    1|    m_axi   |             gmem             |    pointer   |
|m_axi_gmem_BUSER            |  in |    1|    m_axi   |             gmem             |    pointer   |
|ethernet_stream_out_TDATA   | out |   64|    axis    | ethernet_stream_out_V_data_V |    pointer   |
|ethernet_stream_out_TVALID  | out |    1|    axis    | ethernet_stream_out_V_last_V |    pointer   |
|ethernet_stream_out_TREADY  |  in |    1|    axis    | ethernet_stream_out_V_last_V |    pointer   |
|ethernet_stream_out_TLAST   | out |    1|    axis    | ethernet_stream_out_V_last_V |    pointer   |
|ethernet_stream_out_TKEEP   | out |    8|    axis    | ethernet_stream_out_V_keep_V |    pointer   |
|ethernet_stream_out_TSTRB   | out |    8|    axis    | ethernet_stream_out_V_strb_V |    pointer   |
+----------------------------+-----+-----+------------+------------------------------+--------------+

