
InsuDos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002128  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08002264  08002264  00003264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002310  08002310  00003310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08002314  08002314  00003314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000000c  20000008  08002318  00004008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  20000014  08002324  00004014  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000034  08002324  00004034  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00004014  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007931  00000000  00000000  00004044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000015cd  00000000  00000000  0000b975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000e00  00000000  00000000  0000cf48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000a6c  00000000  00000000  0000dd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001f61c  00000000  00000000  0000e7b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00008e8f  00000000  00000000  0002ddd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000cb8b4  00000000  00000000  00036c5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00102513  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000038bc  00000000  00000000  00102558  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000062  00000000  00000000  00105e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000014 	.word	0x20000014
 8000158:	00000000 	.word	0x00000000
 800015c:	0800224c 	.word	0x0800224c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000018 	.word	0x20000018
 8000178:	0800224c 	.word	0x0800224c

0800017c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000180:	f000 f944 	bl	800040c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000184:	f000 f804 	bl	8000190 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000188:	f000 f85a 	bl	8000240 <PeriphCommonClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800018c:	bf00      	nop
 800018e:	e7fd      	b.n	800018c <main+0x10>

08000190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	b09a      	sub	sp, #104	@ 0x68
 8000194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000196:	f107 0320 	add.w	r3, r7, #32
 800019a:	2248      	movs	r2, #72	@ 0x48
 800019c:	2100      	movs	r1, #0
 800019e:	4618      	mov	r0, r3
 80001a0:	f002 f828 	bl	80021f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	605a      	str	r2, [r3, #4]
 80001ac:	609a      	str	r2, [r3, #8]
 80001ae:	60da      	str	r2, [r3, #12]
 80001b0:	611a      	str	r2, [r3, #16]
 80001b2:	615a      	str	r2, [r3, #20]
 80001b4:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80001b6:	4b21      	ldr	r3, [pc, #132]	@ (800023c <SystemClock_Config+0xac>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80001be:	4a1f      	ldr	r2, [pc, #124]	@ (800023c <SystemClock_Config+0xac>)
 80001c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80001c4:	6013      	str	r3, [r2, #0]
 80001c6:	4b1d      	ldr	r3, [pc, #116]	@ (800023c <SystemClock_Config+0xac>)
 80001c8:	681b      	ldr	r3, [r3, #0]
 80001ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80001ce:	603b      	str	r3, [r7, #0]
 80001d0:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80001d2:	2322      	movs	r3, #34	@ 0x22
 80001d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80001da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80001dc:	2301      	movs	r3, #1
 80001de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001e0:	2340      	movs	r3, #64	@ 0x40
 80001e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80001e4:	2300      	movs	r3, #0
 80001e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80001e8:	2360      	movs	r3, #96	@ 0x60
 80001ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001ec:	2300      	movs	r3, #0
 80001ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001f0:	f107 0320 	add.w	r3, r7, #32
 80001f4:	4618      	mov	r0, r3
 80001f6:	f000 fdef 	bl	8000dd8 <HAL_RCC_OscConfig>
 80001fa:	4603      	mov	r3, r0
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d001      	beq.n	8000204 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000200:	f000 f83b 	bl	800027a <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000204:	236f      	movs	r3, #111	@ 0x6f
 8000206:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000208:	2300      	movs	r3, #0
 800020a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800020c:	2300      	movs	r3, #0
 800020e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000210:	2300      	movs	r3, #0
 8000212:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000214:	2300      	movs	r3, #0
 8000216:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000218:	2300      	movs	r3, #0
 800021a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800021c:	2300      	movs	r3, #0
 800021e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000220:	1d3b      	adds	r3, r7, #4
 8000222:	2100      	movs	r1, #0
 8000224:	4618      	mov	r0, r3
 8000226:	f001 f94b 	bl	80014c0 <HAL_RCC_ClockConfig>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d001      	beq.n	8000234 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000230:	f000 f823 	bl	800027a <Error_Handler>
  }
}
 8000234:	bf00      	nop
 8000236:	3768      	adds	r7, #104	@ 0x68
 8000238:	46bd      	mov	sp, r7
 800023a:	bd80      	pop	{r7, pc}
 800023c:	58000400 	.word	0x58000400

08000240 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b094      	sub	sp, #80	@ 0x50
 8000244:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000246:	463b      	mov	r3, r7
 8000248:	2250      	movs	r2, #80	@ 0x50
 800024a:	2100      	movs	r1, #0
 800024c:	4618      	mov	r0, r3
 800024e:	f001 ffd1 	bl	80021f4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000252:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000256:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000258:	2300      	movs	r3, #0
 800025a:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 800025c:	2310      	movs	r3, #16
 800025e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000260:	463b      	mov	r3, r7
 8000262:	4618      	mov	r0, r3
 8000264:	f001 fd3f 	bl	8001ce6 <HAL_RCCEx_PeriphCLKConfig>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d001      	beq.n	8000272 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 800026e:	f000 f804 	bl	800027a <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8000272:	bf00      	nop
 8000274:	3750      	adds	r7, #80	@ 0x50
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}

0800027a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800027a:	b480      	push	{r7}
 800027c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800027e:	b672      	cpsid	i
}
 8000280:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000282:	bf00      	nop
 8000284:	e7fd      	b.n	8000282 <Error_Handler+0x8>

08000286 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000286:	b480      	push	{r7}
 8000288:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800028a:	bf00      	nop
 800028c:	46bd      	mov	sp, r7
 800028e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000292:	4770      	bx	lr

08000294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000298:	bf00      	nop
 800029a:	e7fd      	b.n	8000298 <NMI_Handler+0x4>

0800029c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002a0:	bf00      	nop
 80002a2:	e7fd      	b.n	80002a0 <HardFault_Handler+0x4>

080002a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002a8:	bf00      	nop
 80002aa:	e7fd      	b.n	80002a8 <MemManage_Handler+0x4>

080002ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002b0:	bf00      	nop
 80002b2:	e7fd      	b.n	80002b0 <BusFault_Handler+0x4>

080002b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002b8:	bf00      	nop
 80002ba:	e7fd      	b.n	80002b8 <UsageFault_Handler+0x4>

080002bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002bc:	b480      	push	{r7}
 80002be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002c0:	bf00      	nop
 80002c2:	46bd      	mov	sp, r7
 80002c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c8:	4770      	bx	lr

080002ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002ca:	b480      	push	{r7}
 80002cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002ce:	bf00      	nop
 80002d0:	46bd      	mov	sp, r7
 80002d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d6:	4770      	bx	lr

080002d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002dc:	bf00      	nop
 80002de:	46bd      	mov	sp, r7
 80002e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e4:	4770      	bx	lr

080002e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002e6:	b580      	push	{r7, lr}
 80002e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002ea:	f000 f8e9 	bl	80004c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002ee:	bf00      	nop
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 80002f8:	4b24      	ldr	r3, [pc, #144]	@ (800038c <SystemInit+0x98>)
 80002fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002fe:	4a23      	ldr	r2, [pc, #140]	@ (800038c <SystemInit+0x98>)
 8000300:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000304:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000308:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000312:	f043 0301 	orr.w	r3, r3, #1
 8000316:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000318:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800031c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000320:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000322:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000326:	681a      	ldr	r2, [r3, #0]
 8000328:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800032c:	4b18      	ldr	r3, [pc, #96]	@ (8000390 <SystemInit+0x9c>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000332:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000336:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800033a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800033e:	f023 0305 	bic.w	r3, r3, #5
 8000342:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000346:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800034a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800034e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000352:	f023 0301 	bic.w	r3, r3, #1
 8000356:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800035a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800035e:	4a0d      	ldr	r2, [pc, #52]	@ (8000394 <SystemInit+0xa0>)
 8000360:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000362:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000366:	4a0b      	ldr	r2, [pc, #44]	@ (8000394 <SystemInit+0xa0>)
 8000368:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800036a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000374:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000378:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800037a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800037e:	2200      	movs	r2, #0
 8000380:	619a      	str	r2, [r3, #24]
}
 8000382:	bf00      	nop
 8000384:	46bd      	mov	sp, r7
 8000386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038a:	4770      	bx	lr
 800038c:	e000ed00 	.word	0xe000ed00
 8000390:	faf6fefb 	.word	0xfaf6fefb
 8000394:	22041000 	.word	0x22041000

08000398 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000398:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800039a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800039c:	3304      	adds	r3, #4

0800039e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800039e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003a0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80003a2:	d3f9      	bcc.n	8000398 <CopyDataInit>
  bx lr
 80003a4:	4770      	bx	lr

080003a6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80003a6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80003a8:	3004      	adds	r0, #4

080003aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80003aa:	4288      	cmp	r0, r1
  bcc FillZerobss
 80003ac:	d3fb      	bcc.n	80003a6 <FillZerobss>
  bx lr
 80003ae:	4770      	bx	lr

080003b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003b0:	480c      	ldr	r0, [pc, #48]	@ (80003e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003b4:	f7ff ff9e 	bl	80002f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80003b8:	480b      	ldr	r0, [pc, #44]	@ (80003e8 <LoopForever+0x6>)
 80003ba:	490c      	ldr	r1, [pc, #48]	@ (80003ec <LoopForever+0xa>)
 80003bc:	4a0c      	ldr	r2, [pc, #48]	@ (80003f0 <LoopForever+0xe>)
 80003be:	2300      	movs	r3, #0
 80003c0:	f7ff ffed 	bl	800039e <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80003c4:	480b      	ldr	r0, [pc, #44]	@ (80003f4 <LoopForever+0x12>)
 80003c6:	490c      	ldr	r1, [pc, #48]	@ (80003f8 <LoopForever+0x16>)
 80003c8:	4a0c      	ldr	r2, [pc, #48]	@ (80003fc <LoopForever+0x1a>)
 80003ca:	2300      	movs	r3, #0
 80003cc:	f7ff ffe7 	bl	800039e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80003d0:	480b      	ldr	r0, [pc, #44]	@ (8000400 <LoopForever+0x1e>)
 80003d2:	490c      	ldr	r1, [pc, #48]	@ (8000404 <LoopForever+0x22>)
 80003d4:	2300      	movs	r3, #0
 80003d6:	f7ff ffe8 	bl	80003aa <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003da:	f001 ff13 	bl	8002204 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80003de:	f7ff fecd 	bl	800017c <main>

080003e2 <LoopForever>:

LoopForever:
  b LoopForever
 80003e2:	e7fe      	b.n	80003e2 <LoopForever>
  ldr   r0, =_estack
 80003e4:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80003e8:	20000008 	.word	0x20000008
 80003ec:	20000014 	.word	0x20000014
 80003f0:	08002318 	.word	0x08002318
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80003f4:	20030000 	.word	0x20030000
 80003f8:	20030000 	.word	0x20030000
 80003fc:	08002324 	.word	0x08002324
  INIT_BSS _sbss, _ebss
 8000400:	20000014 	.word	0x20000014
 8000404:	20000034 	.word	0x20000034

08000408 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000408:	e7fe      	b.n	8000408 <ADC1_IRQHandler>
	...

0800040c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000412:	2300      	movs	r3, #0
 8000414:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000416:	4b0c      	ldr	r3, [pc, #48]	@ (8000448 <HAL_Init+0x3c>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4a0b      	ldr	r2, [pc, #44]	@ (8000448 <HAL_Init+0x3c>)
 800041c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000420:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000422:	2003      	movs	r0, #3
 8000424:	f000 f92a 	bl	800067c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000428:	200f      	movs	r0, #15
 800042a:	f000 f80f 	bl	800044c <HAL_InitTick>
 800042e:	4603      	mov	r3, r0
 8000430:	2b00      	cmp	r3, #0
 8000432:	d002      	beq.n	800043a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000434:	2301      	movs	r3, #1
 8000436:	71fb      	strb	r3, [r7, #7]
 8000438:	e001      	b.n	800043e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800043a:	f7ff ff24 	bl	8000286 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800043e:	79fb      	ldrb	r3, [r7, #7]
}
 8000440:	4618      	mov	r0, r3
 8000442:	3708      	adds	r7, #8
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}
 8000448:	58004000 	.word	0x58004000

0800044c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000454:	2300      	movs	r3, #0
 8000456:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8000458:	4b17      	ldr	r3, [pc, #92]	@ (80004b8 <HAL_InitTick+0x6c>)
 800045a:	781b      	ldrb	r3, [r3, #0]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d024      	beq.n	80004aa <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000460:	f001 f9dc 	bl	800181c <HAL_RCC_GetHCLKFreq>
 8000464:	4602      	mov	r2, r0
 8000466:	4b14      	ldr	r3, [pc, #80]	@ (80004b8 <HAL_InitTick+0x6c>)
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	4619      	mov	r1, r3
 800046c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000470:	fbb3 f3f1 	udiv	r3, r3, r1
 8000474:	fbb2 f3f3 	udiv	r3, r2, r3
 8000478:	4618      	mov	r0, r3
 800047a:	f000 f924 	bl	80006c6 <HAL_SYSTICK_Config>
 800047e:	4603      	mov	r3, r0
 8000480:	2b00      	cmp	r3, #0
 8000482:	d10f      	bne.n	80004a4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2b0f      	cmp	r3, #15
 8000488:	d809      	bhi.n	800049e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800048a:	2200      	movs	r2, #0
 800048c:	6879      	ldr	r1, [r7, #4]
 800048e:	f04f 30ff 	mov.w	r0, #4294967295
 8000492:	f000 f8fe 	bl	8000692 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000496:	4a09      	ldr	r2, [pc, #36]	@ (80004bc <HAL_InitTick+0x70>)
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	6013      	str	r3, [r2, #0]
 800049c:	e007      	b.n	80004ae <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800049e:	2301      	movs	r3, #1
 80004a0:	73fb      	strb	r3, [r7, #15]
 80004a2:	e004      	b.n	80004ae <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80004a4:	2301      	movs	r3, #1
 80004a6:	73fb      	strb	r3, [r7, #15]
 80004a8:	e001      	b.n	80004ae <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80004aa:	2301      	movs	r3, #1
 80004ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80004ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80004b0:	4618      	mov	r0, r3
 80004b2:	3710      	adds	r7, #16
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	20000010 	.word	0x20000010
 80004bc:	2000000c 	.word	0x2000000c

080004c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80004c4:	4b06      	ldr	r3, [pc, #24]	@ (80004e0 <HAL_IncTick+0x20>)
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	461a      	mov	r2, r3
 80004ca:	4b06      	ldr	r3, [pc, #24]	@ (80004e4 <HAL_IncTick+0x24>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4413      	add	r3, r2
 80004d0:	4a04      	ldr	r2, [pc, #16]	@ (80004e4 <HAL_IncTick+0x24>)
 80004d2:	6013      	str	r3, [r2, #0]
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	20000010 	.word	0x20000010
 80004e4:	20000030 	.word	0x20000030

080004e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  return uwTick;
 80004ec:	4b03      	ldr	r3, [pc, #12]	@ (80004fc <HAL_GetTick+0x14>)
 80004ee:	681b      	ldr	r3, [r3, #0]
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	20000030 	.word	0x20000030

08000500 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8000504:	4b03      	ldr	r3, [pc, #12]	@ (8000514 <HAL_GetTickPrio+0x14>)
 8000506:	681b      	ldr	r3, [r3, #0]
}
 8000508:	4618      	mov	r0, r3
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	2000000c 	.word	0x2000000c

08000518 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000518:	b480      	push	{r7}
 800051a:	b085      	sub	sp, #20
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	f003 0307 	and.w	r3, r3, #7
 8000526:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000528:	4b0c      	ldr	r3, [pc, #48]	@ (800055c <__NVIC_SetPriorityGrouping+0x44>)
 800052a:	68db      	ldr	r3, [r3, #12]
 800052c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800052e:	68ba      	ldr	r2, [r7, #8]
 8000530:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000534:	4013      	ands	r3, r2
 8000536:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000540:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000544:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000548:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800054a:	4a04      	ldr	r2, [pc, #16]	@ (800055c <__NVIC_SetPriorityGrouping+0x44>)
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	60d3      	str	r3, [r2, #12]
}
 8000550:	bf00      	nop
 8000552:	3714      	adds	r7, #20
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	e000ed00 	.word	0xe000ed00

08000560 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000564:	4b04      	ldr	r3, [pc, #16]	@ (8000578 <__NVIC_GetPriorityGrouping+0x18>)
 8000566:	68db      	ldr	r3, [r3, #12]
 8000568:	0a1b      	lsrs	r3, r3, #8
 800056a:	f003 0307 	and.w	r3, r3, #7
}
 800056e:	4618      	mov	r0, r3
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr
 8000578:	e000ed00 	.word	0xe000ed00

0800057c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	6039      	str	r1, [r7, #0]
 8000586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800058c:	2b00      	cmp	r3, #0
 800058e:	db0a      	blt.n	80005a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	b2da      	uxtb	r2, r3
 8000594:	490c      	ldr	r1, [pc, #48]	@ (80005c8 <__NVIC_SetPriority+0x4c>)
 8000596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059a:	0112      	lsls	r2, r2, #4
 800059c:	b2d2      	uxtb	r2, r2
 800059e:	440b      	add	r3, r1
 80005a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005a4:	e00a      	b.n	80005bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	b2da      	uxtb	r2, r3
 80005aa:	4908      	ldr	r1, [pc, #32]	@ (80005cc <__NVIC_SetPriority+0x50>)
 80005ac:	79fb      	ldrb	r3, [r7, #7]
 80005ae:	f003 030f 	and.w	r3, r3, #15
 80005b2:	3b04      	subs	r3, #4
 80005b4:	0112      	lsls	r2, r2, #4
 80005b6:	b2d2      	uxtb	r2, r2
 80005b8:	440b      	add	r3, r1
 80005ba:	761a      	strb	r2, [r3, #24]
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr
 80005c8:	e000e100 	.word	0xe000e100
 80005cc:	e000ed00 	.word	0xe000ed00

080005d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b089      	sub	sp, #36	@ 0x24
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	f003 0307 	and.w	r3, r3, #7
 80005e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005e4:	69fb      	ldr	r3, [r7, #28]
 80005e6:	f1c3 0307 	rsb	r3, r3, #7
 80005ea:	2b04      	cmp	r3, #4
 80005ec:	bf28      	it	cs
 80005ee:	2304      	movcs	r3, #4
 80005f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005f2:	69fb      	ldr	r3, [r7, #28]
 80005f4:	3304      	adds	r3, #4
 80005f6:	2b06      	cmp	r3, #6
 80005f8:	d902      	bls.n	8000600 <NVIC_EncodePriority+0x30>
 80005fa:	69fb      	ldr	r3, [r7, #28]
 80005fc:	3b03      	subs	r3, #3
 80005fe:	e000      	b.n	8000602 <NVIC_EncodePriority+0x32>
 8000600:	2300      	movs	r3, #0
 8000602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000604:	f04f 32ff 	mov.w	r2, #4294967295
 8000608:	69bb      	ldr	r3, [r7, #24]
 800060a:	fa02 f303 	lsl.w	r3, r2, r3
 800060e:	43da      	mvns	r2, r3
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	401a      	ands	r2, r3
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000618:	f04f 31ff 	mov.w	r1, #4294967295
 800061c:	697b      	ldr	r3, [r7, #20]
 800061e:	fa01 f303 	lsl.w	r3, r1, r3
 8000622:	43d9      	mvns	r1, r3
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000628:	4313      	orrs	r3, r2
         );
}
 800062a:	4618      	mov	r0, r3
 800062c:	3724      	adds	r7, #36	@ 0x24
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
	...

08000638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	3b01      	subs	r3, #1
 8000644:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000648:	d301      	bcc.n	800064e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800064a:	2301      	movs	r3, #1
 800064c:	e00f      	b.n	800066e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800064e:	4a0a      	ldr	r2, [pc, #40]	@ (8000678 <SysTick_Config+0x40>)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	3b01      	subs	r3, #1
 8000654:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000656:	210f      	movs	r1, #15
 8000658:	f04f 30ff 	mov.w	r0, #4294967295
 800065c:	f7ff ff8e 	bl	800057c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000660:	4b05      	ldr	r3, [pc, #20]	@ (8000678 <SysTick_Config+0x40>)
 8000662:	2200      	movs	r2, #0
 8000664:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000666:	4b04      	ldr	r3, [pc, #16]	@ (8000678 <SysTick_Config+0x40>)
 8000668:	2207      	movs	r2, #7
 800066a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800066c:	2300      	movs	r3, #0
}
 800066e:	4618      	mov	r0, r3
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	e000e010 	.word	0xe000e010

0800067c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f7ff ff47 	bl	8000518 <__NVIC_SetPriorityGrouping>
}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}

08000692 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000692:	b580      	push	{r7, lr}
 8000694:	b086      	sub	sp, #24
 8000696:	af00      	add	r7, sp, #0
 8000698:	4603      	mov	r3, r0
 800069a:	60b9      	str	r1, [r7, #8]
 800069c:	607a      	str	r2, [r7, #4]
 800069e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80006a0:	f7ff ff5e 	bl	8000560 <__NVIC_GetPriorityGrouping>
 80006a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006a6:	687a      	ldr	r2, [r7, #4]
 80006a8:	68b9      	ldr	r1, [r7, #8]
 80006aa:	6978      	ldr	r0, [r7, #20]
 80006ac:	f7ff ff90 	bl	80005d0 <NVIC_EncodePriority>
 80006b0:	4602      	mov	r2, r0
 80006b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006b6:	4611      	mov	r1, r2
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff ff5f 	bl	800057c <__NVIC_SetPriority>
}
 80006be:	bf00      	nop
 80006c0:	3718      	adds	r7, #24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006c6:	b580      	push	{r7, lr}
 80006c8:	b082      	sub	sp, #8
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f7ff ffb2 	bl	8000638 <SysTick_Config>
 80006d4:	4603      	mov	r3, r0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
	...

080006e0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80006e4:	4b05      	ldr	r3, [pc, #20]	@ (80006fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a04      	ldr	r2, [pc, #16]	@ (80006fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80006ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006ee:	6013      	str	r3, [r2, #0]
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	58000400 	.word	0x58000400

08000700 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8000704:	4b04      	ldr	r3, [pc, #16]	@ (8000718 <HAL_PWREx_GetVoltageRange+0x18>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800070c:	4618      	mov	r0, r3
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	58000400 	.word	0x58000400

0800071c <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8000720:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800072a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800072e:	d101      	bne.n	8000734 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8000730:	2301      	movs	r3, #1
 8000732:	e000      	b.n	8000736 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8000734:	2300      	movs	r3, #0
}
 8000736:	4618      	mov	r0, r3
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr

08000740 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000744:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800074e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000752:	6013      	str	r3, [r2, #0]
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr

0800075e <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800075e:	b480      	push	{r7}
 8000760:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8000762:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800076c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000770:	6013      	str	r3, [r2, #0]
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr

0800077c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8000780:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800078a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800078e:	d101      	bne.n	8000794 <LL_RCC_HSE_IsReady+0x18>
 8000790:	2301      	movs	r3, #1
 8000792:	e000      	b.n	8000796 <LL_RCC_HSE_IsReady+0x1a>
 8000794:	2300      	movs	r3, #0
}
 8000796:	4618      	mov	r0, r3
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80007a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80007ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr

080007be <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80007be:	b480      	push	{r7}
 80007c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80007c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80007cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80007d0:	6013      	str	r3, [r2, #0]
}
 80007d2:	bf00      	nop
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr

080007dc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80007e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007ee:	d101      	bne.n	80007f4 <LL_RCC_HSI_IsReady+0x18>
 80007f0:	2301      	movs	r3, #1
 80007f2:	e000      	b.n	80007f6 <LL_RCC_HSI_IsReady+0x1a>
 80007f4:	2300      	movs	r3, #0
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr

08000800 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8000808:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	061b      	lsls	r3, r3, #24
 8000816:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800081a:	4313      	orrs	r3, r2
 800081c:	604b      	str	r3, [r1, #4]
}
 800081e:	bf00      	nop
 8000820:	370c      	adds	r7, #12
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr

0800082a <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 800082a:	b480      	push	{r7}
 800082c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800082e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000832:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000836:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800083a:	f043 0301 	orr.w	r3, r3, #1
 800083e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8000842:	bf00      	nop
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr

0800084c <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8000850:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000854:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000858:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800085c:	f023 0301 	bic.w	r3, r3, #1
 8000860:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 800086e:	b480      	push	{r7}
 8000870:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8000872:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000876:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800087a:	f003 0302 	and.w	r3, r3, #2
 800087e:	2b02      	cmp	r3, #2
 8000880:	d101      	bne.n	8000886 <LL_RCC_HSI48_IsReady+0x18>
 8000882:	2301      	movs	r3, #1
 8000884:	e000      	b.n	8000888 <LL_RCC_HSI48_IsReady+0x1a>
 8000886:	2300      	movs	r3, #0
}
 8000888:	4618      	mov	r0, r3
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr

08000892 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8000896:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800089a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800089e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80008a2:	f043 0301 	orr.w	r3, r3, #1
 80008a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80008aa:	bf00      	nop
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80008b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80008c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80008c4:	f023 0301 	bic.w	r3, r3, #1
 80008c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr

080008d6 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 80008d6:	b480      	push	{r7}
 80008d8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80008da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80008e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80008e6:	f043 0304 	orr.w	r3, r3, #4
 80008ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80008ee:	bf00      	nop
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80008fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000900:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000904:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000908:	f023 0304 	bic.w	r3, r3, #4
 800090c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800091a:	b480      	push	{r7}
 800091c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800091e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000926:	f003 0302 	and.w	r3, r3, #2
 800092a:	2b02      	cmp	r3, #2
 800092c:	d101      	bne.n	8000932 <LL_RCC_LSE_IsReady+0x18>
 800092e:	2301      	movs	r3, #1
 8000930:	e000      	b.n	8000934 <LL_RCC_LSE_IsReady+0x1a>
 8000932:	2300      	movs	r3, #0
}
 8000934:	4618      	mov	r0, r3
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8000942:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000946:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800094a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800094e:	f043 0301 	orr.w	r3, r3, #1
 8000952:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8000956:	bf00      	nop
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8000964:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000968:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800096c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000970:	f023 0301 	bic.w	r3, r3, #1
 8000974:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr

08000982 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8000986:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800098a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800098e:	f003 0302 	and.w	r3, r3, #2
 8000992:	2b02      	cmp	r3, #2
 8000994:	d101      	bne.n	800099a <LL_RCC_LSI1_IsReady+0x18>
 8000996:	2301      	movs	r3, #1
 8000998:	e000      	b.n	800099c <LL_RCC_LSI1_IsReady+0x1a>
 800099a:	2300      	movs	r3, #0
}
 800099c:	4618      	mov	r0, r3
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80009aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80009b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80009b6:	f043 0304 	orr.w	r3, r3, #4
 80009ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80009be:	bf00      	nop
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80009cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80009d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80009d8:	f023 0304 	bic.w	r3, r3, #4
 80009dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80009e0:	bf00      	nop
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 80009ea:	b480      	push	{r7}
 80009ec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80009ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80009f6:	f003 0308 	and.w	r3, r3, #8
 80009fa:	2b08      	cmp	r3, #8
 80009fc:	d101      	bne.n	8000a02 <LL_RCC_LSI2_IsReady+0x18>
 80009fe:	2301      	movs	r3, #1
 8000a00:	e000      	b.n	8000a04 <LL_RCC_LSI2_IsReady+0x1a>
 8000a02:	2300      	movs	r3, #0
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr

08000a0e <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8000a0e:	b480      	push	{r7}
 8000a10:	b083      	sub	sp, #12
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8000a16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000a1e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	021b      	lsls	r3, r3, #8
 8000a26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8000a30:	bf00      	nop
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000a40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000a4a:	f043 0301 	orr.w	r3, r3, #1
 8000a4e:	6013      	str	r3, [r2, #0]
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr

08000a5a <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8000a5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000a68:	f023 0301 	bic.w	r3, r3, #1
 8000a6c:	6013      	str	r3, [r2, #0]
}
 8000a6e:	bf00      	nop
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8000a7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	f003 0302 	and.w	r3, r3, #2
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	d101      	bne.n	8000a8e <LL_RCC_MSI_IsReady+0x16>
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	e000      	b.n	8000a90 <LL_RCC_MSI_IsReady+0x18>
 8000a8e:	2300      	movs	r3, #0
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr

08000a9a <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8000a9a:	b480      	push	{r7}
 8000a9c:	b083      	sub	sp, #12
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8000aa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000aac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	600b      	str	r3, [r1, #0]
}
 8000ab6:	bf00      	nop
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr

08000ac2 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b083      	sub	sp, #12
 8000ac6:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8000ac8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000ad2:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2bb0      	cmp	r3, #176	@ 0xb0
 8000ad8:	d901      	bls.n	8000ade <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8000ada:	23b0      	movs	r3, #176	@ 0xb0
 8000adc:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8000ade:	687b      	ldr	r3, [r7, #4]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8000af4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	021b      	lsls	r3, r3, #8
 8000b02:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b06:	4313      	orrs	r3, r2
 8000b08:	604b      	str	r3, [r1, #4]
}
 8000b0a:	bf00      	nop
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000b16:	b480      	push	{r7}
 8000b18:	b083      	sub	sp, #12
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000b1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	f023 0203 	bic.w	r2, r3, #3
 8000b28:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	608b      	str	r3, [r1, #8]
}
 8000b32:	bf00      	nop
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr

08000b3e <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000b42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b46:	689b      	ldr	r3, [r3, #8]
 8000b48:	f003 030c 	and.w	r3, r3, #12
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000b56:	b480      	push	{r7}
 8000b58:	b083      	sub	sp, #12
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000b5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b62:	689b      	ldr	r3, [r3, #8]
 8000b64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b68:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	608b      	str	r3, [r1, #8]
}
 8000b72:	bf00      	nop
 8000b74:	370c      	adds	r7, #12
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr

08000b7e <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	b083      	sub	sp, #12
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8000b86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b8a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000b8e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8000bb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bb6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000bba:	f023 020f 	bic.w	r2, r3, #15
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	091b      	lsrs	r3, r3, #4
 8000bc2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8000bcc:	bf00      	nop
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000be0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000be4:	689b      	ldr	r3, [r3, #8]
 8000be6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000bea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	608b      	str	r3, [r1, #8]
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000c08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000c12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	608b      	str	r3, [r1, #8]
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000c2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c30:	689b      	ldr	r3, [r3, #8]
 8000c32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8000c44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c48:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000c4c:	011b      	lsls	r3, r3, #4
 8000c4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000c60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c6e:	6013      	str	r3, [r2, #0]
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8000c7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c88:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000c8c:	6013      	str	r3, [r2, #0]
}
 8000c8e:	bf00      	nop
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr

08000c98 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8000c9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ca6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000caa:	d101      	bne.n	8000cb0 <LL_RCC_PLL_IsReady+0x18>
 8000cac:	2301      	movs	r3, #1
 8000cae:	e000      	b.n	8000cb2 <LL_RCC_PLL_IsReady+0x1a>
 8000cb0:	2300      	movs	r3, #0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8000cc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cc4:	68db      	ldr	r3, [r3, #12]
 8000cc6:	0a1b      	lsrs	r3, r3, #8
 8000cc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8000cda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8000cf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000d06:	b480      	push	{r7}
 8000d08:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000d0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	f003 0303 	and.w	r3, r3, #3
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8000d22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d30:	d101      	bne.n	8000d36 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8000d32:	2301      	movs	r3, #1
 8000d34:	e000      	b.n	8000d38 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8000d36:	2300      	movs	r3, #0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr

08000d42 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8000d42:	b480      	push	{r7}
 8000d44:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8000d46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d4a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000d56:	d101      	bne.n	8000d5c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8000d58:	2301      	movs	r3, #1
 8000d5a:	e000      	b.n	8000d5e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8000d5c:	2300      	movs	r3, #0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8000d6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d70:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000d74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d7c:	d101      	bne.n	8000d82 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e000      	b.n	8000d84 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8000d82:	2300      	movs	r3, #0
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8000d92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d96:	689b      	ldr	r3, [r3, #8]
 8000d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000da0:	d101      	bne.n	8000da6 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8000da2:	2301      	movs	r3, #1
 8000da4:	e000      	b.n	8000da8 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8000da6:	2300      	movs	r3, #0
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8000db2:	b480      	push	{r7}
 8000db4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8000db6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000dc0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8000dc4:	d101      	bne.n	8000dca <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e000      	b.n	8000dcc <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8000dca:	2300      	movs	r3, #0
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
	...

08000dd8 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dd8:	b590      	push	{r4, r7, lr}
 8000dda:	b08d      	sub	sp, #52	@ 0x34
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d101      	bne.n	8000dea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000de6:	2301      	movs	r3, #1
 8000de8:	e363      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f003 0320 	and.w	r3, r3, #32
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f000 808d 	beq.w	8000f12 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000df8:	f7ff fea1 	bl	8000b3e <LL_RCC_GetSysClkSource>
 8000dfc:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000dfe:	f7ff ff82 	bl	8000d06 <LL_RCC_PLL_GetMainSource>
 8000e02:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8000e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d005      	beq.n	8000e16 <HAL_RCC_OscConfig+0x3e>
 8000e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e0c:	2b0c      	cmp	r3, #12
 8000e0e:	d147      	bne.n	8000ea0 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8000e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d144      	bne.n	8000ea0 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d101      	bne.n	8000e22 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e347      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8000e26:	f7ff fe4c 	bl	8000ac2 <LL_RCC_MSI_GetRange>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	d914      	bls.n	8000e5a <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e34:	4618      	mov	r0, r3
 8000e36:	f000 fd05 	bl	8001844 <RCC_SetFlashLatencyFromMSIRange>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8000e40:	2301      	movs	r3, #1
 8000e42:	e336      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fe26 	bl	8000a9a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6a1b      	ldr	r3, [r3, #32]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fe4a 	bl	8000aec <LL_RCC_MSI_SetCalibTrimming>
 8000e58:	e013      	b.n	8000e82 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fe1b 	bl	8000a9a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6a1b      	ldr	r3, [r3, #32]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff fe3f 	bl	8000aec <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e72:	4618      	mov	r0, r3
 8000e74:	f000 fce6 	bl	8001844 <RCC_SetFlashLatencyFromMSIRange>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e317      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000e82:	f000 fccb 	bl	800181c <HAL_RCC_GetHCLKFreq>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4aa4      	ldr	r2, [pc, #656]	@ (800111c <HAL_RCC_OscConfig+0x344>)
 8000e8a:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000e8c:	4ba4      	ldr	r3, [pc, #656]	@ (8001120 <HAL_RCC_OscConfig+0x348>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff fadb 	bl	800044c <HAL_InitTick>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d039      	beq.n	8000f10 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	e308      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	69db      	ldr	r3, [r3, #28]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d01e      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000ea8:	f7ff fdc8 	bl	8000a3c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000eac:	f7ff fb1c 	bl	80004e8 <HAL_GetTick>
 8000eb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8000eb2:	e008      	b.n	8000ec6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000eb4:	f7ff fb18 	bl	80004e8 <HAL_GetTick>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d901      	bls.n	8000ec6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	e2f5      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8000ec6:	f7ff fdd7 	bl	8000a78 <LL_RCC_MSI_IsReady>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d0f1      	beq.n	8000eb4 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff fde0 	bl	8000a9a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fe04 	bl	8000aec <LL_RCC_MSI_SetCalibTrimming>
 8000ee4:	e015      	b.n	8000f12 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000ee6:	f7ff fdb8 	bl	8000a5a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000eea:	f7ff fafd 	bl	80004e8 <HAL_GetTick>
 8000eee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ef2:	f7ff faf9 	bl	80004e8 <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e2d6      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8000f04:	f7ff fdb8 	bl	8000a78 <LL_RCC_MSI_IsReady>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d1f1      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x11a>
 8000f0e:	e000      	b.n	8000f12 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8000f10:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d047      	beq.n	8000fae <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f1e:	f7ff fe0e 	bl	8000b3e <LL_RCC_GetSysClkSource>
 8000f22:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f24:	f7ff feef 	bl	8000d06 <LL_RCC_PLL_GetMainSource>
 8000f28:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8000f2a:	6a3b      	ldr	r3, [r7, #32]
 8000f2c:	2b08      	cmp	r3, #8
 8000f2e:	d005      	beq.n	8000f3c <HAL_RCC_OscConfig+0x164>
 8000f30:	6a3b      	ldr	r3, [r7, #32]
 8000f32:	2b0c      	cmp	r3, #12
 8000f34:	d108      	bne.n	8000f48 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	2b03      	cmp	r3, #3
 8000f3a:	d105      	bne.n	8000f48 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d134      	bne.n	8000fae <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8000f44:	2301      	movs	r3, #1
 8000f46:	e2b4      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f50:	d102      	bne.n	8000f58 <HAL_RCC_OscConfig+0x180>
 8000f52:	f7ff fbf5 	bl	8000740 <LL_RCC_HSE_Enable>
 8000f56:	e001      	b.n	8000f5c <HAL_RCC_OscConfig+0x184>
 8000f58:	f7ff fc01 	bl	800075e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d012      	beq.n	8000f8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f64:	f7ff fac0 	bl	80004e8 <HAL_GetTick>
 8000f68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8000f6a:	e008      	b.n	8000f7e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f6c:	f7ff fabc 	bl	80004e8 <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	2b64      	cmp	r3, #100	@ 0x64
 8000f78:	d901      	bls.n	8000f7e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	e299      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8000f7e:	f7ff fbfd 	bl	800077c <LL_RCC_HSE_IsReady>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d0f1      	beq.n	8000f6c <HAL_RCC_OscConfig+0x194>
 8000f88:	e011      	b.n	8000fae <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f8a:	f7ff faad 	bl	80004e8 <HAL_GetTick>
 8000f8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8000f90:	e008      	b.n	8000fa4 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f92:	f7ff faa9 	bl	80004e8 <HAL_GetTick>
 8000f96:	4602      	mov	r2, r0
 8000f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	2b64      	cmp	r3, #100	@ 0x64
 8000f9e:	d901      	bls.n	8000fa4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	e286      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8000fa4:	f7ff fbea 	bl	800077c <LL_RCC_HSE_IsReady>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d1f1      	bne.n	8000f92 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 0302 	and.w	r3, r3, #2
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d04c      	beq.n	8001054 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fba:	f7ff fdc0 	bl	8000b3e <LL_RCC_GetSysClkSource>
 8000fbe:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fc0:	f7ff fea1 	bl	8000d06 <LL_RCC_PLL_GetMainSource>
 8000fc4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	2b04      	cmp	r3, #4
 8000fca:	d005      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x200>
 8000fcc:	69bb      	ldr	r3, [r7, #24]
 8000fce:	2b0c      	cmp	r3, #12
 8000fd0:	d10e      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d10b      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e266      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	691b      	ldr	r3, [r3, #16]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff fc09 	bl	8000800 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8000fee:	e031      	b.n	8001054 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d019      	beq.n	800102c <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ff8:	f7ff fbd2 	bl	80007a0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ffc:	f7ff fa74 	bl	80004e8 <HAL_GetTick>
 8001000:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001002:	e008      	b.n	8001016 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001004:	f7ff fa70 	bl	80004e8 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b02      	cmp	r3, #2
 8001010:	d901      	bls.n	8001016 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	e24d      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001016:	f7ff fbe1 	bl	80007dc <LL_RCC_HSI_IsReady>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d0f1      	beq.n	8001004 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	691b      	ldr	r3, [r3, #16]
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fbeb 	bl	8000800 <LL_RCC_HSI_SetCalibTrimming>
 800102a:	e013      	b.n	8001054 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800102c:	f7ff fbc7 	bl	80007be <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001030:	f7ff fa5a 	bl	80004e8 <HAL_GetTick>
 8001034:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001036:	e008      	b.n	800104a <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001038:	f7ff fa56 	bl	80004e8 <HAL_GetTick>
 800103c:	4602      	mov	r2, r0
 800103e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b02      	cmp	r3, #2
 8001044:	d901      	bls.n	800104a <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	e233      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800104a:	f7ff fbc7 	bl	80007dc <LL_RCC_HSI_IsReady>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1f1      	bne.n	8001038 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f003 0308 	and.w	r3, r3, #8
 800105c:	2b00      	cmp	r3, #0
 800105e:	d106      	bne.n	800106e <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001068:	2b00      	cmp	r3, #0
 800106a:	f000 80a3 	beq.w	80011b4 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	695b      	ldr	r3, [r3, #20]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d076      	beq.n	8001164 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0310 	and.w	r3, r3, #16
 800107e:	2b00      	cmp	r3, #0
 8001080:	d046      	beq.n	8001110 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8001082:	f7ff fc7e 	bl	8000982 <LL_RCC_LSI1_IsReady>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d113      	bne.n	80010b4 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800108c:	f7ff fc57 	bl	800093e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001090:	f7ff fa2a 	bl	80004e8 <HAL_GetTick>
 8001094:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8001096:	e008      	b.n	80010aa <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001098:	f7ff fa26 	bl	80004e8 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d901      	bls.n	80010aa <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80010a6:	2303      	movs	r3, #3
 80010a8:	e203      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80010aa:	f7ff fc6a 	bl	8000982 <LL_RCC_LSI1_IsReady>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d0f1      	beq.n	8001098 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80010b4:	f7ff fc77 	bl	80009a6 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010b8:	f7ff fa16 	bl	80004e8 <HAL_GetTick>
 80010bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80010be:	e008      	b.n	80010d2 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80010c0:	f7ff fa12 	bl	80004e8 <HAL_GetTick>
 80010c4:	4602      	mov	r2, r0
 80010c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	d901      	bls.n	80010d2 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80010ce:	2303      	movs	r3, #3
 80010d0:	e1ef      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80010d2:	f7ff fc8a 	bl	80009ea <LL_RCC_LSI2_IsReady>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d0f1      	beq.n	80010c0 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fc94 	bl	8000a0e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80010e6:	f7ff fc3b 	bl	8000960 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ea:	f7ff f9fd 	bl	80004e8 <HAL_GetTick>
 80010ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80010f0:	e008      	b.n	8001104 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80010f2:	f7ff f9f9 	bl	80004e8 <HAL_GetTick>
 80010f6:	4602      	mov	r2, r0
 80010f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d901      	bls.n	8001104 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e1d6      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8001104:	f7ff fc3d 	bl	8000982 <LL_RCC_LSI1_IsReady>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1f1      	bne.n	80010f2 <HAL_RCC_OscConfig+0x31a>
 800110e:	e051      	b.n	80011b4 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8001110:	f7ff fc15 	bl	800093e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001114:	f7ff f9e8 	bl	80004e8 <HAL_GetTick>
 8001118:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800111a:	e00c      	b.n	8001136 <HAL_RCC_OscConfig+0x35e>
 800111c:	20000008 	.word	0x20000008
 8001120:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001124:	f7ff f9e0 	bl	80004e8 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	2b02      	cmp	r3, #2
 8001130:	d901      	bls.n	8001136 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e1bd      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8001136:	f7ff fc24 	bl	8000982 <LL_RCC_LSI1_IsReady>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d0f1      	beq.n	8001124 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8001140:	f7ff fc42 	bl	80009c8 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8001144:	e008      	b.n	8001158 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001146:	f7ff f9cf 	bl	80004e8 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	2b03      	cmp	r3, #3
 8001152:	d901      	bls.n	8001158 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8001154:	2303      	movs	r3, #3
 8001156:	e1ac      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8001158:	f7ff fc47 	bl	80009ea <LL_RCC_LSI2_IsReady>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d1f1      	bne.n	8001146 <HAL_RCC_OscConfig+0x36e>
 8001162:	e027      	b.n	80011b4 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8001164:	f7ff fc30 	bl	80009c8 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001168:	f7ff f9be 	bl	80004e8 <HAL_GetTick>
 800116c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800116e:	e008      	b.n	8001182 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001170:	f7ff f9ba 	bl	80004e8 <HAL_GetTick>
 8001174:	4602      	mov	r2, r0
 8001176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	2b03      	cmp	r3, #3
 800117c:	d901      	bls.n	8001182 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800117e:	2303      	movs	r3, #3
 8001180:	e197      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8001182:	f7ff fc32 	bl	80009ea <LL_RCC_LSI2_IsReady>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d1f1      	bne.n	8001170 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800118c:	f7ff fbe8 	bl	8000960 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001190:	f7ff f9aa 	bl	80004e8 <HAL_GetTick>
 8001194:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8001196:	e008      	b.n	80011aa <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001198:	f7ff f9a6 	bl	80004e8 <HAL_GetTick>
 800119c:	4602      	mov	r2, r0
 800119e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d901      	bls.n	80011aa <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80011a6:	2303      	movs	r3, #3
 80011a8:	e183      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80011aa:	f7ff fbea 	bl	8000982 <LL_RCC_LSI1_IsReady>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d1f1      	bne.n	8001198 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0304 	and.w	r3, r3, #4
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d05b      	beq.n	8001278 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011c0:	4ba7      	ldr	r3, [pc, #668]	@ (8001460 <HAL_RCC_OscConfig+0x688>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d114      	bne.n	80011f6 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80011cc:	f7ff fa88 	bl	80006e0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011d0:	f7ff f98a 	bl	80004e8 <HAL_GetTick>
 80011d4:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011d6:	e008      	b.n	80011ea <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011d8:	f7ff f986 	bl	80004e8 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e163      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011ea:	4b9d      	ldr	r3, [pc, #628]	@ (8001460 <HAL_RCC_OscConfig+0x688>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d0f0      	beq.n	80011d8 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d102      	bne.n	8001204 <HAL_RCC_OscConfig+0x42c>
 80011fe:	f7ff fb48 	bl	8000892 <LL_RCC_LSE_Enable>
 8001202:	e00c      	b.n	800121e <HAL_RCC_OscConfig+0x446>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	2b05      	cmp	r3, #5
 800120a:	d104      	bne.n	8001216 <HAL_RCC_OscConfig+0x43e>
 800120c:	f7ff fb63 	bl	80008d6 <LL_RCC_LSE_EnableBypass>
 8001210:	f7ff fb3f 	bl	8000892 <LL_RCC_LSE_Enable>
 8001214:	e003      	b.n	800121e <HAL_RCC_OscConfig+0x446>
 8001216:	f7ff fb4d 	bl	80008b4 <LL_RCC_LSE_Disable>
 800121a:	f7ff fb6d 	bl	80008f8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d014      	beq.n	8001250 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001226:	f7ff f95f 	bl	80004e8 <HAL_GetTick>
 800122a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800122c:	e00a      	b.n	8001244 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800122e:	f7ff f95b 	bl	80004e8 <HAL_GetTick>
 8001232:	4602      	mov	r2, r0
 8001234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	f241 3288 	movw	r2, #5000	@ 0x1388
 800123c:	4293      	cmp	r3, r2
 800123e:	d901      	bls.n	8001244 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8001240:	2303      	movs	r3, #3
 8001242:	e136      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001244:	f7ff fb69 	bl	800091a <LL_RCC_LSE_IsReady>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d0ef      	beq.n	800122e <HAL_RCC_OscConfig+0x456>
 800124e:	e013      	b.n	8001278 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001250:	f7ff f94a 	bl	80004e8 <HAL_GetTick>
 8001254:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001256:	e00a      	b.n	800126e <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001258:	f7ff f946 	bl	80004e8 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001266:	4293      	cmp	r3, r2
 8001268:	d901      	bls.n	800126e <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800126a:	2303      	movs	r3, #3
 800126c:	e121      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800126e:	f7ff fb54 	bl	800091a <LL_RCC_LSE_IsReady>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1ef      	bne.n	8001258 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001280:	2b00      	cmp	r3, #0
 8001282:	d02c      	beq.n	80012de <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001288:	2b00      	cmp	r3, #0
 800128a:	d014      	beq.n	80012b6 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800128c:	f7ff facd 	bl	800082a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001290:	f7ff f92a 	bl	80004e8 <HAL_GetTick>
 8001294:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001298:	f7ff f926 	bl	80004e8 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e103      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80012aa:	f7ff fae0 	bl	800086e <LL_RCC_HSI48_IsReady>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d0f1      	beq.n	8001298 <HAL_RCC_OscConfig+0x4c0>
 80012b4:	e013      	b.n	80012de <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80012b6:	f7ff fac9 	bl	800084c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012ba:	f7ff f915 	bl	80004e8 <HAL_GetTick>
 80012be:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80012c0:	e008      	b.n	80012d4 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80012c2:	f7ff f911 	bl	80004e8 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e0ee      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80012d4:	f7ff facb 	bl	800086e <LL_RCC_HSI48_IsReady>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1f1      	bne.n	80012c2 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	f000 80e4 	beq.w	80014b0 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012e8:	f7ff fc29 	bl	8000b3e <LL_RCC_GetSysClkSource>
 80012ec:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80012ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	f040 80b4 	bne.w	8001468 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f003 0203 	and.w	r2, r3, #3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130a:	429a      	cmp	r2, r3
 800130c:	d123      	bne.n	8001356 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001318:	429a      	cmp	r2, r3
 800131a:	d11c      	bne.n	8001356 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	0a1b      	lsrs	r3, r3, #8
 8001320:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001328:	429a      	cmp	r2, r3
 800132a:	d114      	bne.n	8001356 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8001336:	429a      	cmp	r2, r3
 8001338:	d10d      	bne.n	8001356 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001344:	429a      	cmp	r2, r3
 8001346:	d106      	bne.n	8001356 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001352:	429a      	cmp	r2, r3
 8001354:	d05d      	beq.n	8001412 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	2b0c      	cmp	r3, #12
 800135a:	d058      	beq.n	800140e <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800135c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e0a1      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800136e:	f7ff fc84 	bl	8000c7a <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001372:	f7ff f8b9 	bl	80004e8 <HAL_GetTick>
 8001376:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800137a:	f7ff f8b5 	bl	80004e8 <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e092      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800138c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d1ef      	bne.n	800137a <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800139a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800139e:	68da      	ldr	r2, [r3, #12]
 80013a0:	4b30      	ldr	r3, [pc, #192]	@ (8001464 <HAL_RCC_OscConfig+0x68c>)
 80013a2:	4013      	ands	r3, r2
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80013ac:	4311      	orrs	r1, r2
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80013b2:	0212      	lsls	r2, r2, #8
 80013b4:	4311      	orrs	r1, r2
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80013ba:	4311      	orrs	r1, r2
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80013c0:	4311      	orrs	r1, r2
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80013c6:	430a      	orrs	r2, r1
 80013c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013cc:	4313      	orrs	r3, r2
 80013ce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80013d0:	f7ff fc44 	bl	8000c5c <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80013d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80013de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80013e4:	f7ff f880 	bl	80004e8 <HAL_GetTick>
 80013e8:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ec:	f7ff f87c 	bl	80004e8 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e059      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d0ef      	beq.n	80013ec <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800140c:	e050      	b.n	80014b0 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e04f      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001412:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d147      	bne.n	80014b0 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001420:	f7ff fc1c 	bl	8000c5c <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001424:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800142e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001432:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001434:	f7ff f858 	bl	80004e8 <HAL_GetTick>
 8001438:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800143c:	f7ff f854 	bl	80004e8 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e031      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800144e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d0ef      	beq.n	800143c <HAL_RCC_OscConfig+0x664>
 800145c:	e028      	b.n	80014b0 <HAL_RCC_OscConfig+0x6d8>
 800145e:	bf00      	nop
 8001460:	58000400 	.word	0x58000400
 8001464:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	2b0c      	cmp	r3, #12
 800146c:	d01e      	beq.n	80014ac <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800146e:	f7ff fc04 	bl	8000c7a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001472:	f7ff f839 	bl	80004e8 <HAL_GetTick>
 8001476:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001478:	e008      	b.n	800148c <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800147a:	f7ff f835 	bl	80004e8 <HAL_GetTick>
 800147e:	4602      	mov	r2, r0
 8001480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	2b02      	cmp	r3, #2
 8001486:	d901      	bls.n	800148c <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	e012      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800148c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1ef      	bne.n	800147a <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800149a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800149e:	68da      	ldr	r2, [r3, #12]
 80014a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80014a4:	4b05      	ldr	r3, [pc, #20]	@ (80014bc <HAL_RCC_OscConfig+0x6e4>)
 80014a6:	4013      	ands	r3, r2
 80014a8:	60cb      	str	r3, [r1, #12]
 80014aa:	e001      	b.n	80014b0 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e000      	b.n	80014b2 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3734      	adds	r7, #52	@ 0x34
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd90      	pop	{r4, r7, pc}
 80014ba:	bf00      	nop
 80014bc:	eefefffc 	.word	0xeefefffc

080014c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d101      	bne.n	80014d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e12d      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014d4:	4b98      	ldr	r3, [pc, #608]	@ (8001738 <HAL_RCC_ClockConfig+0x278>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 0307 	and.w	r3, r3, #7
 80014dc:	683a      	ldr	r2, [r7, #0]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d91b      	bls.n	800151a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014e2:	4b95      	ldr	r3, [pc, #596]	@ (8001738 <HAL_RCC_ClockConfig+0x278>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f023 0207 	bic.w	r2, r3, #7
 80014ea:	4993      	ldr	r1, [pc, #588]	@ (8001738 <HAL_RCC_ClockConfig+0x278>)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014f2:	f7fe fff9 	bl	80004e8 <HAL_GetTick>
 80014f6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014f8:	e008      	b.n	800150c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80014fa:	f7fe fff5 	bl	80004e8 <HAL_GetTick>
 80014fe:	4602      	mov	r2, r0
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d901      	bls.n	800150c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e111      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800150c:	4b8a      	ldr	r3, [pc, #552]	@ (8001738 <HAL_RCC_ClockConfig+0x278>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	429a      	cmp	r2, r3
 8001518:	d1ef      	bne.n	80014fa <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d016      	beq.n	8001554 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fb13 	bl	8000b56 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001530:	f7fe ffda 	bl	80004e8 <HAL_GetTick>
 8001534:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001536:	e008      	b.n	800154a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001538:	f7fe ffd6 	bl	80004e8 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d901      	bls.n	800154a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e0f2      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800154a:	f7ff fbe8 	bl	8000d1e <LL_RCC_IsActiveFlag_HPRE>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d0f1      	beq.n	8001538 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0320 	and.w	r3, r3, #32
 800155c:	2b00      	cmp	r3, #0
 800155e:	d016      	beq.n	800158e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	695b      	ldr	r3, [r3, #20]
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff fb0a 	bl	8000b7e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800156a:	f7fe ffbd 	bl	80004e8 <HAL_GetTick>
 800156e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001570:	e008      	b.n	8001584 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001572:	f7fe ffb9 	bl	80004e8 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e0d5      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001584:	f7ff fbdd 	bl	8000d42 <LL_RCC_IsActiveFlag_C2HPRE>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d0f1      	beq.n	8001572 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001596:	2b00      	cmp	r3, #0
 8001598:	d016      	beq.n	80015c8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	699b      	ldr	r3, [r3, #24]
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fb03 	bl	8000baa <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80015a4:	f7fe ffa0 	bl	80004e8 <HAL_GetTick>
 80015a8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80015aa:	e008      	b.n	80015be <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80015ac:	f7fe ff9c 	bl	80004e8 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e0b8      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80015be:	f7ff fbd3 	bl	8000d68 <LL_RCC_IsActiveFlag_SHDHPRE>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d0f1      	beq.n	80015ac <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d016      	beq.n	8001602 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fafd 	bl	8000bd8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80015de:	f7fe ff83 	bl	80004e8 <HAL_GetTick>
 80015e2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80015e4:	e008      	b.n	80015f8 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80015e6:	f7fe ff7f 	bl	80004e8 <HAL_GetTick>
 80015ea:	4602      	mov	r2, r0
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e09b      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80015f8:	f7ff fbc9 	bl	8000d8e <LL_RCC_IsActiveFlag_PPRE1>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d0f1      	beq.n	80015e6 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 0308 	and.w	r3, r3, #8
 800160a:	2b00      	cmp	r3, #0
 800160c:	d017      	beq.n	800163e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	691b      	ldr	r3, [r3, #16]
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff faf3 	bl	8000c00 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800161a:	f7fe ff65 	bl	80004e8 <HAL_GetTick>
 800161e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001620:	e008      	b.n	8001634 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001622:	f7fe ff61 	bl	80004e8 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d901      	bls.n	8001634 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e07d      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001634:	f7ff fbbd 	bl	8000db2 <LL_RCC_IsActiveFlag_PPRE2>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0f1      	beq.n	8001622 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	2b00      	cmp	r3, #0
 8001648:	d043      	beq.n	80016d2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2b02      	cmp	r3, #2
 8001650:	d106      	bne.n	8001660 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8001652:	f7ff f893 	bl	800077c <LL_RCC_HSE_IsReady>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d11e      	bne.n	800169a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e067      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	2b03      	cmp	r3, #3
 8001666:	d106      	bne.n	8001676 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8001668:	f7ff fb16 	bl	8000c98 <LL_RCC_PLL_IsReady>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d113      	bne.n	800169a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e05c      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d106      	bne.n	800168c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800167e:	f7ff f9fb 	bl	8000a78 <LL_RCC_MSI_IsReady>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d108      	bne.n	800169a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e051      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800168c:	f7ff f8a6 	bl	80007dc <LL_RCC_HSI_IsReady>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e04a      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff fa39 	bl	8000b16 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016a4:	f7fe ff20 	bl	80004e8 <HAL_GetTick>
 80016a8:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016aa:	e00a      	b.n	80016c2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ac:	f7fe ff1c 	bl	80004e8 <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e036      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c2:	f7ff fa3c 	bl	8000b3e <LL_RCC_GetSysClkSource>
 80016c6:	4602      	mov	r2, r0
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d1ec      	bne.n	80016ac <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016d2:	4b19      	ldr	r3, [pc, #100]	@ (8001738 <HAL_RCC_ClockConfig+0x278>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0307 	and.w	r3, r3, #7
 80016da:	683a      	ldr	r2, [r7, #0]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d21b      	bcs.n	8001718 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e0:	4b15      	ldr	r3, [pc, #84]	@ (8001738 <HAL_RCC_ClockConfig+0x278>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f023 0207 	bic.w	r2, r3, #7
 80016e8:	4913      	ldr	r1, [pc, #76]	@ (8001738 <HAL_RCC_ClockConfig+0x278>)
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016f0:	f7fe fefa 	bl	80004e8 <HAL_GetTick>
 80016f4:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016f6:	e008      	b.n	800170a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80016f8:	f7fe fef6 	bl	80004e8 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d901      	bls.n	800170a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e012      	b.n	8001730 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800170a:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <HAL_RCC_ClockConfig+0x278>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	429a      	cmp	r2, r3
 8001716:	d1ef      	bne.n	80016f8 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001718:	f000 f880 	bl	800181c <HAL_RCC_GetHCLKFreq>
 800171c:	4603      	mov	r3, r0
 800171e:	4a07      	ldr	r2, [pc, #28]	@ (800173c <HAL_RCC_ClockConfig+0x27c>)
 8001720:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8001722:	f7fe feed 	bl	8000500 <HAL_GetTickPrio>
 8001726:	4603      	mov	r3, r0
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe fe8f 	bl	800044c <HAL_InitTick>
 800172e:	4603      	mov	r3, r0
}
 8001730:	4618      	mov	r0, r3
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	58004000 	.word	0x58004000
 800173c:	20000008 	.word	0x20000008

08001740 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001740:	b590      	push	{r4, r7, lr}
 8001742:	b085      	sub	sp, #20
 8001744:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001746:	f7ff f9fa 	bl	8000b3e <LL_RCC_GetSysClkSource>
 800174a:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d10a      	bne.n	8001768 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001752:	f7ff f9b6 	bl	8000ac2 <LL_RCC_MSI_GetRange>
 8001756:	4603      	mov	r3, r0
 8001758:	091b      	lsrs	r3, r3, #4
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	4a2b      	ldr	r2, [pc, #172]	@ (800180c <HAL_RCC_GetSysClockFreq+0xcc>)
 8001760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	e04b      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b04      	cmp	r3, #4
 800176c:	d102      	bne.n	8001774 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800176e:	4b28      	ldr	r3, [pc, #160]	@ (8001810 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	e045      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2b08      	cmp	r3, #8
 8001778:	d10a      	bne.n	8001790 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800177a:	f7fe ffcf 	bl	800071c <LL_RCC_HSE_IsEnabledDiv2>
 800177e:	4603      	mov	r3, r0
 8001780:	2b01      	cmp	r3, #1
 8001782:	d102      	bne.n	800178a <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8001784:	4b23      	ldr	r3, [pc, #140]	@ (8001814 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	e03a      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800178a:	4b23      	ldr	r3, [pc, #140]	@ (8001818 <HAL_RCC_GetSysClockFreq+0xd8>)
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	e037      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8001790:	f7ff fab9 	bl	8000d06 <LL_RCC_PLL_GetMainSource>
 8001794:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	2b02      	cmp	r3, #2
 800179a:	d003      	beq.n	80017a4 <HAL_RCC_GetSysClockFreq+0x64>
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	2b03      	cmp	r3, #3
 80017a0:	d003      	beq.n	80017aa <HAL_RCC_GetSysClockFreq+0x6a>
 80017a2:	e00d      	b.n	80017c0 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80017a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001810 <HAL_RCC_GetSysClockFreq+0xd0>)
 80017a6:	60bb      	str	r3, [r7, #8]
        break;
 80017a8:	e015      	b.n	80017d6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80017aa:	f7fe ffb7 	bl	800071c <LL_RCC_HSE_IsEnabledDiv2>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d102      	bne.n	80017ba <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80017b4:	4b17      	ldr	r3, [pc, #92]	@ (8001814 <HAL_RCC_GetSysClockFreq+0xd4>)
 80017b6:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80017b8:	e00d      	b.n	80017d6 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80017ba:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <HAL_RCC_GetSysClockFreq+0xd8>)
 80017bc:	60bb      	str	r3, [r7, #8]
        break;
 80017be:	e00a      	b.n	80017d6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80017c0:	f7ff f97f 	bl	8000ac2 <LL_RCC_MSI_GetRange>
 80017c4:	4603      	mov	r3, r0
 80017c6:	091b      	lsrs	r3, r3, #4
 80017c8:	f003 030f 	and.w	r3, r3, #15
 80017cc:	4a0f      	ldr	r2, [pc, #60]	@ (800180c <HAL_RCC_GetSysClockFreq+0xcc>)
 80017ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d2:	60bb      	str	r3, [r7, #8]
        break;
 80017d4:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80017d6:	f7ff fa71 	bl	8000cbc <LL_RCC_PLL_GetN>
 80017da:	4602      	mov	r2, r0
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	fb03 f402 	mul.w	r4, r3, r2
 80017e2:	f7ff fa84 	bl	8000cee <LL_RCC_PLL_GetDivider>
 80017e6:	4603      	mov	r3, r0
 80017e8:	091b      	lsrs	r3, r3, #4
 80017ea:	3301      	adds	r3, #1
 80017ec:	fbb4 f4f3 	udiv	r4, r4, r3
 80017f0:	f7ff fa71 	bl	8000cd6 <LL_RCC_PLL_GetR>
 80017f4:	4603      	mov	r3, r0
 80017f6:	0f5b      	lsrs	r3, r3, #29
 80017f8:	3301      	adds	r3, #1
 80017fa:	fbb4 f3f3 	udiv	r3, r4, r3
 80017fe:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8001800:	68fb      	ldr	r3, [r7, #12]
}
 8001802:	4618      	mov	r0, r3
 8001804:	3714      	adds	r7, #20
 8001806:	46bd      	mov	sp, r7
 8001808:	bd90      	pop	{r4, r7, pc}
 800180a:	bf00      	nop
 800180c:	080022d0 	.word	0x080022d0
 8001810:	00f42400 	.word	0x00f42400
 8001814:	003d0900 	.word	0x003d0900
 8001818:	007a1200 	.word	0x007a1200

0800181c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800181c:	b598      	push	{r3, r4, r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8001820:	f7ff ff8e 	bl	8001740 <HAL_RCC_GetSysClockFreq>
 8001824:	4604      	mov	r4, r0
 8001826:	f7ff f9ff 	bl	8000c28 <LL_RCC_GetAHBPrescaler>
 800182a:	4603      	mov	r3, r0
 800182c:	091b      	lsrs	r3, r3, #4
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	4a03      	ldr	r2, [pc, #12]	@ (8001840 <HAL_RCC_GetHCLKFreq+0x24>)
 8001834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001838:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800183c:	4618      	mov	r0, r3
 800183e:	bd98      	pop	{r3, r4, r7, pc}
 8001840:	08002290 	.word	0x08002290

08001844 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8001844:	b590      	push	{r4, r7, lr}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2bb0      	cmp	r3, #176	@ 0xb0
 8001850:	d903      	bls.n	800185a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8001852:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8001854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	e007      	b.n	800186a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	091b      	lsrs	r3, r3, #4
 800185e:	f003 030f 	and.w	r3, r3, #15
 8001862:	4a11      	ldr	r2, [pc, #68]	@ (80018a8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8001864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001868:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800186a:	f7ff f9e9 	bl	8000c40 <LL_RCC_GetAHB4Prescaler>
 800186e:	4603      	mov	r3, r0
 8001870:	091b      	lsrs	r3, r3, #4
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	4a0d      	ldr	r2, [pc, #52]	@ (80018ac <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8001878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001882:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	4a0a      	ldr	r2, [pc, #40]	@ (80018b0 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8001888:	fba2 2303 	umull	r2, r3, r2, r3
 800188c:	0c9c      	lsrs	r4, r3, #18
 800188e:	f7fe ff37 	bl	8000700 <HAL_PWREx_GetVoltageRange>
 8001892:	4603      	mov	r3, r0
 8001894:	4619      	mov	r1, r3
 8001896:	4620      	mov	r0, r4
 8001898:	f000 f80c 	bl	80018b4 <RCC_SetFlashLatency>
 800189c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3714      	adds	r7, #20
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd90      	pop	{r4, r7, pc}
 80018a6:	bf00      	nop
 80018a8:	080022d0 	.word	0x080022d0
 80018ac:	08002290 	.word	0x08002290
 80018b0:	431bde83 	.word	0x431bde83

080018b4 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80018b4:	b590      	push	{r4, r7, lr}
 80018b6:	b093      	sub	sp, #76	@ 0x4c
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80018be:	4b37      	ldr	r3, [pc, #220]	@ (800199c <RCC_SetFlashLatency+0xe8>)
 80018c0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80018c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80018ca:	4a35      	ldr	r2, [pc, #212]	@ (80019a0 <RCC_SetFlashLatency+0xec>)
 80018cc:	f107 031c 	add.w	r3, r7, #28
 80018d0:	ca07      	ldmia	r2, {r0, r1, r2}
 80018d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80018d6:	4b33      	ldr	r3, [pc, #204]	@ (80019a4 <RCC_SetFlashLatency+0xf0>)
 80018d8:	f107 040c 	add.w	r4, r7, #12
 80018dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80018e2:	2300      	movs	r3, #0
 80018e4:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018ec:	d11a      	bne.n	8001924 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80018ee:	2300      	movs	r3, #0
 80018f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80018f2:	e013      	b.n	800191c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80018f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	3348      	adds	r3, #72	@ 0x48
 80018fa:	443b      	add	r3, r7
 80018fc:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	429a      	cmp	r2, r3
 8001904:	d807      	bhi.n	8001916 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8001906:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	3348      	adds	r3, #72	@ 0x48
 800190c:	443b      	add	r3, r7
 800190e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8001912:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8001914:	e020      	b.n	8001958 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8001916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001918:	3301      	adds	r3, #1
 800191a:	643b      	str	r3, [r7, #64]	@ 0x40
 800191c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800191e:	2b03      	cmp	r3, #3
 8001920:	d9e8      	bls.n	80018f4 <RCC_SetFlashLatency+0x40>
 8001922:	e019      	b.n	8001958 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8001924:	2300      	movs	r3, #0
 8001926:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001928:	e013      	b.n	8001952 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800192a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	3348      	adds	r3, #72	@ 0x48
 8001930:	443b      	add	r3, r7
 8001932:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	429a      	cmp	r2, r3
 800193a:	d807      	bhi.n	800194c <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800193c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	3348      	adds	r3, #72	@ 0x48
 8001942:	443b      	add	r3, r7
 8001944:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8001948:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800194a:	e005      	b.n	8001958 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800194c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800194e:	3301      	adds	r3, #1
 8001950:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001954:	2b02      	cmp	r3, #2
 8001956:	d9e8      	bls.n	800192a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8001958:	4b13      	ldr	r3, [pc, #76]	@ (80019a8 <RCC_SetFlashLatency+0xf4>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f023 0207 	bic.w	r2, r3, #7
 8001960:	4911      	ldr	r1, [pc, #68]	@ (80019a8 <RCC_SetFlashLatency+0xf4>)
 8001962:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001964:	4313      	orrs	r3, r2
 8001966:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001968:	f7fe fdbe 	bl	80004e8 <HAL_GetTick>
 800196c:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800196e:	e008      	b.n	8001982 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001970:	f7fe fdba 	bl	80004e8 <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b02      	cmp	r3, #2
 800197c:	d901      	bls.n	8001982 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e007      	b.n	8001992 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8001982:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <RCC_SetFlashLatency+0xf4>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800198c:	429a      	cmp	r2, r3
 800198e:	d1ef      	bne.n	8001970 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	374c      	adds	r7, #76	@ 0x4c
 8001996:	46bd      	mov	sp, r7
 8001998:	bd90      	pop	{r4, r7, pc}
 800199a:	bf00      	nop
 800199c:	08002264 	.word	0x08002264
 80019a0:	08002274 	.word	0x08002274
 80019a4:	08002280 	.word	0x08002280
 80019a8:	58004000 	.word	0x58004000

080019ac <LL_RCC_LSE_IsEnabled>:
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80019b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d101      	bne.n	80019c4 <LL_RCC_LSE_IsEnabled+0x18>
 80019c0:	2301      	movs	r3, #1
 80019c2:	e000      	b.n	80019c6 <LL_RCC_LSE_IsEnabled+0x1a>
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <LL_RCC_LSE_IsReady>:
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80019d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019dc:	f003 0302 	and.w	r3, r3, #2
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d101      	bne.n	80019e8 <LL_RCC_LSE_IsReady+0x18>
 80019e4:	2301      	movs	r3, #1
 80019e6:	e000      	b.n	80019ea <LL_RCC_LSE_IsReady+0x1a>
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <LL_RCC_SetRFWKPClockSource>:
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80019fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a04:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001a08:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <LL_RCC_SetSMPSClockSource>:
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8001a28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a2e:	f023 0203 	bic.w	r2, r3, #3
 8001a32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <LL_RCC_SetSMPSPrescaler>:
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8001a50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a56:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001a5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <LL_RCC_SetUSARTClockSource>:
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8001a78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a80:	f023 0203 	bic.w	r2, r3, #3
 8001a84:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <LL_RCC_SetLPUARTClockSource>:
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8001aa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001aac:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001ab0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <LL_RCC_SetI2CClockSource>:
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8001ad0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ad4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	091b      	lsrs	r3, r3, #4
 8001adc:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	401a      	ands	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	011b      	lsls	r3, r3, #4
 8001ae8:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8001aec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001af0:	4313      	orrs	r3, r2
 8001af2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <LL_RCC_SetLPTIMClockSource>:
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8001b0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b0e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	0c1b      	lsrs	r3, r3, #16
 8001b16:	041b      	lsls	r3, r3, #16
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	401a      	ands	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	041b      	lsls	r3, r3, #16
 8001b20:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b24:	4313      	orrs	r3, r2
 8001b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8001b2a:	bf00      	nop
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr

08001b36 <LL_RCC_SetSAIClockSource>:
{
 8001b36:	b480      	push	{r7}
 8001b38:	b083      	sub	sp, #12
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8001b3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001b4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr

08001b62 <LL_RCC_SetRNGClockSource>:
{
 8001b62:	b480      	push	{r7}
 8001b64:	b083      	sub	sp, #12
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8001b6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b72:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8001b76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <LL_RCC_SetCLK48ClockSource>:
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8001b96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b9e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001ba2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <LL_RCC_SetUSBClockSource>:
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b082      	sub	sp, #8
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f7ff ffe3 	bl	8001b8e <LL_RCC_SetCLK48ClockSource>
}
 8001bc8:	bf00      	nop
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <LL_RCC_SetADCClockSource>:
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8001bd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001be0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8001be4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <LL_RCC_SetRTCClockSource>:
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8001c04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001c10:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <LL_RCC_GetRTCClockSource>:
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8001c2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr

08001c42 <LL_RCC_ForceBackupDomainReset>:
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001c46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001c5a:	bf00      	nop
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <LL_RCC_ReleaseBackupDomainReset>:
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001c68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <LL_RCC_PLLSAI1_Enable>:
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8001c8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c94:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001c98:	6013      	str	r3, [r2, #0]
}
 8001c9a:	bf00      	nop
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <LL_RCC_PLLSAI1_Disable>:
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8001ca8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001cb6:	6013      	str	r3, [r2, #0]
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <LL_RCC_PLLSAI1_IsReady>:
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8001cc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001cd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001cd4:	d101      	bne.n	8001cda <LL_RCC_PLLSAI1_IsReady+0x18>
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e000      	b.n	8001cdc <LL_RCC_PLLSAI1_IsReady+0x1a>
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b088      	sub	sp, #32
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8001cee:	2300      	movs	r3, #0
 8001cf0:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d034      	beq.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d06:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001d0a:	d021      	beq.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8001d0c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001d10:	d81b      	bhi.n	8001d4a <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001d12:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001d16:	d01d      	beq.n	8001d54 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8001d18:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001d1c:	d815      	bhi.n	8001d4a <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d00b      	beq.n	8001d3a <HAL_RCCEx_PeriphCLKConfig+0x54>
 8001d22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d26:	d110      	bne.n	8001d4a <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8001d28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d36:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8001d38:	e00d      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f000 f947 	bl	8001fd2 <RCCEx_PLLSAI1_ConfigNP>
 8001d44:	4603      	mov	r3, r0
 8001d46:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8001d48:	e005      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	77fb      	strb	r3, [r7, #31]
        break;
 8001d4e:	e002      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8001d50:	bf00      	nop
 8001d52:	e000      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8001d54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8001d56:	7ffb      	ldrb	r3, [r7, #31]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d105      	bne.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff fee8 	bl	8001b36 <LL_RCC_SetSAIClockSource>
 8001d66:	e001      	b.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d68:	7ffb      	ldrb	r3, [r7, #31]
 8001d6a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d046      	beq.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8001d78:	f7ff ff56 	bl	8001c28 <LL_RCC_GetRTCClockSource>
 8001d7c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d03c      	beq.n	8001e02 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001d88:	f7fe fcaa 	bl	80006e0 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d105      	bne.n	8001d9e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff ff30 	bl	8001bfc <LL_RCC_SetRTCClockSource>
 8001d9c:	e02e      	b.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8001d9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001da6:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8001da8:	f7ff ff4b 	bl	8001c42 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8001dac:	f7ff ff5a 	bl	8001c64 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8001dbe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8001dc8:	f7ff fdf0 	bl	80019ac <LL_RCC_LSE_IsEnabled>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d114      	bne.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001dd2:	f7fe fb89 	bl	80004e8 <HAL_GetTick>
 8001dd6:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8001dd8:	e00b      	b.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dda:	f7fe fb85 	bl	80004e8 <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d902      	bls.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	77fb      	strb	r3, [r7, #31]
              break;
 8001df0:	e004      	b.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8001df2:	f7ff fded 	bl	80019d0 <LL_RCC_LSE_IsReady>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d1ee      	bne.n	8001dda <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8001dfc:	7ffb      	ldrb	r3, [r7, #31]
 8001dfe:	77bb      	strb	r3, [r7, #30]
 8001e00:	e001      	b.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e02:	7ffb      	ldrb	r3, [r7, #31]
 8001e04:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d004      	beq.n	8001e1c <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff fe2a 	bl	8001a70 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0302 	and.w	r3, r3, #2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d004      	beq.n	8001e32 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	69db      	ldr	r3, [r3, #28]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7ff fe35 	bl	8001a9c <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0310 	and.w	r3, r3, #16
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d004      	beq.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7ff fe5d 	bl	8001b02 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0320 	and.w	r3, r3, #32
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d004      	beq.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fe52 	bl	8001b02 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0304 	and.w	r3, r3, #4
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d004      	beq.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a1b      	ldr	r3, [r3, #32]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff fe2a 	bl	8001ac8 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0308 	and.w	r3, r3, #8
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d004      	beq.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fe1f 	bl	8001ac8 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d022      	beq.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff fe8d 	bl	8001bba <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ea4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001ea8:	d107      	bne.n	8001eba <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8001eaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001eb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001eb8:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ebe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001ec2:	d10b      	bne.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3304      	adds	r3, #4
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 f8dd 	bl	8002088 <RCCEx_PLLSAI1_ConfigNQ>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8001ed2:	7ffb      	ldrb	r3, [r7, #31]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8001ed8:	7ffb      	ldrb	r3, [r7, #31]
 8001eda:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d02b      	beq.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ef0:	d008      	beq.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ef6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001efa:	d003      	beq.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d105      	bne.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff fe2a 	bl	8001b62 <LL_RCC_SetRNGClockSource>
 8001f0e:	e00a      	b.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f7ff fe21 	bl	8001b62 <LL_RCC_SetRNGClockSource>
 8001f20:	68f8      	ldr	r0, [r7, #12]
 8001f22:	f7ff fe34 	bl	8001b8e <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f2a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8001f2e:	d107      	bne.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8001f30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f3e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d022      	beq.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff fe3d 	bl	8001bd0 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f5e:	d107      	bne.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001f60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f6e:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f78:	d10b      	bne.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	3304      	adds	r3, #4
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 f8dd 	bl	800213e <RCCEx_PLLSAI1_ConfigNR>
 8001f84:	4603      	mov	r3, r0
 8001f86:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8001f88:	7ffb      	ldrb	r3, [r7, #31]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8001f8e:	7ffb      	ldrb	r3, [r7, #31]
 8001f90:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d004      	beq.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff fd26 	bl	80019f4 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d009      	beq.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff fd45 	bl	8001a48 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff fd2c 	bl	8001a20 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8001fc8:	7fbb      	ldrb	r3, [r7, #30]
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3720      	adds	r7, #32
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b084      	sub	sp, #16
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8001fde:	f7ff fe61 	bl	8001ca4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001fe2:	f7fe fa81 	bl	80004e8 <HAL_GetTick>
 8001fe6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8001fe8:	e009      	b.n	8001ffe <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001fea:	f7fe fa7d 	bl	80004e8 <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d902      	bls.n	8001ffe <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8001ffc:	e004      	b.n	8002008 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8001ffe:	f7ff fe60 	bl	8001cc2 <LL_RCC_PLLSAI1_IsReady>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d1f0      	bne.n	8001fea <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8002008:	7bfb      	ldrb	r3, [r7, #15]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d137      	bne.n	800207e <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800200e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002012:	691b      	ldr	r3, [r3, #16]
 8002014:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	021b      	lsls	r3, r3, #8
 800201e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002022:	4313      	orrs	r3, r2
 8002024:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8002026:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002038:	4313      	orrs	r3, r2
 800203a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800203c:	f7ff fe23 	bl	8001c86 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002040:	f7fe fa52 	bl	80004e8 <HAL_GetTick>
 8002044:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002046:	e009      	b.n	800205c <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002048:	f7fe fa4e 	bl	80004e8 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d902      	bls.n	800205c <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	73fb      	strb	r3, [r7, #15]
        break;
 800205a:	e004      	b.n	8002066 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800205c:	f7ff fe31 	bl	8001cc2 <LL_RCC_PLLSAI1_IsReady>
 8002060:	4603      	mov	r3, r0
 8002062:	2b01      	cmp	r3, #1
 8002064:	d1f0      	bne.n	8002048 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8002066:	7bfb      	ldrb	r3, [r7, #15]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d108      	bne.n	800207e <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800206c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002070:	691a      	ldr	r2, [r3, #16]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800207a:	4313      	orrs	r3, r2
 800207c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800207e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002090:	2300      	movs	r3, #0
 8002092:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002094:	f7ff fe06 	bl	8001ca4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002098:	f7fe fa26 	bl	80004e8 <HAL_GetTick>
 800209c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800209e:	e009      	b.n	80020b4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80020a0:	f7fe fa22 	bl	80004e8 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d902      	bls.n	80020b4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	73fb      	strb	r3, [r7, #15]
      break;
 80020b2:	e004      	b.n	80020be <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80020b4:	f7ff fe05 	bl	8001cc2 <LL_RCC_PLLSAI1_IsReady>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f0      	bne.n	80020a0 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80020be:	7bfb      	ldrb	r3, [r7, #15]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d137      	bne.n	8002134 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80020c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	021b      	lsls	r3, r3, #8
 80020d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020d8:	4313      	orrs	r3, r2
 80020da:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80020dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020ee:	4313      	orrs	r3, r2
 80020f0:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80020f2:	f7ff fdc8 	bl	8001c86 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020f6:	f7fe f9f7 	bl	80004e8 <HAL_GetTick>
 80020fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80020fc:	e009      	b.n	8002112 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80020fe:	f7fe f9f3 	bl	80004e8 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d902      	bls.n	8002112 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	73fb      	strb	r3, [r7, #15]
        break;
 8002110:	e004      	b.n	800211c <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002112:	f7ff fdd6 	bl	8001cc2 <LL_RCC_PLLSAI1_IsReady>
 8002116:	4603      	mov	r3, r0
 8002118:	2b01      	cmp	r3, #1
 800211a:	d1f0      	bne.n	80020fe <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800211c:	7bfb      	ldrb	r3, [r7, #15]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d108      	bne.n	8002134 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002122:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002126:	691a      	ldr	r2, [r3, #16]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002130:	4313      	orrs	r3, r2
 8002132:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8002134:	7bfb      	ldrb	r3, [r7, #15]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b084      	sub	sp, #16
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002146:	2300      	movs	r3, #0
 8002148:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800214a:	f7ff fdab 	bl	8001ca4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800214e:	f7fe f9cb 	bl	80004e8 <HAL_GetTick>
 8002152:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002154:	e009      	b.n	800216a <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002156:	f7fe f9c7 	bl	80004e8 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d902      	bls.n	800216a <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	73fb      	strb	r3, [r7, #15]
      break;
 8002168:	e004      	b.n	8002174 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800216a:	f7ff fdaa 	bl	8001cc2 <LL_RCC_PLLSAI1_IsReady>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1f0      	bne.n	8002156 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8002174:	7bfb      	ldrb	r3, [r7, #15]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d137      	bne.n	80021ea <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800217a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	021b      	lsls	r3, r3, #8
 800218a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800218e:	4313      	orrs	r3, r2
 8002190:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8002192:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021a4:	4313      	orrs	r3, r2
 80021a6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80021a8:	f7ff fd6d 	bl	8001c86 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021ac:	f7fe f99c 	bl	80004e8 <HAL_GetTick>
 80021b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80021b2:	e009      	b.n	80021c8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80021b4:	f7fe f998 	bl	80004e8 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d902      	bls.n	80021c8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	73fb      	strb	r3, [r7, #15]
        break;
 80021c6:	e004      	b.n	80021d2 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80021c8:	f7ff fd7b 	bl	8001cc2 <LL_RCC_PLLSAI1_IsReady>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d1f0      	bne.n	80021b4 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80021d2:	7bfb      	ldrb	r3, [r7, #15]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d108      	bne.n	80021ea <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80021d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021dc:	691a      	ldr	r2, [r3, #16]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021e6:	4313      	orrs	r3, r2
 80021e8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <memset>:
 80021f4:	4402      	add	r2, r0
 80021f6:	4603      	mov	r3, r0
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d100      	bne.n	80021fe <memset+0xa>
 80021fc:	4770      	bx	lr
 80021fe:	f803 1b01 	strb.w	r1, [r3], #1
 8002202:	e7f9      	b.n	80021f8 <memset+0x4>

08002204 <__libc_init_array>:
 8002204:	b570      	push	{r4, r5, r6, lr}
 8002206:	4d0d      	ldr	r5, [pc, #52]	@ (800223c <__libc_init_array+0x38>)
 8002208:	4c0d      	ldr	r4, [pc, #52]	@ (8002240 <__libc_init_array+0x3c>)
 800220a:	1b64      	subs	r4, r4, r5
 800220c:	10a4      	asrs	r4, r4, #2
 800220e:	2600      	movs	r6, #0
 8002210:	42a6      	cmp	r6, r4
 8002212:	d109      	bne.n	8002228 <__libc_init_array+0x24>
 8002214:	4d0b      	ldr	r5, [pc, #44]	@ (8002244 <__libc_init_array+0x40>)
 8002216:	4c0c      	ldr	r4, [pc, #48]	@ (8002248 <__libc_init_array+0x44>)
 8002218:	f000 f818 	bl	800224c <_init>
 800221c:	1b64      	subs	r4, r4, r5
 800221e:	10a4      	asrs	r4, r4, #2
 8002220:	2600      	movs	r6, #0
 8002222:	42a6      	cmp	r6, r4
 8002224:	d105      	bne.n	8002232 <__libc_init_array+0x2e>
 8002226:	bd70      	pop	{r4, r5, r6, pc}
 8002228:	f855 3b04 	ldr.w	r3, [r5], #4
 800222c:	4798      	blx	r3
 800222e:	3601      	adds	r6, #1
 8002230:	e7ee      	b.n	8002210 <__libc_init_array+0xc>
 8002232:	f855 3b04 	ldr.w	r3, [r5], #4
 8002236:	4798      	blx	r3
 8002238:	3601      	adds	r6, #1
 800223a:	e7f2      	b.n	8002222 <__libc_init_array+0x1e>
 800223c:	08002310 	.word	0x08002310
 8002240:	08002310 	.word	0x08002310
 8002244:	08002310 	.word	0x08002310
 8002248:	08002314 	.word	0x08002314

0800224c <_init>:
 800224c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800224e:	bf00      	nop
 8002250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002252:	bc08      	pop	{r3}
 8002254:	469e      	mov	lr, r3
 8002256:	4770      	bx	lr

08002258 <_fini>:
 8002258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800225a:	bf00      	nop
 800225c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800225e:	bc08      	pop	{r3}
 8002260:	469e      	mov	lr, r3
 8002262:	4770      	bx	lr
