** Name: SimpleOpAmp138

.MACRO SimpleOpAmp138 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=2e-6 W=71e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=32e-6
mDiodeTransistorPmos3 ibias ibias sourcePmos sourcePmos pmos4 L=3e-6 W=5e-6
mDiodeTransistorPmos4 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=498e-6
mDiodeTransistorPmos5 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=5e-6 W=498e-6
mNormalTransistorNmos6 out inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=2e-6 W=455e-6
mNormalTransistorNmos7 FirstStageYinnerOutputLoad1 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=2e-6 W=455e-6
mNormalTransistorNmos8 FirstStageYinnerTransistorStack1Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=407e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack2Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=407e-6
mNormalTransistorPmos10 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=3e-6 W=53e-6
mNormalTransistorPmos11 out FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=498e-6
mNormalTransistorPmos12 out in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=576e-6
mNormalTransistorPmos13 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=576e-6
mNormalTransistorPmos14 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=5e-6 W=498e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=3e-6 W=600e-6
Capacitor1 out sourceNmos 10e-12
.EOM SimpleOpAmp138

** Expected Performance Values: 
** Gain: 49 dB
** Power consumption: 14.4881 mW
** Area: 12756 (mu_m)^2
** Transit frequency: 76.8891 MHz
** Transit frequency with error factor: 76.8891 MHz
** Slew rate: 117.744 V/mu_s
** Phase margin: 64.7443Â°
** CMRR: 98 dB
** VoutMax: 3 V
** VoutMin: 0.960001 V
** VcmMax: 3.61001 V
** VcmMin: -0.00999999 V


** Expected Currents: 
** NormalTransistorPmos: -107.398 muA
** DiodeTransistorPmos: -773.671 muA
** NormalTransistorPmos: -773.67 muA
** NormalTransistorPmos: -773.671 muA
** DiodeTransistorPmos: -773.67 muA
** NormalTransistorNmos: 1385.09 muA
** NormalTransistorNmos: 1385.09 muA
** NormalTransistorNmos: 1385.09 muA
** NormalTransistorNmos: 1385.09 muA
** NormalTransistorPmos: -1222.82 muA
** NormalTransistorPmos: -611.413 muA
** NormalTransistorPmos: -611.413 muA
** DiodeTransistorNmos: 107.399 muA
** DiodeTransistorNmos: 107.4 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 3.85401  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 1.28201  V
** out: 2.5  V
** outSourceVoltageBiasXXnXX1: 0.688001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 2.92001  V
** innerTransistorStack1Load1: 3.77801  V
** innerTransistorStack1Load2: 0.608001  V
** innerTransistorStack2Load1: 3.78001  V
** innerTransistorStack2Load2: 0.608001  V
** sourceTransconductance: 3.30701  V


.END