

================================================================
== Vitis HLS Report for 'test_state_buffer_Pipeline_VITIS_LOOP_39_2'
================================================================
* Date:           Wed Jul 24 18:56:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.299 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_2  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       25|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       52|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_112_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln39_fu_106_p2  |      icmp|   0|  0|  11|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    7|         14|
    |i_fu_38               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_38      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|buffer_lp_sizes_address0    |  out|    5|   ap_memory|                             buffer_lp_sizes|         array|
|buffer_lp_sizes_ce0         |  out|    1|   ap_memory|                             buffer_lp_sizes|         array|
|buffer_lp_sizes_we0         |  out|    1|   ap_memory|                             buffer_lp_sizes|         array|
|buffer_lp_sizes_d0          |  out|   32|   ap_memory|                             buffer_lp_sizes|         array|
|buffer_lp_sizes_2_address0  |  out|    5|   ap_memory|                           buffer_lp_sizes_2|         array|
|buffer_lp_sizes_2_ce0       |  out|    1|   ap_memory|                           buffer_lp_sizes_2|         array|
|buffer_lp_sizes_2_we0       |  out|    1|   ap_memory|                           buffer_lp_sizes_2|         array|
|buffer_lp_sizes_2_d0        |  out|   32|   ap_memory|                           buffer_lp_sizes_2|         array|
|buffer_lp_heads_address0    |  out|    5|   ap_memory|                             buffer_lp_heads|         array|
|buffer_lp_heads_ce0         |  out|    1|   ap_memory|                             buffer_lp_heads|         array|
|buffer_lp_heads_we0         |  out|    1|   ap_memory|                             buffer_lp_heads|         array|
|buffer_lp_heads_d0          |  out|   32|   ap_memory|                             buffer_lp_heads|         array|
|buffer_lp_heads_2_address0  |  out|    5|   ap_memory|                           buffer_lp_heads_2|         array|
|buffer_lp_heads_2_ce0       |  out|    1|   ap_memory|                           buffer_lp_heads_2|         array|
|buffer_lp_heads_2_we0       |  out|    1|   ap_memory|                           buffer_lp_heads_2|         array|
|buffer_lp_heads_2_d0        |  out|   32|   ap_memory|                           buffer_lp_heads_2|         array|
+----------------------------+-----+-----+------------+--------------------------------------------+--------------+

