{
    "component": "Quizpractise/PractiseQuestionPaper",
    "props": {
        "errors": {},
        "auth": {
            "user": null
        },
        "flash": {
            "error": []
        },
        "banner": null,
        "file_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "file_do_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "question_paper": {
            "id": 360,
            "group_id": 31,
            "exam_id": 1,
            "total_score": "1.00",
            "duration": 4,
            "created_at": "2025-11-16T14:10:44.000000Z",
            "updated_at": "2025-11-16T14:10:44.000000Z",
            "question_paper_name": "IIT M ES FOUNDATION AN EXAM QEF4 26",
            "question_paper_description": "2025 Oct26: IIT M AN EXAM QEF4",
            "uuid": "b940f309-96b",
            "year": 2025,
            "is_new": 0,
            "exam": {
                "id": 1,
                "exam_name": "Quiz 1",
                "created_at": "2024-10-16T08:08:51.000000Z",
                "updated_at": "2024-10-16T08:08:51.000000Z",
                "uuid": "9251bc3a-e33e-45e0-bcf0-b16a0ea5b5fa",
                "en_id": "eyJpdiI6IlRnNE5NZXpqbTh2NVlpNUthbXhiY0E9PSIsInZhbHVlIjoieWVUd2hIOWpXSXN1TUVLNkJWa2I2UT09IiwibWFjIjoiNjM1NjEzZDdlMDgyYTA1NTQ1YzM1MzIyN2ZkOWY0M2FjZjQzMzM4ZWEzZDgzOTRjNmQyNDhjZDY5MWU3NGYyZCIsInRhZyI6IiJ9"
            },
            "questions": [
                {
                    "id": 112827,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 206,
                    "question_text_1": "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532722,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "490a6f48da30796e1e90eb78fb430d9b",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "d4639bd6-aef1-47a2-afc2-ef2a096cc685",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295159,
                            "question_id": 112827,
                            "option_text": "YES",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129452,
                            "option_image_url": null
                        },
                        {
                            "id": 295160,
                            "question_id": 112827,
                            "option_text": "NO",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129453,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112828,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 207,
                    "question_text_1": null,
                    "question_image_1": "lBRXvhqhU0hKzO2BeQUhddom7BFDS5EhnMO8oaavDpB8J2xuLS.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532723,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "4b8b27cedbb4f6982cdbd8cc8fadfd7b",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "b3f6ee76-7947-4d60-98a8-32bf669e6a79",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/lBRXvhqhU0hKzO2BeQUhddom7BFDS5EhnMO8oaavDpB8J2xuLS.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295161,
                            "question_id": 112828,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129454,
                            "option_image_url": null
                        },
                        {
                            "id": 295162,
                            "question_id": 112828,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129455,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112829,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 208,
                    "question_text_1": null,
                    "question_image_1": "AGGEW7fFhm5fOmAO5K9n6XTmK9nGyT0HG3OZqc6gTAtzu2l73K.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532724,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "79c18df38952d453a6d523a50a76d9d4",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "111c24e1-bd20-4e0f-b91c-004a99f2e4b7",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/AGGEW7fFhm5fOmAO5K9n6XTmK9nGyT0HG3OZqc6gTAtzu2l73K.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295163,
                            "question_id": 112829,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129456,
                            "option_image_url": null
                        },
                        {
                            "id": 295164,
                            "question_id": 112829,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129457,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112830,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 209,
                    "question_text_1": "Dual-port RAM always requires separate clocks for each port.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532725,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "bc6bc9be8c07e3794162131db5f10a7c",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "f63ea4fd-eb18-4d21-a64c-e3d7504a042e",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Dual-port RAM always requires separate clocks for each port."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295165,
                            "question_id": 112830,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129458,
                            "option_image_url": null
                        },
                        {
                            "id": 295166,
                            "question_id": 112830,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129459,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112831,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 210,
                    "question_text_1": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_1": "J5N0i0UK8RMEheljX6wCU7v3okvoLInDPn9Se1G86GIcNlZj4Z.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532726,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "730bbfb54202526f23561e0e78b19bf2",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "13df41e2-1b6d-4327-8f26-9c5242376eaf",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/J5N0i0UK8RMEheljX6wCU7v3okvoLInDPn9Se1G86GIcNlZj4Z.png"
                    ],
                    "question_texts": [
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295167,
                            "question_id": 112831,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129460,
                            "option_image_url": null
                        },
                        {
                            "id": 295168,
                            "question_id": 112831,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129461,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112832,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 211,
                    "question_text_1": "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end ",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532727,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "6c8f99734463c66ab0a0795c4ba5aaa8",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "cf27475c-9f5c-48ca-acf2-7bf44c3db008",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295169,
                            "question_id": 112832,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129462,
                            "option_image_url": null
                        },
                        {
                            "id": 295170,
                            "question_id": 112832,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129463,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112833,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 212,
                    "question_text_1": "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532728,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "4ca91384f469f5301cfb045c47406d4d",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "9d072d16-57c6-4e3f-bd2a-28e8a497181d",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295171,
                            "question_id": 112833,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129464,
                            "option_image_url": null
                        },
                        {
                            "id": 295172,
                            "question_id": 112833,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129465,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112834,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 213,
                    "question_text_1": "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532729,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "cbaa7ce5a6710a56eeba2849c9ba4a6e",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "75fa774f-894b-4e25-8f7a-0dba3e1aaeec",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295173,
                            "question_id": 112834,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129466,
                            "option_image_url": null
                        },
                        {
                            "id": 295174,
                            "question_id": 112834,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129467,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112835,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 214,
                    "question_text_1": "Mealy machines have a slower response to input changes than Moore machines.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532730,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "ea06b3859408af5a791b490e8fe7a7b2",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "0888aa2b-b42d-46a7-90eb-dcc882498f18",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Mealy machines have a slower response to input changes than Moore machines."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295175,
                            "question_id": 112835,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129468,
                            "option_image_url": null
                        },
                        {
                            "id": 295176,
                            "question_id": 112835,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129469,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112836,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 215,
                    "question_text_1": "Once a parameter is assigned a value, it can be modified within an always block during simulation.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532731,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "a5c66aa48bf393aee1301e4dc2c25159",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "fe6a3727-ae91-4eb9-a1e0-179d6206aca8",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Once a parameter is assigned a value, it can be modified within an always block during simulation."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295177,
                            "question_id": 112836,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129470,
                            "option_image_url": null
                        },
                        {
                            "id": 295178,
                            "question_id": 112836,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129471,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112837,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 216,
                    "question_text_1": null,
                    "question_image_1": "z1lDXFsBpkGEbE2VAWXiXfcQ8qImMtvmhaZ6Ig9MR9Z70QbYhG.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532732,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "eebb351d04882863dd3e81cb7cf90a64",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "78f87817-e510-4ba0-b6aa-423e47627b0c",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/z1lDXFsBpkGEbE2VAWXiXfcQ8qImMtvmhaZ6Ig9MR9Z70QbYhG.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295179,
                            "question_id": 112837,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129472,
                            "option_image_url": null
                        },
                        {
                            "id": 295180,
                            "question_id": 112837,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129473,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112838,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 217,
                    "question_text_1": "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532733,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "eab9b378ce2ac07c66178b70ac5e406d",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "5678b7aa-91cd-440e-af5d-ee672548a90e",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295181,
                            "question_id": 112838,
                            "option_text": "Pad the smaller operand with zeros on the left to match the larger width",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129474,
                            "option_image_url": null
                        },
                        {
                            "id": 295182,
                            "question_id": 112838,
                            "option_text": "Extend the smaller operand\u2019s most significant bit to match the larger width",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129475,
                            "option_image_url": null
                        },
                        {
                            "id": 295183,
                            "question_id": 112838,
                            "option_text": "Reduce the larger operand\u2019s width by truncating its most significant bits",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129476,
                            "option_image_url": null
                        },
                        {
                            "id": 295184,
                            "question_id": 112838,
                            "option_text": "Directly add the operands without any width adjustments; Verilog handles itautomatically",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129477,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112839,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 218,
                    "question_text_1": "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532734,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "9a2a3685a81847f477c3e20005d2ebaf",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "04724246-63b5-433d-80bc-7b85e388bd66",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295185,
                            "question_id": 112839,
                            "option_text": "Bit-width mismatch on W1 and W2 assignments",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129478,
                            "option_image_url": null
                        },
                        {
                            "id": 295186,
                            "question_id": 112839,
                            "option_text": "Latch inferred in mux2 due to incomplete assignment",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129479,
                            "option_image_url": null
                        },
                        {
                            "id": 295187,
                            "question_id": 112839,
                            "option_text": "Unused input warnings for sel[1]",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129480,
                            "option_image_url": null
                        },
                        {
                            "id": 295188,
                            "question_id": 112839,
                            "option_text": "Multiple driver on W1 and W2.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129481,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112840,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 219,
                    "question_text_1": "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532735,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "76af4fd7906e2f71ef81bdec6458581d",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "310a9f8f-f906-40f8-889f-95cf44d7146a",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295189,
                            "question_id": 112840,
                            "option_text": "100 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129482,
                            "option_image_url": null
                        },
                        {
                            "id": 295190,
                            "question_id": 112840,
                            "option_text": "200 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129483,
                            "option_image_url": null
                        },
                        {
                            "id": 295191,
                            "question_id": 112840,
                            "option_text": "100 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129484,
                            "option_image_url": null
                        },
                        {
                            "id": 295192,
                            "question_id": 112840,
                            "option_text": "200 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129485,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112841,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 220,
                    "question_text_1": "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule ",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532736,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "d06b9819257af9295367100cb6a8c6c4",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "afbf25b5-b778-42a7-9d88-7ad131dfc65f",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295193,
                            "question_id": 112841,
                            "option_text": "a = 255, b = 2",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129486,
                            "option_image_url": null
                        },
                        {
                            "id": 295194,
                            "question_id": 112841,
                            "option_text": "a = 127, b = 127",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129487,
                            "option_image_url": null
                        },
                        {
                            "id": 295195,
                            "question_id": 112841,
                            "option_text": "a = 255, b = 255",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129488,
                            "option_image_url": null
                        },
                        {
                            "id": 295196,
                            "question_id": 112841,
                            "option_text": "a = 1000, b = 5",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129489,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112842,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 221,
                    "question_text_1": "In a flip-flop, \"hold time\" refers to:",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532737,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "4fb288137adbfe2fdd34ab369de4bccf",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "35caad2c-60be-4c8d-9ab3-1f36195d73b8",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In a flip-flop, \"hold time\" refers to:"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295197,
                            "question_id": 112842,
                            "option_text": "The time required for a signal to transition from high to low.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129490,
                            "option_image_url": null
                        },
                        {
                            "id": 295198,
                            "question_id": 112842,
                            "option_text": "The minimum time before the clock edge that data must remain stable toavoid metastability.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129491,
                            "option_image_url": null
                        },
                        {
                            "id": 295199,
                            "question_id": 112842,
                            "option_text": "The time taken for a signal to propagate from input to output.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129492,
                            "option_image_url": null
                        },
                        {
                            "id": 295200,
                            "question_id": 112842,
                            "option_text": "The minimum time after the clock edge that data must remain stable to avoidmetastability.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129493,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112843,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 0,
                    "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                    "question_image_1": null,
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532738,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "2f6b285e08141e1191b15b8e7c808e13",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "64846483-2d29-4e9f-8526-f137a806c7d7",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 112844,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 222,
                    "question_text_1": "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532739,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "8063aa1f2e3f9c8a6d2b7454700788ee",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112843,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "c37c2308-0300-4894-a64f-eca49bfe696c",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295201,
                            "question_id": 112844,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 1;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129494,
                            "option_image_url": null
                        },
                        {
                            "id": 295202,
                            "question_id": 112844,
                            "option_text": "A_gt_B = 1; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129495,
                            "option_image_url": null
                        },
                        {
                            "id": 295203,
                            "question_id": 112844,
                            "option_text": "A_gt_B = 0; A_eq_B = 0; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129496,
                            "option_image_url": null
                        },
                        {
                            "id": 295204,
                            "question_id": 112844,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129497,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112843,
                        "exam_id": 1,
                        "question_paper_id": 360,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:46.000000Z",
                        "updated_at": "2025-11-16T14:10:46.000000Z",
                        "question_num_long": 6406531532738,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "64846483-2d29-4e9f-8526-f137a806c7d7",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112845,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 223,
                    "question_text_1": "What is the purpose of the <b>always_comb</b> block in this module?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532740,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "74cccb41cbe5772edbff7f849da6bfc4",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112843,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "57c64b71-b423-46fd-a384-a2b2cd4fce59",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What is the purpose of the <b>always_comb</b> block in this module?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295205,
                            "question_id": 112845,
                            "option_text": "It activates only on the rising edge of a clock signal.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129498,
                            "option_image_url": null
                        },
                        {
                            "id": 295206,
                            "question_id": 112845,
                            "option_text": "It is used to describe sequential logic using procedural assignments.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129499,
                            "option_image_url": null
                        },
                        {
                            "id": 295207,
                            "question_id": 112845,
                            "option_text": "It automatically updates outputs whenever any input signal changes.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129500,
                            "option_image_url": null
                        },
                        {
                            "id": 295208,
                            "question_id": 112845,
                            "option_text": "It enables the declaration and initialization of memory elements.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129501,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112843,
                        "exam_id": 1,
                        "question_paper_id": 360,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:46.000000Z",
                        "updated_at": "2025-11-16T14:10:46.000000Z",
                        "question_num_long": 6406531532738,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "64846483-2d29-4e9f-8526-f137a806c7d7",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112846,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 224,
                    "question_text_1": "What will the output signals be when A = 4'b0101 and B = 4'b1000?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532741,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "a9c787b0f7ff4b3eba758c8b7a44e440",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112843,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "8de35988-25c6-4ed3-ad10-fe77defe68b3",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What will the output signals be when A = 4'b0101 and B = 4'b1000?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295209,
                            "question_id": 112846,
                            "option_text": "A_gt_B = 1, A_eq_B = 0, A_lt_B = 0",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129502,
                            "option_image_url": null
                        },
                        {
                            "id": 295210,
                            "question_id": 112846,
                            "option_text": "A_gt_B = 0, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129503,
                            "option_image_url": null
                        },
                        {
                            "id": 295211,
                            "question_id": 112846,
                            "option_text": "A_gt_B = 0, A_eq_B = 0, A_lt_B = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129504,
                            "option_image_url": null
                        },
                        {
                            "id": 295212,
                            "question_id": 112846,
                            "option_text": "A_gt_B = 1, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129505,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112843,
                        "exam_id": 1,
                        "question_paper_id": 360,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:46.000000Z",
                        "updated_at": "2025-11-16T14:10:46.000000Z",
                        "question_num_long": 6406531532738,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "64846483-2d29-4e9f-8526-f137a806c7d7",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112847,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 225,
                    "question_text_1": "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532742,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "13384225bacef269961f81ddff0616b8",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112843,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "75465e95-e7b7-47ec-bcb5-9e45c7284b19",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295213,
                            "question_id": 112847,
                            "option_text": "112",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129506,
                            "option_image_url": null
                        },
                        {
                            "id": 295214,
                            "question_id": 112847,
                            "option_text": "120",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129507,
                            "option_image_url": null
                        },
                        {
                            "id": 295215,
                            "question_id": 112847,
                            "option_text": "136",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129508,
                            "option_image_url": null
                        },
                        {
                            "id": 295216,
                            "question_id": 112847,
                            "option_text": "256",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129509,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112843,
                        "exam_id": 1,
                        "question_paper_id": 360,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:46.000000Z",
                        "updated_at": "2025-11-16T14:10:46.000000Z",
                        "question_num_long": 6406531532738,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "64846483-2d29-4e9f-8526-f137a806c7d7",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112848,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 226,
                    "question_text_1": "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532743,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "2ca4b98ba943b59804ffc265366d84e3",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112843,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "72479455-903b-4fcc-a1c9-9a15ebadefb2",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295217,
                            "question_id": 112848,
                            "option_text": "==",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129510,
                            "option_image_url": null
                        },
                        {
                            "id": 295218,
                            "question_id": 112848,
                            "option_text": "===",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129511,
                            "option_image_url": null
                        },
                        {
                            "id": 295219,
                            "question_id": 112848,
                            "option_text": "!=",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129512,
                            "option_image_url": null
                        },
                        {
                            "id": 295220,
                            "question_id": 112848,
                            "option_text": "~^",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129513,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112843,
                        "exam_id": 1,
                        "question_paper_id": 360,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:46.000000Z",
                        "updated_at": "2025-11-16T14:10:46.000000Z",
                        "question_num_long": 6406531532738,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "64846483-2d29-4e9f-8526-f137a806c7d7",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112849,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 0,
                    "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_1": "LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png",
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532744,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "75aacd3696f40073dc1c3855808c01f5",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "f6b2b7ad-4f9e-4704-8c0e-f0121ce00130",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png"
                    ],
                    "question_texts": [
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 112850,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 227,
                    "question_text_1": "Identify the type of model",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532745,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "c57baa941fd3bb62c277bfbd975a43ab",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112849,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "d74de241-76bb-47bc-9f66-70213d29f876",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Identify the type of model"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295221,
                            "question_id": 112850,
                            "option_text": "Mealy Model",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129514,
                            "option_image_url": null
                        },
                        {
                            "id": 295222,
                            "question_id": 112850,
                            "option_text": "Moore Model",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129515,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112849,
                        "exam_id": 1,
                        "question_paper_id": 360,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:46.000000Z",
                        "updated_at": "2025-11-16T14:10:46.000000Z",
                        "question_num_long": 6406531532744,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "f6b2b7ad-4f9e-4704-8c0e-f0121ce00130",
                        "question_image_url": [
                            "/question_images/LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112851,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 228,
                    "question_text_1": "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532746,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "be8015a54083108026ce68893c4435f1",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112849,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "9df29b38-945d-46a4-8c3f-030e984c89ce",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295223,
                            "question_id": 112851,
                            "option_text": "",
                            "option_image": "OFGBCuAOd0PQaXYU4I3fj9XI9VVgAIgkGNVtIUjiD7JqxIIEZ9.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129516,
                            "option_image_url": "app/option_images/OFGBCuAOd0PQaXYU4I3fj9XI9VVgAIgkGNVtIUjiD7JqxIIEZ9.png"
                        },
                        {
                            "id": 295224,
                            "question_id": 112851,
                            "option_text": "",
                            "option_image": "obgONLUpCkHJquBnwzlvGENcY4GZ1olyrpl2ofVmFOghvWDuoW.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129517,
                            "option_image_url": "app/option_images/obgONLUpCkHJquBnwzlvGENcY4GZ1olyrpl2ofVmFOghvWDuoW.png"
                        },
                        {
                            "id": 295225,
                            "question_id": 112851,
                            "option_text": "",
                            "option_image": "bX2tYFrKvatdrQiCwVwdIOgJltE9vgIdVa00KsdA9K8nj7RkGW.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129518,
                            "option_image_url": "app/option_images/bX2tYFrKvatdrQiCwVwdIOgJltE9vgIdVa00KsdA9K8nj7RkGW.png"
                        },
                        {
                            "id": 295226,
                            "question_id": 112851,
                            "option_text": "",
                            "option_image": "mJli0bAjgnn3eM24GqnC7Jg35X3iYVNSmwL6C60okCUSbcpexC.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129519,
                            "option_image_url": "app/option_images/mJli0bAjgnn3eM24GqnC7Jg35X3iYVNSmwL6C60okCUSbcpexC.png"
                        }
                    ],
                    "parent_question": {
                        "id": 112849,
                        "exam_id": 1,
                        "question_paper_id": 360,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:46.000000Z",
                        "updated_at": "2025-11-16T14:10:46.000000Z",
                        "question_num_long": 6406531532744,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "f6b2b7ad-4f9e-4704-8c0e-f0121ce00130",
                        "question_image_url": [
                            "/question_images/LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112852,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 229,
                    "question_text_1": "Which of the following is a data path component in the given FSM?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532747,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "7a7c08c9eb5cf7aadec3310333948058",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112849,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e1d98fce-83da-41b8-92fe-2bc11402dba5",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is a data path component in the given FSM?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295227,
                            "question_id": 112852,
                            "option_text": "",
                            "option_image": "OMaMZnjKHvT599bk1x7T4tu6Jo9Vp8D1CozfNEVbuYPo4tlqvm.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129520,
                            "option_image_url": "app/option_images/OMaMZnjKHvT599bk1x7T4tu6Jo9Vp8D1CozfNEVbuYPo4tlqvm.png"
                        },
                        {
                            "id": 295228,
                            "question_id": 112852,
                            "option_text": "",
                            "option_image": "c9GEF5pgZEdd99VTPHggqQyhN1HDkSLBL2T1DkQZVzQr4Zm5KJ.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129521,
                            "option_image_url": "app/option_images/c9GEF5pgZEdd99VTPHggqQyhN1HDkSLBL2T1DkQZVzQr4Zm5KJ.png"
                        },
                        {
                            "id": 295229,
                            "question_id": 112852,
                            "option_text": "",
                            "option_image": "VMA4AWGbvQPTmQW2BeQdBYAv9kBjT8MheQtsaXGuwpLE9QVaec.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129522,
                            "option_image_url": "app/option_images/VMA4AWGbvQPTmQW2BeQdBYAv9kBjT8MheQtsaXGuwpLE9QVaec.png"
                        },
                        {
                            "id": 295230,
                            "question_id": 112852,
                            "option_text": "",
                            "option_image": "SnV8o4EqBhO907VTdnCIop6KCR1WtqK2HT6JWHB06oisC89CDx.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129523,
                            "option_image_url": "app/option_images/SnV8o4EqBhO907VTdnCIop6KCR1WtqK2HT6JWHB06oisC89CDx.png"
                        }
                    ],
                    "parent_question": {
                        "id": 112849,
                        "exam_id": 1,
                        "question_paper_id": 360,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:46.000000Z",
                        "updated_at": "2025-11-16T14:10:46.000000Z",
                        "question_num_long": 6406531532744,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "f6b2b7ad-4f9e-4704-8c0e-f0121ce00130",
                        "question_image_url": [
                            "/question_images/LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112853,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 230,
                    "question_text_1": "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532748,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "f1f3259b719538787b1ed8a6b1931f1f",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112849,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "5e34e5ab-2052-4f7e-bec1-464c914b9b31",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295231,
                            "question_id": 112853,
                            "option_text": "",
                            "option_image": "TADNeFlIMadmIJmI83UqMQpqK1amAmL2XTY4SRCWLo04nEogTQ.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129524,
                            "option_image_url": "app/option_images/TADNeFlIMadmIJmI83UqMQpqK1amAmL2XTY4SRCWLo04nEogTQ.png"
                        },
                        {
                            "id": 295232,
                            "question_id": 112853,
                            "option_text": "",
                            "option_image": "NwDXTYxgWGppMUcR1qOwfU1aPzY3kZYQHKzCe3WF1EXhDSmo8L.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129525,
                            "option_image_url": "app/option_images/NwDXTYxgWGppMUcR1qOwfU1aPzY3kZYQHKzCe3WF1EXhDSmo8L.png"
                        },
                        {
                            "id": 295233,
                            "question_id": 112853,
                            "option_text": "",
                            "option_image": "5ib1I3jApqbRLq8ZqC6MKBBHnXDK6DexE2mbf4b5m1XawJXevT.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129526,
                            "option_image_url": "app/option_images/5ib1I3jApqbRLq8ZqC6MKBBHnXDK6DexE2mbf4b5m1XawJXevT.png"
                        },
                        {
                            "id": 295234,
                            "question_id": 112853,
                            "option_text": "",
                            "option_image": "QEjBp86iaeryni4SG5kis6FdHKRsE5ku2I6XCZJ2IuJOs0i1V0.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129527,
                            "option_image_url": "app/option_images/QEjBp86iaeryni4SG5kis6FdHKRsE5ku2I6XCZJ2IuJOs0i1V0.png"
                        }
                    ],
                    "parent_question": {
                        "id": 112849,
                        "exam_id": 1,
                        "question_paper_id": 360,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:46.000000Z",
                        "updated_at": "2025-11-16T14:10:46.000000Z",
                        "question_num_long": 6406531532744,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "f6b2b7ad-4f9e-4704-8c0e-f0121ce00130",
                        "question_image_url": [
                            "/question_images/LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112854,
                    "exam_id": 1,
                    "question_paper_id": 360,
                    "question_number": 231,
                    "question_text_1": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_1": "Yy3U11gDbjx3CXaetDf1h0SYwkbhgnfSF75SJdLzitGw7COfVf.png",
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:46.000000Z",
                    "updated_at": "2025-11-16T14:10:46.000000Z",
                    "question_num_long": 6406531532749,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "dd4d0b05edecb9085e1b771cc5018487",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112849,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e55be321-a404-404f-877c-40a2ae1073bf",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/Yy3U11gDbjx3CXaetDf1h0SYwkbhgnfSF75SJdLzitGw7COfVf.png"
                    ],
                    "question_texts": [
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 295235,
                            "question_id": 112854,
                            "option_text": "P1 = 0 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129528,
                            "option_image_url": null
                        },
                        {
                            "id": 295236,
                            "question_id": 112854,
                            "option_text": "P1 = 0 and P2 = 1",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129529,
                            "option_image_url": null
                        },
                        {
                            "id": 295237,
                            "question_id": 112854,
                            "option_text": "P1 = 1 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129530,
                            "option_image_url": null
                        },
                        {
                            "id": 295238,
                            "question_id": 112854,
                            "option_text": "P1 = 1 and P2 = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:46.000000Z",
                            "updated_at": "2025-11-16T14:10:46.000000Z",
                            "option_number": 6406535129531,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112849,
                        "exam_id": 1,
                        "question_paper_id": 360,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:46.000000Z",
                        "updated_at": "2025-11-16T14:10:46.000000Z",
                        "question_num_long": 6406531532744,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "f6b2b7ad-4f9e-4704-8c0e-f0121ce00130",
                        "question_image_url": [
                            "/question_images/LpFwuYLwAMlPLo9UeypvrMB6iVN9Hrbrv97nv4D1VjHyWVgPQF.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                }
            ]
        },
        "summary": "",
        "total_score": "40.00"
    },
    "url": "/question-paper/practise/100/b940f309-96b",
    "version": "ee3d5d44299e610bd137ea6200db5ac2"
}