//! Training hyperparameter presets: 4080, safe, A100-shaped profiles.

use crate::mens::tensor::device::probe_gpu;

/// CLI numeric overrides for auto-tuning.
#[derive(Debug, Clone, Default)]
pub struct CliOverrides {
    pub rank: Option<usize>,
    pub alpha: Option<f32>,
    pub seq_len: Option<usize>,
    pub batch_size: Option<usize>,
    pub grad_accum: Option<usize>,
    pub epochs: Option<usize>,
    pub warmup: Option<usize>,
    pub lr: Option<f64>,
}

/// GPU-derived device profile.
#[derive(Debug, Clone)]
pub struct DeviceProfile {
    pub model_name: String,
    pub vram_mb: u64,
}

impl DeviceProfile {
    pub fn from_gpu_info(model_name: &str, vram_mb: u64) -> Self {
        Self {
            model_name: model_name.to_string(),
            vram_mb,
        }
    }
}

/// Effective training hyperparameters after preset + overrides + dataset scaling heuristics.
#[derive(Debug, Clone)]
pub struct TrainPresetProfile {
    pub rank: usize,
    pub alpha: f32,
    pub seq_len: usize,
    pub batch_size: usize,
    pub grad_accum: usize,
    pub epochs: usize,
    pub warmup: usize,
    pub lr: f64,
}

pub const DEFAULT_PRESET: &str = "4080";

/// Preset names accepted by `--preset` / planner normalization.
///
/// **Contract SSOT:** mirror every entry in `contracts/mens/training-presets.v1.yaml` (enforced by
/// `vox-populi` integration test `training_presets_yaml_contract`).
pub const KNOWN_PRESETS: &[&str] = &[
    "tiny",
    "safe",
    "4080",
    "4080_safe",
    "qwen_4080_16g",
    "qwen_small_8g",
    "qwen_rtx3090_24g",
    "qwen_a100_80g",
    "a100",
    "default",
    "distributed",
    "mobile_edge",
    // Code-generation fine-tune preset (Vox .box target language).
    "vox-gen",
];

#[derive(Debug, Clone, Copy, PartialEq, Eq)]
enum QwenSizeClass {
    S0p8,
    S2,
    S4,
    S9,
    Other,
}

fn detect_qwen_size_class(model_hint: Option<&str>) -> Option<QwenSizeClass> {
    let m = model_hint?.to_ascii_lowercase();
    if !m.contains("qwen") {
        return None;
    }
    if m.contains("0.8b") {
        return Some(QwenSizeClass::S0p8);
    }
    if m.contains("2b") {
        return Some(QwenSizeClass::S2);
    }
    if m.contains("4b") {
        return Some(QwenSizeClass::S4);
    }
    if m.contains("9b") {
        return Some(QwenSizeClass::S9);
    }
    Some(QwenSizeClass::Other)
}

fn apply_qwen_size_ladder_policy(
    mut p: TrainPresetProfile,
    class: QwenSizeClass,
    vram_mb: u64,
) -> TrainPresetProfile {
    match class {
        QwenSizeClass::S0p8 => {
            p.rank = p.rank.min(16);
            p.alpha = p.alpha.min(32.0);
            p.seq_len = p.seq_len.clamp(384, 1024);
            p.batch_size = p.batch_size.max(2);
            p.grad_accum = p.grad_accum.max(4);
        }
        QwenSizeClass::S2 => {
            p.rank = p.rank.min(16);
            p.alpha = p.alpha.min(32.0);
            p.seq_len = p.seq_len.clamp(320, 768);
            p.batch_size = p.batch_size.max(1);
            p.grad_accum = p.grad_accum.max(6);
        }
        QwenSizeClass::S4 => {
            // Keep current 4080-class defaults; only enforce safe floors.
            p.batch_size = p.batch_size.max(1);
            p.grad_accum = p.grad_accum.max(8);
        }
        QwenSizeClass::S9 => {
            // 9B requires a tighter envelope on 16G class cards.
            p.rank = p.rank.min(8);
            p.alpha = p.alpha.min(16.0);
            if vram_mb <= 16_384 {
                p.seq_len = p.seq_len.min(256);
                p.batch_size = 1;
                p.grad_accum = p.grad_accum.max(16);
                p.lr = p.lr.min(1.0e-4);
            } else if vram_mb <= 24_576 {
                p.seq_len = p.seq_len.min(384);
                p.batch_size = p.batch_size.min(1);
                p.grad_accum = p.grad_accum.max(12);
            } else {
                p.seq_len = p.seq_len.min(512);
                p.grad_accum = p.grad_accum.max(8);
            }
        }
        QwenSizeClass::Other => {}
    }
    p
}

/// Canonicalize historical aliases to the current preset SSOT names.
fn normalize_preset_name(name: &str) -> &str {
    match name {
        // Legacy aliases still emitted by some autodetect paths.
        "qwen_small_8g" => "safe",
        "qwen_rtx3090_24g" => "4080",
        "qwen_a100_80g" => "a100",
        // Historical generic alias kept as the 4080-class default.
        "default" => "4080",
        other => other,
    }
}

fn base_for_name(name: &str) -> TrainPresetProfile {
    match normalize_preset_name(name) {
        "tiny" => TrainPresetProfile {
            rank: 4,
            alpha: 8.0,
            seq_len: 128,
            batch_size: 1,
            grad_accum: 1,
            epochs: 1,
            warmup: 10,
            lr: 1e-4,
        },
        "safe" | "4080_safe" => TrainPresetProfile {
            rank: 8,
            alpha: 16.0,
            seq_len: 256,
            batch_size: 2,
            grad_accum: 8,
            epochs: 3,
            warmup: 50,
            lr: 2e-4,
        },
        // Conservative Qwen + Candle QLoRA on ~16GB (e.g. RTX 4080 Super).
        // `4080` is an alias of `qwen_4080_16g` so default preset matches 16G QLoRA, not generic LoRA.
        "4080" | "qwen_4080_16g" => TrainPresetProfile {
            rank: 16,
            alpha: 32.0,
            seq_len: 384,
            batch_size: 1,
            grad_accum: 8,
            epochs: 3,
            warmup: 80,
            lr: 1.5e-4,
        },
        "a100" => TrainPresetProfile {
            rank: 32,
            alpha: 64.0,
            seq_len: 1024,
            batch_size: 8,
            grad_accum: 2,
            epochs: 3,
            warmup: 200,
            lr: 2e-4,
        },
        "distributed" => TrainPresetProfile {
            rank: 16,
            alpha: 32.0,
            seq_len: 512,
            batch_size: 4,
            grad_accum: 8,
            epochs: 3,
            warmup: 150,
            lr: 1.5e-4,
        },
        "mobile_edge" => TrainPresetProfile {
            rank: 8,
            alpha: 16.0,
            seq_len: 256,
            batch_size: 1,
            grad_accum: 8,
            epochs: 3,
            warmup: 40,
            lr: 1.5e-4,
        },
        // Vox .vox code-generation fine-tune — short sequences, aggressive LoRA rank
        // to capture the compact grammar surface. Designed for RTX 4080-class (16GB).
        "vox-gen" => TrainPresetProfile {
            rank: 16,
            alpha: 32.0,
            seq_len: 256, // .vox programs are compact; 256 tokens covers most functions
            batch_size: 2,
            grad_accum: 8,
            epochs: 5, // more epochs for code: grammar must be memorized
            warmup: 60,
            lr: 1.5e-4,
        },
        _ => TrainPresetProfile {
            rank: 16,
            alpha: 32.0,
            seq_len: 512,
            batch_size: 4,
            grad_accum: 4,
            epochs: 3,
            warmup: 100,
            lr: 2e-4,
        },
    }
}

/// Load the global GPU specifications and presets from `mens/config/gpu-specs.yaml`.
pub fn load_gpu_specs() -> Option<GpuSpecsFile> {
    let root = vox_corpus::training::contract::find_workspace_root()?;
    let p = root.join("mens/config/gpu-specs.yaml");
    let raw = vox_bounded_fs::read_utf8_path_capped(p.as_path()).ok()?;
    serde_yaml::from_str(&raw).ok()
}

/// Load optional YAML registry from `mens/config/train-presets.yaml` if present.
pub struct TrainPresetRegistry;

impl TrainPresetRegistry {
    pub fn load() -> Option<serde_yaml::Value> {
        let root = vox_corpus::training::contract::find_workspace_root()?;
        let p = root.join("mens/config/train-presets.yaml");
        let raw = vox_bounded_fs::read_utf8_path_capped(p.as_path()).ok()?;
        serde_yaml::from_str(&raw).ok()
    }
}

pub fn load_registry() -> Option<serde_yaml::Value> {
    TrainPresetRegistry::load()
}

/// Resolve preset from `VOX_TRAIN_PROFILE` env, CLI `--preset`, device heuristics, and overrides.
pub fn resolve_effective_profile(
    preset: Option<&str>,
    device: DeviceProfile,
    sample_count: Option<usize>,
    overrides: CliOverrides,
) -> TrainPresetProfile {
    let model_hint = vox_clavis::resolve_secret(vox_clavis::SecretId::VoxBaseModel).expose().ok();
    let env_p = vox_clavis::resolve_secret(vox_clavis::SecretId::VoxTrainProfile).expose().ok();
    let name = normalize_preset_name(preset.or(env_p.as_deref()).unwrap_or(DEFAULT_PRESET));

    let mut p = if name == "auto" {
        if let Some(specs) = load_gpu_specs() {
            if let Some((_name, preset_spec)) =
                TrainingPreset::best_for_vram(&specs.presets, device.vram_mb)
            {
                TrainPresetProfile {
                    rank: 16,
                    alpha: 32.0,
                    seq_len: preset_spec.seq_len,
                    batch_size: preset_spec.batch_size,
                    grad_accum: preset_spec.grad_accum,
                    epochs: 3,
                    warmup: 100,
                    lr: preset_spec.lr,
                }
            } else {
                base_for_name("4080_safe")
            }
        } else {
            base_for_name("4080_safe")
        }
    } else {
        base_for_name(name)
    };

    if let Some(n) = sample_count
        && n < 500
    {
        p.epochs = p.epochs.clamp(2, 5);
        p.warmup = p.warmup.min(50);
    }

    if let Some(r) = overrides.rank {
        p.rank = r;
    }
    if let Some(a) = overrides.alpha {
        p.alpha = a;
    }
    if let Some(s) = overrides.seq_len {
        p.seq_len = s;
    }
    if let Some(b) = overrides.batch_size {
        p.batch_size = b;
    }
    if let Some(g) = overrides.grad_accum {
        p.grad_accum = g;
    }
    if let Some(e) = overrides.epochs {
        p.epochs = e;
    }
    if let Some(w) = overrides.warmup {
        p.warmup = w;
    }
    if let Some(l) = overrides.lr {
        p.lr = l;
    }

    if let Some(class) = detect_qwen_size_class(model_hint.as_deref()) {
        p = apply_qwen_size_ladder_policy(p, class, device.vram_mb);
    }

    let _ = probe_gpu();
    p
}

/// Back-compat alias used in older docs.
pub type DatasetProfile = TrainPresetProfile;

use serde::{Deserialize, Serialize};
use std::collections::HashMap;

/// Top-level structure of `mens/config/gpu-specs.yaml`.
#[derive(Debug, Clone, Serialize, Deserialize)]
pub struct GpuSpecsFile {
    /// GPU name → physical specification.
    pub gpus: HashMap<String, GpuSpec>,
    /// VRAM preset name → training configuration.
    #[serde(default)]
    pub presets: HashMap<String, TrainingPreset>,
}

/// Physical GPU specification loaded from `mens/config/gpu-specs.yaml`.
#[derive(Debug, Clone, Serialize, Deserialize)]
pub struct GpuSpec {
    /// FP16 TFLOPS from vendor datasheet.
    pub fp16_tflops: f64,
    /// VRAM in MB.
    pub vram_mb: u64,
}

/// Training preset configuration — auto-selected by VRAM tier for both local and cloud.
///
/// Defined once in `gpu-specs.yaml`; consumed by both `vox mens train` (local)
/// and cloud dispatch (to set container env vars). This is the SSOT for preset configs.
#[derive(Debug, Clone, Serialize, Deserialize)]
pub struct TrainingPreset {
    /// Sequence length in tokens.
    pub seq_len: usize,
    /// Micro-batch size per gradient step.
    pub batch_size: usize,
    /// Gradient accumulation steps (effective batch = batch_size × grad_accum).
    pub grad_accum: usize,
    /// Learning rate.
    pub lr: f64,
    /// Maximum VRAM in MB this preset can fit. Used to auto-select from local VRAM.
    pub max_vram_mb: u64,
}

impl TrainingPreset {
    /// Select the best preset for the given VRAM amount.
    pub fn best_for_vram(
        presets: &HashMap<String, TrainingPreset>,
        vram_mb: u64,
    ) -> Option<(&str, &TrainingPreset)> {
        presets
            .iter()
            .filter(|(_, p)| p.max_vram_mb <= vram_mb)
            .max_by_key(|(_, p)| p.max_vram_mb)
            .map(|(k, v)| (k.as_str(), v))
    }
}

#[cfg(test)]
mod preset_tests {
    use super::*;

    #[test]
    fn preset_4080_matches_qwen_4080_16g() {
        let a = base_for_name("4080");
        let b = base_for_name("qwen_4080_16g");
        assert_eq!(a.seq_len, b.seq_len);
        assert_eq!(a.batch_size, b.batch_size);
        assert_eq!(a.grad_accum, b.grad_accum);
        assert_eq!(a.rank, b.rank);
        assert_eq!(a.lr, b.lr);
    }

    #[test]
    fn known_presets_include_4080_family() {
        assert!(KNOWN_PRESETS.contains(&"4080"));
        assert!(KNOWN_PRESETS.contains(&"qwen_4080_16g"));
    }

    #[test]
    fn legacy_qwen_aliases_map_to_current_profiles() {
        let small = base_for_name("qwen_small_8g");
        let safe = base_for_name("safe");
        assert_eq!(small.seq_len, safe.seq_len);
        assert_eq!(small.rank, safe.rank);

        let midsize = base_for_name("qwen_rtx3090_24g");
        let p4080 = base_for_name("4080");
        assert_eq!(midsize.seq_len, p4080.seq_len);
        assert_eq!(midsize.rank, p4080.rank);

        let big = base_for_name("qwen_a100_80g");
        let a100 = base_for_name("a100");
        assert_eq!(big.seq_len, a100.seq_len);
        assert_eq!(big.rank, a100.rank);
    }

    #[test]
    fn mobile_edge_preset_is_single_batch() {
        let p = base_for_name("mobile_edge");
        assert_eq!(p.batch_size, 1);
        assert!(p.seq_len <= 512);
        assert!(p.rank <= 32);
    }
}
