hmodule gates {
public:
  gates(input  a[3:0],
        input  b[3:0],
        output y1[3:0],
        output y2[3:0],
        output y3[3:0],
        output y4[3:0],
        output y5[3:0]) {
    /* five different two-input logic gates acting on 4-bit busses */
    __assign(y1 = a & b); 	// AND
    __assign(y2 = a | b); 	// OR
    __assign(y3 = a ^ b); 	// XOR
    __assign(y4 = ~(a & b));	// NAND
    __assign(y5 = ~(a | b));	// NOR
  }
};
