Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_pkg_v1_0_3 -L fifo_generator_v13_2_9 -L lib_fifo_v1_0_18 -L blk_mem_gen_v8_4_7 -L lib_bmg_v1_0_16 -L axi_pcie_v2_9_10 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L axi_amm_bridge_v1_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot full_project_tb_behav xil_defaultlib.full_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2065] size mismatch between entity and component port [/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/pcie_implt/full_project.vhd:34]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/pcie_implt/full_project.vhd:34]
WARNING: [VRFC 10-4940] 'pcie_rp_wrapper' remains a black box since it has no binding entity [/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/pcie_implt/full_project_tb.vhd:92]
WARNING: [VRFC 10-9180] module 'xpm_fifo_rst' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_3.lib_pkg
Compiling package axi_pcie_v2_9_10.axi_pcie_mm_s_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling module xil_defaultlib.glbl
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module axi_amm_bridge_v1_0_19.axi_amm_bridge_v1_0_19_fifo(C_FI...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module axi_amm_bridge_v1_0_19.axi_amm_bridge_v1_0_19_fifo(C_FI...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,US...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module axi_amm_bridge_v1_0_19.axi_amm_bridge_v1_0_19_fifo(C_FI...
Compiling module axi_amm_bridge_v1_0_19.axi_amm_bridge_v1_0_19_full(C_HA...
Compiling module axi_amm_bridge_v1_0_19.axi_amm_bridge_v1_0_19_top(C_HAS...
Compiling module xil_defaultlib.pcie_block_axi_amm_bridge_0_0
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_1QAG0ML [s00_couplers_imp_1qag0ml_default]
Compiling architecture structure of entity xil_defaultlib.pcie_block_axi_interconnect_0_0 [pcie_block_axi_interconnect_0_0_...]
Compiling architecture structure of entity axi_pcie_v2_9_10.register_block [\register_block(c_family="artix7...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_18.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture behavioral of entity axi_pcie_v2_9_10.axi_s_masterbridge_wr [\axi_s_masterbridge_wr(c_family=...]
Compiling architecture behavioral of entity axi_pcie_v2_9_10.axi_mm_masterbridge_wr [\axi_mm_masterbridge_wr(c_family...]
Compiling architecture behavioral of entity axi_pcie_v2_9_10.axi_mm_s_masterbridge_wr [\axi_mm_s_masterbridge_wr(c_fami...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_18.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture behavioral of entity axi_pcie_v2_9_10.axi_s_masterbridge_rd [\axi_s_masterbridge_rd(c_s_axis_...]
Compiling architecture behavioral of entity axi_pcie_v2_9_10.axi_mm_masterbridge_rd [\axi_mm_masterbridge_rd(c_family...]
Compiling architecture behavioral of entity axi_pcie_v2_9_10.axi_mm_s_masterbridge_rd [\axi_mm_s_masterbridge_rd(c_fami...]
Compiling architecture behavioral of entity axi_pcie_v2_9_10.axi_mm_s_masterbridge [\axi_mm_s_masterbridge(c_family=...]
Compiling architecture structure of entity axi_pcie_v2_9_10.axi_slave_write [\axi_slave_write(c_family="artix...]
Compiling architecture structure of entity axi_pcie_v2_9_10.axi_slave_read [\axi_slave_read(c_family="artix7...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_18.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_16.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="a...]
Compiling architecture structure of entity axi_pcie_v2_9_10.slave_write_req_tlp [\slave_write_req_tlp(c_family="a...]
Compiling architecture structure of entity axi_pcie_v2_9_10.slave_read_req_tlp [\slave_read_req_tlp(c_family="ar...]
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_16.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="a...]
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_16.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="a...]
Compiling architecture structure of entity axi_pcie_v2_9_10.slave_read_cpl_tlp [\slave_read_cpl_tlp(c_family="ar...]
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axic_register_s...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axic_register_s...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axic_register_s...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axic_register_s...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_register_sl...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axic_register_s...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_register_sl...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_command_fifo(C_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_a_upsizer(C_S_A...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_w_upsizer(C_S_A...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_a_upsizer(C_S_A...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_r_upsizer(C_S_A...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_upsizer(C_F...
Compiling architecture structure of entity axi_pcie_v2_9_10.slave_bridge [\slave_bridge(c_family="artix7",...]
Compiling architecture structure of entity axi_pcie_v2_9_10.axi_pcie_mm_s [\axi_pcie_mm_s(c_family="artix7"...]
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_rx...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_rx...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_rx...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_rx...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_rx...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_tx...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_tx...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_tx...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_tx...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_cf...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_cf...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_cf...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_cf...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pselect_f(C_AB=...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_address_decoder...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_slave_attachmen...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_lite_ipif(C...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_cf...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_enhanced_to...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module xil_defaultlib.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module xil_defaultlib.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module xil_defaultlib.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module xil_defaultlib.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_pcie_7x_v2_0_2_...
Compiling module xil_defaultlib.axi_pcie_v2_9_10_pcie_7x_v2_0_2(...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_axi_pcie_enhanc...
Compiling module axi_pcie_v2_9_10.axi_pcie_v2_9_10_enhanced_core_t...
Compiling architecture structure of entity axi_pcie_v2_9_10.axi_enhanced_pcie [\axi_enhanced_pcie(bar0_u="11111...]
Compiling architecture structure of entity axi_pcie_v2_9_10.axi_pcie [\axi_pcie(c_family="artix7",c_de...]
Compiling module xil_defaultlib.pcie_block_axi_pcie_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture pcie_block_proc_sys_reset_0_0_arch of entity xil_defaultlib.pcie_block_proc_sys_reset_0_0 [pcie_block_proc_sys_reset_0_0_de...]
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture structure of entity xil_defaultlib.pcie_block [pcie_block_default]
Compiling architecture structure of entity xil_defaultlib.pcie_block_wrapper [pcie_block_wrapper_default]
Compiling architecture register_files_arch of entity xil_defaultlib.register_files [register_files_default]
Compiling architecture full_project_arch of entity xil_defaultlib.full_project [full_project_default]
Compiling architecture full_project_tb_arch of entity xil_defaultlib.full_project_tb
Built simulation snapshot full_project_tb_behav
