INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:17:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.900ns period=3.800ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.900ns period=3.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (clk rise@3.800ns - clk rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.563ns (40.385%)  route 2.307ns (59.615%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.283 - 3.800 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1063, unset)         0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X10Y74         FDRE                                         r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=69, routed)          0.468     1.230    load1/data_tehb/control/sel_prev
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.043     1.273 f  load1/data_tehb/control/expX_c1[7]_i_2/O
                         net (fo=5, routed)           0.314     1.587    load1/data_tehb/control/dataReg_reg[30]
    SLICE_X10Y74         LUT4 (Prop_lut4_I1_O)        0.043     1.630 f  load1/data_tehb/control/newY_c1[22]_i_6/O
                         net (fo=1, routed)           0.097     1.727    load1/data_tehb/control/newY_c1[22]_i_6_n_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.043     1.770 r  load1/data_tehb/control/newY_c1[22]_i_4/O
                         net (fo=6, routed)           0.167     1.937    load1/data_tehb/control/newY_c1[22]_i_4_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.043     1.980 r  load1/data_tehb/control/newY_c1[21]_i_3/O
                         net (fo=65, routed)          0.452     2.432    load1/data_tehb/control/newY_c1[21]_i_3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.043     2.475 r  load1/data_tehb/control/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.296     2.771    addf0/operator/DI[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     3.033 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.033    addf0/operator/ltOp_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.082 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.007     3.089    addf0/operator/ltOp_carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.138 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.138    addf0/operator/ltOp_carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.187 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.187    addf0/operator/ltOp_carry__2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.314 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.334     3.648    load5/data_tehb/control/CO[0]
    SLICE_X8Y76          LUT6 (Prop_lut6_I0_O)        0.130     3.778 r  load5/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.173     3.950    addf0/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X8Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     4.226 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     4.378 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.378    addf0/operator/expDiff_c0[5]
    SLICE_X8Y78          FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.800     3.800 r  
                                                      0.000     3.800 r  clk (IN)
                         net (fo=1063, unset)         0.483     4.283    addf0/operator/clk
    SLICE_X8Y78          FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     4.283    
                         clock uncertainty           -0.035     4.247    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.076     4.323    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.323    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                 -0.055    




