Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: lab5_manual.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab5_manual.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab5_manual"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : lab5_manual
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/SimUAid_Synthesis_Package.vhd" in Library SimUAid_Synthesis_Package.
Architecture simuaid_synthesis_pack of Entity simuaid_synthesis_pack is up to date.
Architecture behavior of Entity and2 is up to date.
Architecture behavior of Entity and3 is up to date.
Architecture behavior of Entity and4 is up to date.
Architecture behavior of Entity and5 is up to date.
Architecture behavior of Entity or2 is up to date.
Architecture behavior of Entity or3 is up to date.
Architecture behavior of Entity or4 is up to date.
Architecture behavior of Entity or5 is up to date.
Architecture behavior of Entity nand2 is up to date.
Architecture behavior of Entity nand3 is up to date.
Architecture behavior of Entity nand4 is up to date.
Architecture behavior of Entity nand5 is up to date.
Architecture behavior of Entity nor2 is up to date.
Architecture behavior of Entity nor3 is up to date.
Architecture behavior of Entity nor4 is up to date.
Architecture behavior of Entity nor5 is up to date.
Architecture behavior of Entity xor2 is up to date.
Architecture behavior of Entity xnor2 is up to date.
Architecture behavior of Entity inverter is up to date.
Architecture behavior of Entity dflipflop is up to date.
Architecture behavior of Entity jkflipflop is up to date.
Architecture behavior of Entity counter is up to date.
Architecture behavior of Entity loadablecounter is up to date.
Architecture behavior of Entity nbitregister is up to date.
Architecture behavior of Entity nbitadder is up to date.
Architecture behavior of Entity nwidemux is up to date.
Architecture behavior of Entity shiftregls is up to date.
Architecture behavior of Entity shiftregrs is up to date.
Architecture behavior of Entity shiftregbidir is up to date.
Architecture behavior of Entity nbittristate is up to date.
Architecture behavior of Entity complementer is up to date.
Architecture behavior of Entity fulladder is up to date.
Architecture behavior of Entity decoder_2_to_4 is up to date.
Architecture behavior of Entity decoder_3_to_8 is up to date.
Architecture behavior of Entity mux_2_to_1 is up to date.
Architecture behavior of Entity mux_4_to_1 is up to date.
Architecture behavior of Entity mux_8_to_1 is up to date.
Architecture behavior of Entity tristatebuf is up to date.
Compiling vhdl file "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/lab5_manual.vhd" in Library work.
Architecture structure of Entity lab5_manual is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab5_manual> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <Dflipflop> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <inverter> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <or2> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <and3> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <or3> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <and2> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <and4> in library <SimUAid_synthesis_Package> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab5_manual> in library <work> (Architecture <structure>).
Entity <lab5_manual> analyzed. Unit <lab5_manual> generated.

Analyzing Entity <Dflipflop> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <Dflipflop> analyzed. Unit <Dflipflop> generated.

Analyzing Entity <inverter> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <inverter> analyzed. Unit <inverter> generated.

Analyzing Entity <or2> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <or2> analyzed. Unit <or2> generated.

Analyzing Entity <and3> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <and3> analyzed. Unit <and3> generated.

Analyzing Entity <or3> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <or3> analyzed. Unit <or3> generated.

Analyzing Entity <and2> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <and2> analyzed. Unit <and2> generated.

Analyzing Entity <and4> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <and4> analyzed. Unit <and4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Dflipflop>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/SimUAid_Synthesis_Package.vhd".
    Found 1-bit register for signal <Q_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Dflipflop> synthesized.


Synthesizing Unit <inverter>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/SimUAid_Synthesis_Package.vhd".
Unit <inverter> synthesized.


Synthesizing Unit <or2>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/SimUAid_Synthesis_Package.vhd".
Unit <or2> synthesized.


Synthesizing Unit <and3>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/SimUAid_Synthesis_Package.vhd".
Unit <and3> synthesized.


Synthesizing Unit <or3>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/SimUAid_Synthesis_Package.vhd".
Unit <or3> synthesized.


Synthesizing Unit <and2>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/SimUAid_Synthesis_Package.vhd".
Unit <and2> synthesized.


Synthesizing Unit <and4>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/SimUAid_Synthesis_Package.vhd".
Unit <and4> synthesized.


Synthesizing Unit <lab5_manual>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/lab5_manual.vhd".
Unit <lab5_manual> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:79 - Model 'and2' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'and21'
WARNING:Xst:79 - Model 'and3' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'and31'
WARNING:Xst:79 - Model 'and4' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'and41'
WARNING:Xst:79 - Model 'or2' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'or21'
WARNING:Xst:79 - Model 'or3' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'or31'

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab5_manual> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab5_manual, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab5_manual.ngr
Top Level Output File Name         : lab5_manual
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 4
#      LUT3                        : 2
#      LUT4                        : 2
# FlipFlops/Latches                : 3
#      FDCP                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 3
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                        2  out of   1920     0%  
 Number of Slice Flip Flops:              3  out of   3840     0%  
 Number of 4 input LUTs:                  4  out of   3840     0%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    173     4%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 3     |
SET                                | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.234ns (Maximum Frequency: 447.658MHz)
   Minimum input arrival time before clock: 2.444ns
   Maximum output required time after clock: 7.773ns
   Maximum combinational path delay: 7.733ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.234ns (frequency: 447.658MHz)
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Delay:               2.234ns (Levels of Logic = 1)
  Source:            VHDL_Device_0/Q_int (FF)
  Destination:       VHDL_Device_2/Q_int (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: VHDL_Device_0/Q_int to VHDL_Device_2/Q_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             5   0.626   0.953  VHDL_Device_0/Q_int (VHDL_Device_0/Q_int)
     LUT3:I1->O            1   0.479   0.000  VHDL_Device_10/C1 (D3)
     FDCP:D                    0.176          VHDL_Device_2/Q_int
    ----------------------------------------
    Total                      2.234ns (1.281ns logic, 0.953ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.444ns (Levels of Logic = 2)
  Source:            X (PAD)
  Destination:       VHDL_Device_2/Q_int (FF)
  Destination Clock: CLK rising

  Data Path: X to VHDL_Device_2/Q_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.715   1.074  X_IBUF (X_IBUF)
     LUT3:I0->O            1   0.479   0.000  VHDL_Device_7/D1 (D2)
     FDCP:D                    0.176          VHDL_Device_1/Q_int
    ----------------------------------------
    Total                      2.444ns (1.370ns logic, 1.074ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              7.773ns (Levels of Logic = 2)
  Source:            VHDL_Device_0/Q_int (FF)
  Destination:       Z (PAD)
  Source Clock:      CLK rising

  Data Path: VHDL_Device_0/Q_int to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             5   0.626   1.078  VHDL_Device_0/Q_int (VHDL_Device_0/Q_int)
     LUT4:I0->O            1   0.479   0.681  VHDL_Device_11/E1 (Z_OBUF)
     OBUF:I->O                 4.909          Z_OBUF (Z)
    ----------------------------------------
    Total                      7.773ns (6.014ns logic, 1.759ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.733ns (Levels of Logic = 3)
  Source:            X (PAD)
  Destination:       Z (PAD)

  Data Path: X to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.715   0.949  X_IBUF (X_IBUF)
     LUT4:I1->O            1   0.479   0.681  VHDL_Device_11/E1 (Z_OBUF)
     OBUF:I->O                 4.909          Z_OBUF (Z)
    ----------------------------------------
    Total                      7.733ns (6.103ns logic, 1.630ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.49 secs
 
--> 

Total memory usage is 254396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

