; Formal verification proof - SCLBool with Bool Specification of test_netlist_4+2x2MAC.txt (with 2 stages)
(set-logic QF_BV)

(declare-fun Xi0 () (_ BitVec 2))
(declare-fun Xi1 () (_ BitVec 2))
(declare-fun Xi2 () (_ BitVec 2))
(declare-fun Xi3 () (_ BitVec 2))
(declare-fun Xi4 () (_ BitVec 2))
(declare-fun Xi5 () (_ BitVec 2))
(declare-fun Xi6 () (_ BitVec 2))
(declare-fun Xi7 () (_ BitVec 2))
(declare-fun Xi8 () (_ BitVec 2))
(declare-fun Xi9 () (_ BitVec 2))

(declare-fun Yi0 () (_ BitVec 2))
(declare-fun Yi1 () (_ BitVec 2))
(declare-fun Yi2 () (_ BitVec 2))
(declare-fun Yi3 () (_ BitVec 2))
(declare-fun Yi4 () (_ BitVec 2))
(declare-fun Yi5 () (_ BitVec 2))
(declare-fun Yi6 () (_ BitVec 2))
(declare-fun Yi7 () (_ BitVec 2))
(declare-fun Yi8 () (_ BitVec 2))
(declare-fun Yi9 () (_ BitVec 2))

(declare-fun acci0 () (_ BitVec 2))
(declare-fun acci1 () (_ BitVec 2))
(declare-fun acci2 () (_ BitVec 2))
(declare-fun acci3 () (_ BitVec 2))
(declare-fun acci4 () (_ BitVec 2))
(declare-fun acci5 () (_ BitVec 2))
(declare-fun acci6 () (_ BitVec 2))
(declare-fun acci7 () (_ BitVec 2))
(declare-fun acci8 () (_ BitVec 2))
(declare-fun acci9 () (_ BitVec 2))
(declare-fun acci10 () (_ BitVec 2))
(declare-fun acci11 () (_ BitVec 2))
(declare-fun acci12 () (_ BitVec 2))
(declare-fun acci13 () (_ BitVec 2))
(declare-fun acci14 () (_ BitVec 2))
(declare-fun acci15 () (_ BitVec 2))
(declare-fun acci16 () (_ BitVec 2))
(declare-fun acci17 () (_ BitVec 2))
(declare-fun acci18 () (_ BitVec 2))
(declare-fun acci19 () (_ BitVec 2))

(declare-fun reset () (_ BitVec 1))
(declare-fun Ki0 () (_ BitVec 1))
(declare-fun Ki1 () (_ BitVec 1))
(declare-fun Gc_0 () (_ BitVec 1))
(declare-fun cs0 () (_ BitVec 2))
(declare-fun cs1 () (_ BitVec 2))

(declare-fun o_sync () (_ BitVec 20))
(declare-fun o_ncl () (_ BitVec 20))
(declare-fun i_x () (_ BitVec 10))
(declare-fun i_y () (_ BitVec 10))
(declare-fun i_acc () (_ BitVec 20))
(declare-fun o_z () (_ BitVec 20))

; NCL Gate Boolean Function - TH12: (A + B)
(define-fun th12 ((a (_ BitVec 1)) (b (_ BitVec 1)) (gl (_ BitVec 1)) ) (_ BitVec 1)
    (bvor a b)
)
; NCL Gate Boolean Function - TH22: (AB)
(define-fun th22 ((a (_ BitVec 1)) (b (_ BitVec 1)) (gl (_ BitVec 1)) ) (_ BitVec 1)
	(bvand a b)
)
; NCL Gate Boolean Function - TH23: (AB + AC + BC)
(define-fun th23 ((a (_ BitVec 1)) (b (_ BitVec 1)) (c (_ BitVec 1)) (gl (_ BitVec 1)) ) (_ BitVec 1)
	(bvor (bvand a b) (bvor (bvand a c) (bvand b c)) )
)
; NCL Gate Boolean Function - THand0: (AB + BC + AD)
(define-fun thand0 ((a (_ BitVec 1)) (b (_ BitVec 1)) (c (_ BitVec 1)) (d (_ BitVec 1)) (gl (_ BitVec 1))) (_ BitVec 1)
	(bvor (bvand a b) (bvor (bvand b c) (bvand a d)) )
)
; NCL Gate Boolean Function - TH24comp: (AC + BC + AD + BD)
(define-fun th24comp ((a (_ BitVec 1)) (b (_ BitVec 1)) (c (_ BitVec 1)) (d (_ BitVec 1)) (gl (_ BitVec 1))) (_ BitVec 1)
	(bvor (bvand a c) (bvor (bvand b c) (bvor (bvand a d) (bvand b d)) ) )
)
; NCL Gate Boolean Function - TH34w2: (AB + AC + AD + BCD)
(define-fun th34w2 ((a (_ BitVec 1)) (b (_ BitVec 1)) (c (_ BitVec 1)) (d (_ BitVec 1)) (gl (_ BitVec 1))) (_ BitVec 1)
	(bvor (bvand a b) (bvor (bvand a c) (bvor (bvand a d) (bvand b (bvand c d)) ) ) )
)
; Extract Function of rail0 of a dual rail signal
(define-fun rail0 ((a (_ BitVec 2))) (_ BitVec 1)
    ((_ extract 0 0) a)
)

; Extract Function rail1 of a dual rail signal
(define-fun rail1 ((a (_ BitVec 2))) (_ BitVec 1)
    ((_ extract 1 1) a)
)
; Extract Function Ko output of a register
(define-fun Ko_op ((a (_ BitVec 3))) (_ BitVec 1)
    ((_ extract 2 2) a)
)
; Extract Function data output of a register Q1Q0
(define-fun data_op ((a (_ BitVec 3))) (_ BitVec 2)
    ((_ extract 1 0) a)
)

; NCL reset-to-NULL register Function
(define-fun Reg_NULL ((D (_ BitVec 2)) (Ki (_ BitVec 1)) (reset (_ BitVec 1)) (cs (_ BitVec 2))) (_ BitVec 2)
	(ite (= reset (_ bv0 1))
				(ite (= Ki (_ bv1 1)) D cs )
		(_ bv0 2)
	)
)

; NCL reset-to-DATA0 register Function
(define-fun Reg_DATA0 ((D (_ BitVec 2)) (Ki (_ BitVec 1)) (reset (_ BitVec 1)) (cs (_ BitVec 2))) (_ BitVec 2)
	(ite (= reset (_ bv0 1))
				(ite (= Ki (_ bv1 1)) D cs )
		(_ bv1 2)
	)
)

; sync reset-to-0 register Function
(define-fun sync_Reg0 ((D (_ BitVec 1)) (enable (_ BitVec 1)) (reset (_ BitVec 1)) (cs (_ BitVec 1))) (_ BitVec 1)
	(ite (= reset (_ bv0 1))
		(ite (= enable (_ bv1 1))
			D cs)
		(_ bv0 1)
	)
)

; NCL Full-Adder
; The output will be concatenated as follows:        | variable - S1, S0, Cout1, Cout0
;                                                    |      bit -  3,  2,     1,     0
; The last gate values (gl) will be used as follows: | variable -        gl_3,        gl_2,         gl_1,         gl_0
;                                                    |     gate - th23 rail 0, th23 rail 1, th35w2 rail0, th35w2 rail1
(define-fun ncl_fa ((x (_ BitVec 2)) (y (_ BitVec 2)) (cin (_ BitVec 2)) (gl (_ BitVec 1))) (_ BitVec 4)
    (let
        (
            (gn_0 (th23 (rail0 x) (rail0 y) (rail0 cin) gl))
            (gn_1 (th23 (rail1 x) (rail1 y) (rail1 cin) gl))
        )
    (let
        (
            (gn_2 (th34w2 gn_1 (rail0 x) (rail0 y) (rail0 cin) gl))
            (gn_3 (th34w2 gn_0 (rail1 x) (rail1 y) (rail1 cin) gl))
        )
    (concat gn_3 gn_2 gn_1 gn_0)))
)

; NCL Half-Adder
; The output will be concatenated as follows:        | variable - S1, S0, Cout1, Cout0
;                                                    |      bit -  3,  2,     1,     0
; The last gate values (gl) will be used as follows: | variable -      gl_3,      gl_2, gl_1, gl_0
;                                                    |     gate - th24comp0, th24comp1, th12, th22
(define-fun ncl_ha ((x (_ BitVec 2)) (y (_ BitVec 2)) (gl (_ BitVec 1))) (_ BitVec 4)
    (concat
        (th24comp (rail0 y) (rail0 x) (rail1 y) (rail1 x) gl)
        (th24comp (rail0 y) (rail1 x) (rail0 x) (rail1 y) gl)
        (th22 (rail1 y) (rail1 x) gl)
        (th12 (rail0 y) (rail0 x) gl))
)

; sync Half-Adder Function - carry
(define-fun sync_HA_carry ((x (_ BitVec 1)) (y (_ BitVec 1))) (_ BitVec 1)
	(bvand x y)
)

; sync Half-Adder Function - sum
(define-fun sync_HA_sum ((x (_ BitVec 1)) (y (_ BitVec 1))) (_ BitVec 1)
	(bvxor x y)
)

; sync Full-Adder Function - carry
(define-fun sync_FA_carry ((x (_ BitVec 1)) (y (_ BitVec 1)) (cin (_ BitVec 1))) (_ BitVec 1)
	(bvor (bvand cin (bvxor x y)) (bvand x y))
)

; sync Full-Adder Function - sum
(define-fun sync_FA_sum((x (_ BitVec 1)) (y (_ BitVec 1)) (cin (_ BitVec 1))) (_ BitVec 1)
	(bvxor cin (bvxor x y))
)

; Determine if the dual rail signal is null (0b00)
(define-fun nullp ((a (_ BitVec 2))) (Bool)
    (= (_ bv0 2) a)
)
; Determine if the dual rail signal is data (0b01 OR 0b10)
(define-fun datap ((a (_ BitVec 2))) (Bool)
    (or
        (= (_ bv1 2) a)
        (= (_ bv2 2) a)
    )
)

; SAT/UNSAT assertion for test_netlist_12+6x6MAC.txt
(assert
	(not
		(let
			(
				(X0 (Reg_NULL Xi0 Ki0 reset cs0))
				(X1 (Reg_NULL Xi1 Ki0 reset cs0))
				(X2 (Reg_NULL Xi2 Ki0 reset cs0))
				(X3 (Reg_NULL Xi3 Ki0 reset cs0))
				(X4 (Reg_NULL Xi4 Ki0 reset cs0))
				(X5 (Reg_NULL Xi5 Ki0 reset cs0))
				(X6 (Reg_NULL Xi6 Ki0 reset cs0))
				(X7 (Reg_NULL Xi7 Ki0 reset cs0))
				(X8 (Reg_NULL Xi8 Ki0 reset cs0))
				(X9 (Reg_NULL Xi9 Ki0 reset cs0))
				(Y0 (Reg_NULL Yi0 Ki0 reset cs0))
				(Y1 (Reg_NULL Yi1 Ki0 reset cs0))
				(Y2 (Reg_NULL Yi2 Ki0 reset cs0))
				(Y3 (Reg_NULL Yi3 Ki0 reset cs0))
				(Y4 (Reg_NULL Yi4 Ki0 reset cs0))
				(Y5 (Reg_NULL Yi5 Ki0 reset cs0))
				(Y6 (Reg_NULL Yi6 Ki0 reset cs0))
				(Y7 (Reg_NULL Yi7 Ki0 reset cs0))
				(Y8 (Reg_NULL Yi8 Ki0 reset cs0))
				(Y9 (Reg_NULL Yi9 Ki0 reset cs0))
				(ACC0 (Reg_NULL acci0 Ki0 reset cs0))
				(ACC1 (Reg_NULL acci1 Ki0 reset cs0))
				(ACC2 (Reg_NULL acci2 Ki0 reset cs0))
				(ACC3 (Reg_NULL acci3 Ki0 reset cs0))
				(ACC4 (Reg_NULL acci4 Ki0 reset cs0))
				(ACC5 (Reg_NULL acci5 Ki0 reset cs0))
				(ACC6 (Reg_NULL acci6 Ki0 reset cs0))
				(ACC7 (Reg_NULL acci7 Ki0 reset cs0))
				(ACC8 (Reg_NULL acci8 Ki0 reset cs0))
				(ACC9 (Reg_NULL acci9 Ki0 reset cs0))
				(ACC10 (Reg_NULL acci10 Ki0 reset cs0))
				(ACC11 (Reg_NULL acci11 Ki0 reset cs0))
				(ACC12 (Reg_NULL acci12 Ki0 reset cs0))
				(ACC13 (Reg_NULL acci13 Ki0 reset cs0))
				(ACC14 (Reg_NULL acci14 Ki0 reset cs0))
				(ACC15 (Reg_NULL acci15 Ki0 reset cs0))
				(ACC16 (Reg_NULL acci16 Ki0 reset cs0))
				(ACC17 (Reg_NULL acci17 Ki0 reset cs0))
				(ACC18 (Reg_NULL acci18 Ki0 reset cs0))
				(ACC19 (Reg_NULL acci19 Ki0 reset cs0))
			)
		(let
			(
				(and2x5_1 (th22 (rail1 X2) (rail1 Y5) Gc_0))
				(and2x5_0 (th12 (rail0 X2) (rail0 Y5) Gc_0))
				(and0x5_1 (th22 (rail1 X0) (rail1 Y5) Gc_0))
				(and0x5_0 (th12 (rail0 X0) (rail0 Y5) Gc_0))
				(and2x3_1 (th22 (rail1 X2) (rail1 Y3) Gc_0))
				(and2x3_0 (th12 (rail0 X2) (rail0 Y3) Gc_0))
				(and8x7_1 (th22 (rail1 X8) (rail1 Y7) Gc_0))
				(and8x7_0 (th12 (rail0 X8) (rail0 Y7) Gc_0))
				(and7x1_0 (th12 (rail0 X7) (rail0 Y1) Gc_0))
				(and7x1_1 (th22 (rail1 X7) (rail1 Y1) Gc_0))
				(and2x1_1 (th22 (rail1 X2) (rail1 Y1) Gc_0))
				(and2x1_0 (th12 (rail0 X2) (rail0 Y1) Gc_0))
				(and8x0_0 (th12 (rail0 X8) (rail0 Y0) Gc_0))
				(and8x0_1 (th22 (rail1 X8) (rail1 Y0) Gc_0))
				(and0x7_1 (th22 (rail1 X0) (rail1 Y7) Gc_0))
				(and0x7_0 (th12 (rail0 X0) (rail0 Y7) Gc_0))
				(and8x2_0 (th12 (rail0 X8) (rail0 Y2) Gc_0))
				(and1x3_1 (th22 (rail1 X1) (rail1 Y3) Gc_0))
				(and5x2_1 (th22 (rail1 X5) (rail1 Y2) Gc_0))
				(and5x2_0 (th12 (rail0 X5) (rail0 Y2) Gc_0))
				(and8x4_0 (th12 (rail0 X8) (rail0 Y4) Gc_0))
				(and8x4_1 (th22 (rail1 X8) (rail1 Y4) Gc_0))
				(and4x4_0 (thand0 (rail0 Y4) (rail0 X4) (rail1 Y4) (rail1 X4) Gc_0))
				(and4x4_1 (th22 (rail1 X4) (rail1 Y4) Gc_0))
				(and3x4_1 (th22 (rail1 X3) (rail1 Y4) Gc_0))
				(and3x4_0 (th12 (rail0 X3) (rail0 Y4) Gc_0))
				(and4x6_0 (th12 (rail0 X4) (rail0 Y6) Gc_0))
				(and4x6_1 (th22 (rail1 X4) (rail1 Y6) Gc_0))
				(and6x1_1 (th22 (rail1 X6) (rail1 Y1) Gc_0))
				(and6x1_0 (th12 (rail0 X6) (rail0 Y1) Gc_0))
				(and4x8_0 (th12 (rail0 X4) (rail0 Y8) Gc_0))
				(and4x8_1 (th22 (rail1 X4) (rail1 Y8) Gc_0))
				(and4x0_0 (th12 (rail0 X4) (rail0 Y0) Gc_0))
				(and4x0_1 (th22 (rail1 X4) (rail1 Y0) Gc_0))
				(and2x7_1 (th22 (rail1 X2) (rail1 Y7) Gc_0))
				(and2x7_0 (th12 (rail0 X2) (rail0 Y7) Gc_0))
				(and3x8_1 (th22 (rail1 X3) (rail1 Y8) Gc_0))
				(and3x8_0 (th12 (rail0 X3) (rail0 Y8) Gc_0))
				(and0x8_0 (th12 (rail0 X0) (rail0 Y8) Gc_0))
				(and0x8_1 (th22 (rail1 X0) (rail1 Y8) Gc_0))
				(and0x6_1 (th22 (rail1 X0) (rail1 Y6) Gc_0))
				(and4x2_0 (th12 (rail0 X4) (rail0 Y2) Gc_0))
				(and4x2_1 (th22 (rail1 X4) (rail1 Y2) Gc_0))
				(and1x4_1 (th22 (rail1 X1) (rail1 Y4) Gc_0))
				(and1x4_0 (th12 (rail0 X1) (rail0 Y4) Gc_0))
				(and0x2_0 (th12 (rail0 X0) (rail0 Y2) Gc_0))
				(and0x2_1 (th22 (rail1 X0) (rail1 Y2) Gc_0))
				(and1x1_0 (thand0 (rail0 Y1) (rail0 X1) (rail1 Y1) (rail1 X1) Gc_0))
				(and6x9_1 (th22 (rail1 X6) (rail1 Y9) Gc_0))
				(and6x9_0 (th12 (rail0 X6) (rail0 Y9) Gc_0))
				(and0x4_0 (th12 (rail0 X0) (rail0 Y4) Gc_0))
				(and0x4_1 (th22 (rail1 X0) (rail1 Y4) Gc_0))
				(and8x6_0 (th12 (rail0 X8) (rail0 Y6) Gc_0))
				(and8x6_1 (th22 (rail1 X8) (rail1 Y6) Gc_0))
				(and6x7_1 (th22 (rail1 X6) (rail1 Y7) Gc_0))
				(and6x7_0 (th12 (rail0 X6) (rail0 Y7) Gc_0))
				(and1x6_1 (th22 (rail1 X1) (rail1 Y6) Gc_0))
				(and1x6_0 (th12 (rail0 X1) (rail0 Y6) Gc_0))
				(and8x8_0 (thand0 (rail0 Y8) (rail0 X8) (rail1 Y8) (rail1 X8) Gc_0))
				(and8x8_1 (th22 (rail1 X8) (rail1 Y8) Gc_0))
				(and8x9_1 (th22 (rail1 X8) (rail1 Y9) Gc_0))
				(and6x5_1 (th22 (rail1 X6) (rail1 Y5) Gc_0))
				(and6x5_0 (th12 (rail0 X6) (rail0 Y5) Gc_0))
				(and1x8_1 (th22 (rail1 X1) (rail1 Y8) Gc_0))
				(and1x8_0 (th12 (rail0 X1) (rail0 Y8) Gc_0))
				(and0x6_0 (th12 (rail0 X0) (rail0 Y6) Gc_0))
				(and8x9_0 (th12 (rail0 X8) (rail0 Y9) Gc_0))
				(and6x3_1 (th22 (rail1 X6) (rail1 Y3) Gc_0))
				(and6x3_0 (th12 (rail0 X6) (rail0 Y3) Gc_0))
				(and6x2_0 (th12 (rail0 X6) (rail0 Y2) Gc_0))
				(and6x2_1 (th22 (rail1 X6) (rail1 Y2) Gc_0))
				(and5x6_1 (th22 (rail1 X5) (rail1 Y6) Gc_0))
				(and5x6_0 (th12 (rail0 X5) (rail0 Y6) Gc_0))
				(and4x7_1 (th22 (rail1 X4) (rail1 Y7) Gc_0))
				(and4x7_0 (th12 (rail0 X4) (rail0 Y7) Gc_0))
				(and5x0_1 (th22 (rail1 X5) (rail1 Y0) Gc_0))
				(and5x0_0 (th12 (rail0 X5) (rail0 Y0) Gc_0))
				(and4x1_1 (th22 (rail1 X4) (rail1 Y1) Gc_0))
				(and4x1_0 (th12 (rail0 X4) (rail0 Y1) Gc_0))
				(Z0_1 (th22 (rail1 X0) (rail1 Y0) Gc_0))
				(Z0_0 (thand0 (rail0 Y0) (rail0 X0) (rail1 Y0) (rail1 X0) Gc_0))
				(and1x3_0 (th12 (rail0 X1) (rail0 Y3) Gc_0))
				(and6x0_0 (th12 (rail0 X6) (rail0 Y0) Gc_0))
				(and6x0_1 (th22 (rail1 X6) (rail1 Y0) Gc_0))
				(and2x0_0 (th12 (rail0 X2) (rail0 Y0) Gc_0))
				(and2x0_1 (th22 (rail1 X2) (rail1 Y0) Gc_0))
				(and1x0_1 (th22 (rail1 X1) (rail1 Y0) Gc_0))
				(and1x0_0 (th12 (rail0 X1) (rail0 Y0) Gc_0))
				(and2x6_0 (th12 (rail0 X2) (rail0 Y6) Gc_0))
				(and2x6_1 (th22 (rail1 X2) (rail1 Y6) Gc_0))
				(and1x2_1 (th22 (rail1 X1) (rail1 Y2) Gc_0))
				(and1x2_0 (th12 (rail0 X1) (rail0 Y2) Gc_0))
				(and9x1_0 (th12 (rail0 X9) (rail0 Y1) Gc_0))
				(and9x1_1 (th22 (rail1 X9) (rail1 Y1) Gc_0))
				(and4x3_1 (th22 (rail1 X4) (rail1 Y3) Gc_0))
				(and4x3_0 (th12 (rail0 X4) (rail0 Y3) Gc_0))
				(and8x2_1 (th22 (rail1 X8) (rail1 Y2) Gc_0))
				(and1x5_0 (th12 (rail0 X1) (rail0 Y5) Gc_0))
				(and1x5_1 (th22 (rail1 X1) (rail1 Y5) Gc_0))
				(and7x6_1 (th22 (rail1 X7) (rail1 Y6) Gc_0))
				(and7x6_0 (th12 (rail0 X7) (rail0 Y6) Gc_0))
				(and6x8_0 (th12 (rail0 X6) (rail0 Y8) Gc_0))
				(and6x8_1 (th22 (rail1 X6) (rail1 Y8) Gc_0))
				(and7x4_1 (th22 (rail1 X7) (rail1 Y4) Gc_0))
				(and7x4_0 (th12 (rail0 X7) (rail0 Y4) Gc_0))
				(and6x6_0 (thand0 (rail0 Y6) (rail0 X6) (rail1 Y6) (rail1 X6) Gc_0))
				(and6x6_1 (th22 (rail1 X6) (rail1 Y6) Gc_0))
				(and1x7_0 (th12 (rail0 X1) (rail0 Y7) Gc_0))
				(and1x7_1 (th22 (rail1 X1) (rail1 Y7) Gc_0))
				(and9x9_0 (thand0 (rail0 Y9) (rail0 X9) (rail1 Y9) (rail1 X9) Gc_0))
				(and9x9_1 (th22 (rail1 X9) (rail1 Y9) Gc_0))
				(and7x2_1 (th22 (rail1 X7) (rail1 Y2) Gc_0))
				(and7x2_0 (th12 (rail0 X7) (rail0 Y2) Gc_0))
				(and6x4_0 (th12 (rail0 X6) (rail0 Y4) Gc_0))
				(and6x4_1 (th22 (rail1 X6) (rail1 Y4) Gc_0))
				(and5x4_1 (th22 (rail1 X5) (rail1 Y4) Gc_0))
				(and5x4_0 (th12 (rail0 X5) (rail0 Y4) Gc_0))
				(and1x9_0 (th12 (rail0 X1) (rail0 Y9) Gc_0))
				(and4x5_1 (th22 (rail1 X4) (rail1 Y5) Gc_0))
				(and4x5_0 (th12 (rail0 X4) (rail0 Y5) Gc_0))
				(and1x9_1 (th22 (rail1 X1) (rail1 Y9) Gc_0))
				(and9x3_0 (th12 (rail0 X9) (rail0 Y3) Gc_0))
				(and9x3_1 (th22 (rail1 X9) (rail1 Y3) Gc_0))
				(and5x7_0 (th12 (rail0 X5) (rail0 Y7) Gc_0))
				(and5x7_1 (th22 (rail1 X5) (rail1 Y7) Gc_0))
				(and9x5_0 (th12 (rail0 X9) (rail0 Y5) Gc_0))
				(and9x5_1 (th22 (rail1 X9) (rail1 Y5) Gc_0))
				(and2x4_0 (th12 (rail0 X2) (rail0 Y4) Gc_0))
				(and7x8_1 (th22 (rail1 X7) (rail1 Y8) Gc_0))
				(and7x8_0 (th12 (rail0 X7) (rail0 Y8) Gc_0))
				(and5x1_0 (th12 (rail0 X5) (rail0 Y1) Gc_0))
				(and5x1_1 (th22 (rail1 X5) (rail1 Y1) Gc_0))
				(and2x4_1 (th22 (rail1 X2) (rail1 Y4) Gc_0))
				(and3x3_0 (thand0 (rail0 Y3) (rail0 X3) (rail1 Y3) (rail1 X3) Gc_0))
				(and3x3_1 (th22 (rail1 X3) (rail1 Y3) Gc_0))
				(and5x9_0 (th12 (rail0 X5) (rail0 Y9) Gc_0))
				(and5x9_1 (th22 (rail1 X5) (rail1 Y9) Gc_0))
				(and3x1_0 (th12 (rail0 X3) (rail0 Y1) Gc_0))
				(and3x1_1 (th22 (rail1 X3) (rail1 Y1) Gc_0))
				(and9x0_1 (th22 (rail1 X9) (rail1 Y0) Gc_0))
				(and9x0_0 (th12 (rail0 X9) (rail0 Y0) Gc_0))
				(and9x7_0 (th12 (rail0 X9) (rail0 Y7) Gc_0))
				(and9x7_1 (th22 (rail1 X9) (rail1 Y7) Gc_0))
				(and3x7_0 (th12 (rail0 X3) (rail0 Y7) Gc_0))
				(and3x7_1 (th22 (rail1 X3) (rail1 Y7) Gc_0))
				(and9x2_1 (th22 (rail1 X9) (rail1 Y2) Gc_0))
				(and9x2_0 (th12 (rail0 X9) (rail0 Y2) Gc_0))
				(and2x2_1 (th22 (rail1 X2) (rail1 Y2) Gc_0))
				(and1x1_1 (th22 (rail1 X1) (rail1 Y1) Gc_0))
				(and7x0_1 (th22 (rail1 X7) (rail1 Y0) Gc_0))
				(and7x0_0 (th12 (rail0 X7) (rail0 Y0) Gc_0))
				(and8x1_1 (th22 (rail1 X8) (rail1 Y1) Gc_0))
				(and8x1_0 (th12 (rail0 X8) (rail0 Y1) Gc_0))
				(and7x7_0 (thand0 (rail0 Y7) (rail0 X7) (rail1 Y7) (rail1 X7) Gc_0))
				(and7x7_1 (th22 (rail1 X7) (rail1 Y7) Gc_0))
				(and8x3_1 (th22 (rail1 X8) (rail1 Y3) Gc_0))
				(and8x3_0 (th12 (rail0 X8) (rail0 Y3) Gc_0))
				(and9x8_1 (th22 (rail1 X9) (rail1 Y8) Gc_0))
				(and9x8_0 (th12 (rail0 X9) (rail0 Y8) Gc_0))
				(and7x5_0 (th12 (rail0 X7) (rail0 Y5) Gc_0))
				(and7x5_1 (th22 (rail1 X7) (rail1 Y5) Gc_0))
				(and0x1_1 (th22 (rail1 X0) (rail1 Y1) Gc_0))
				(and0x1_0 (th12 (rail0 X0) (rail0 Y1) Gc_0))
				(and8x5_1 (th22 (rail1 X8) (rail1 Y5) Gc_0))
				(and8x5_0 (th12 (rail0 X8) (rail0 Y5) Gc_0))
				(and3x9_1 (th22 (rail1 X3) (rail1 Y9) Gc_0))
				(and5x3_0 (th12 (rail0 X5) (rail0 Y3) Gc_0))
				(and5x3_1 (th22 (rail1 X5) (rail1 Y3) Gc_0))
				(and7x3_0 (th12 (rail0 X7) (rail0 Y3) Gc_0))
				(and7x3_1 (th22 (rail1 X7) (rail1 Y3) Gc_0))
				(and0x3_1 (th22 (rail1 X0) (rail1 Y3) Gc_0))
				(and0x3_0 (th12 (rail0 X0) (rail0 Y3) Gc_0))
				(and5x5_0 (thand0 (rail0 Y5) (rail0 X5) (rail1 Y5) (rail1 X5) Gc_0))
				(and5x5_1 (th22 (rail1 X5) (rail1 Y5) Gc_0))
				(and9x4_1 (th22 (rail1 X9) (rail1 Y4) Gc_0))
				(and9x4_0 (th12 (rail0 X9) (rail0 Y4) Gc_0))
				(and4x9_1 (th22 (rail1 X4) (rail1 Y9) Gc_0))
				(and4x9_0 (th12 (rail0 X4) (rail0 Y9) Gc_0))
				(and3x2_1 (th22 (rail1 X3) (rail1 Y2) Gc_0))
				(and3x2_0 (th12 (rail0 X3) (rail0 Y2) Gc_0))
				(and3x5_0 (th12 (rail0 X3) (rail0 Y5) Gc_0))
				(and3x5_1 (th22 (rail1 X3) (rail1 Y5) Gc_0))
				(and5x8_1 (th22 (rail1 X5) (rail1 Y8) Gc_0))
				(and5x8_0 (th12 (rail0 X5) (rail0 Y8) Gc_0))
				(and2x8_0 (th12 (rail0 X2) (rail0 Y8) Gc_0))
				(and2x8_1 (th22 (rail1 X2) (rail1 Y8) Gc_0))
				(and7x9_0 (th12 (rail0 X7) (rail0 Y9) Gc_0))
				(and7x9_1 (th22 (rail1 X7) (rail1 Y9) Gc_0))
				(and3x0_1 (th22 (rail1 X3) (rail1 Y0) Gc_0))
				(and3x0_0 (th12 (rail0 X3) (rail0 Y0) Gc_0))
				(and0x9_1 (th22 (rail1 X0) (rail1 Y9) Gc_0))
				(and0x9_0 (th12 (rail0 X0) (rail0 Y9) Gc_0))
				(and9x6_1 (th22 (rail1 X9) (rail1 Y6) Gc_0))
				(and9x6_0 (th12 (rail0 X9) (rail0 Y6) Gc_0))
				(and2x9_1 (th22 (rail1 X2) (rail1 Y9) Gc_0))
				(and2x2_0 (thand0 (rail0 Y2) (rail0 X2) (rail1 Y2) (rail1 X2) Gc_0))
				(and3x6_1 (th22 (rail1 X3) (rail1 Y6) Gc_0))
				(and3x6_0 (th12 (rail0 X3) (rail0 Y6) Gc_0))
				(and3x9_0 (th12 (rail0 X3) (rail0 Y9) Gc_0))
				(and2x9_0 (th12 (rail0 X2) (rail0 Y9) Gc_0))
			)
		(let
			(
				(C1x1_1 (th22 and0x1_1 and1x0_1 Gc_0))
				(Z1_0 (th24comp and0x1_0 and1x0_1 and1x0_0 and0x1_1 Gc_0))
				(Z1_1 (th24comp and0x1_0 and1x0_0 and0x1_1 and1x0_1 Gc_0))
				(C1x1_0 (th12 and0x1_0 and1x0_0 Gc_0))
			)
		(let
			(
				(C1x2_1 (th23 and2x0_1 and1x1_1 C1x1_1 Gc_0))
				(C1x2_0 (th23 and2x0_0 and1x1_0 C1x1_0 Gc_0))
			)
		(let
			(
				(S1x2_1 (th34w2 C1x2_0 and2x0_1 and1x1_1 C1x1_1 Gc_0))
				(C1x3_0 (th23 and3x0_0 and2x1_0 C1x2_0 Gc_0))
				(C1x3_1 (th23 and3x0_1 and2x1_1 C1x2_1 Gc_0))
				(S1x2_0 (th34w2 C1x2_1 and2x0_0 and1x1_0 C1x1_0 Gc_0))
			)
		(let
			(
				(S1x3_0 (th34w2 C1x3_1 and3x0_0 and2x1_0 C1x2_0 Gc_0))
				(S1x3_1 (th34w2 C1x3_0 and3x0_1 and2x1_1 C1x2_1 Gc_0))
				(C1x4_1 (th23 and4x0_1 and3x1_1 C1x3_1 Gc_0))
				(C1x4_0 (th23 and4x0_0 and3x1_0 C1x3_0 Gc_0))
				(Z2_1 (th24comp S1x2_0 and0x2_0 S1x2_1 and0x2_1 Gc_0))
				(Z2_0 (th24comp S1x2_0 and0x2_1 and0x2_0 S1x2_1 Gc_0))
				(C2x2_0 (th12 S1x2_0 and0x2_0 Gc_0))
				(C2x2_1 (th22 S1x2_1 and0x2_1 Gc_0))
			)
		(let
			(
				(C2x3_1 (th23 and1x2_1 S1x3_1 C2x2_1 Gc_0))
				(C2x3_0 (th23 and1x2_0 S1x3_0 C2x2_0 Gc_0))
				(C1x5_0 (th23 and5x0_0 and4x1_0 C1x4_0 Gc_0))
				(C1x5_1 (th23 and5x0_1 and4x1_1 C1x4_1 Gc_0))
				(S1x4_1 (th34w2 C1x4_0 and4x0_1 and3x1_1 C1x3_1 Gc_0))
				(S1x4_0 (th34w2 C1x4_1 and4x0_0 and3x1_0 C1x3_0 Gc_0))
			)
		(let
			(
				(C2x4_0 (th23 and2x2_0 S1x4_0 C2x3_0 Gc_0))
				(C2x4_1 (th23 and2x2_1 S1x4_1 C2x3_1 Gc_0))
				(C1x6_1 (th23 and6x0_1 and5x1_1 C1x5_1 Gc_0))
				(C1x6_0 (th23 and6x0_0 and5x1_0 C1x5_0 Gc_0))
				(S2x3_1 (th34w2 C2x3_0 and1x2_1 S1x3_1 C2x2_1 Gc_0))
				(S2x3_0 (th34w2 C2x3_1 and1x2_0 S1x3_0 C2x2_0 Gc_0))
				(S1x5_0 (th34w2 C1x5_1 and5x0_0 and4x1_0 C1x4_0 Gc_0))
				(S1x5_1 (th34w2 C1x5_0 and5x0_1 and4x1_1 C1x4_1 Gc_0))
			)
		(let
			(
				(S1x6_1 (th34w2 C1x6_0 and6x0_1 and5x1_1 C1x5_1 Gc_0))
				(S1x6_0 (th34w2 C1x6_1 and6x0_0 and5x1_0 C1x5_0 Gc_0))
				(C1x7_0 (th23 and7x0_0 and6x1_0 C1x6_0 Gc_0))
				(C2x5_1 (th23 and3x2_1 S1x5_1 C2x4_1 Gc_0))
				(C2x5_0 (th23 and3x2_0 S1x5_0 C2x4_0 Gc_0))
				(Z3_0 (th24comp S2x3_0 and0x3_1 and0x3_0 S2x3_1 Gc_0))
				(Z3_1 (th24comp S2x3_0 and0x3_0 S2x3_1 and0x3_1 Gc_0))
				(S2x4_0 (th34w2 C2x4_1 and2x2_0 S1x4_0 C2x3_0 Gc_0))
				(S2x4_1 (th34w2 C2x4_0 and2x2_1 S1x4_1 C2x3_1 Gc_0))
				(C3x3_0 (th12 S2x3_0 and0x3_0 Gc_0))
				(C3x3_1 (th22 S2x3_1 and0x3_1 Gc_0))
				(C1x7_1 (th23 and7x0_1 and6x1_1 C1x6_1 Gc_0))
			)
		(let
			(
				(C3x4_1 (th23 and1x3_1 S2x4_1 C3x3_1 Gc_0))
				(C3x4_0 (th23 and1x3_0 S2x4_0 C3x3_0 Gc_0))
				(C1x8_1 (th23 and8x0_1 and7x1_1 C1x7_1 Gc_0))
				(C1x8_0 (th23 and8x0_0 and7x1_0 C1x7_0 Gc_0))
				(S1x7_0 (th34w2 C1x7_1 and7x0_0 and6x1_0 C1x6_0 Gc_0))
				(S1x7_1 (th34w2 C1x7_0 and7x0_1 and6x1_1 C1x6_1 Gc_0))
				(S2x5_1 (th34w2 C2x5_0 and3x2_1 S1x5_1 C2x4_1 Gc_0))
				(S2x5_0 (th34w2 C2x5_1 and3x2_0 S1x5_0 C2x4_0 Gc_0))
				(C2x6_0 (th23 and4x2_0 S1x6_0 C2x5_0 Gc_0))
				(C2x6_1 (th23 and4x2_1 S1x6_1 C2x5_1 Gc_0))
			)
		(let
			(
				(C2x7_1 (th23 and5x2_1 S1x7_1 C2x6_1 Gc_0))
				(C2x7_0 (th23 and5x2_0 S1x7_0 C2x6_0 Gc_0))
				(S2x6_0 (th34w2 C2x6_1 and4x2_0 S1x6_0 C2x5_0 Gc_0))
				(S2x6_1 (th34w2 C2x6_0 and4x2_1 S1x6_1 C2x5_1 Gc_0))
				(S3x4_1 (th34w2 C3x4_0 and1x3_1 S2x4_1 C3x3_1 Gc_0))
				(S3x4_0 (th34w2 C3x4_1 and1x3_0 S2x4_0 C3x3_0 Gc_0))
				(S1x8_1 (th34w2 C1x8_0 and8x0_1 and7x1_1 C1x7_1 Gc_0))
				(S1x8_0 (th34w2 C1x8_1 and8x0_0 and7x1_0 C1x7_0 Gc_0))
				(C3x5_0 (th23 and2x3_0 S2x5_0 C3x4_0 Gc_0))
				(C3x5_1 (th23 and2x3_1 S2x5_1 C3x4_1 Gc_0))
				(C1x9_0 (th23 and9x0_0 and8x1_0 C1x8_0 Gc_0))
				(C1x9_1 (th23 and9x0_1 and8x1_1 C1x8_1 Gc_0))
			)
		(let
			(
				(S1x9_1 (th34w2 C1x9_0 and9x0_1 and8x1_1 C1x8_1 Gc_0))
				(Z4_1 (th24comp S3x4_0 and0x4_0 S3x4_1 and0x4_1 Gc_0))
				(Z4_0 (th24comp S3x4_0 and0x4_1 and0x4_0 S3x4_1 Gc_0))
				(S3x5_0 (th34w2 C3x5_1 and2x3_0 S2x5_0 C3x4_0 Gc_0))
				(S3x5_1 (th34w2 C3x5_0 and2x3_1 S2x5_1 C3x4_1 Gc_0))
				(C4x4_0 (th12 S3x4_0 and0x4_0 Gc_0))
				(C4x4_1 (th22 S3x4_1 and0x4_1 Gc_0))
				(C2x8_0 (th23 and6x2_0 S1x8_0 C2x7_0 Gc_0))
				(C2x8_1 (th23 and6x2_1 S1x8_1 C2x7_1 Gc_0))
				(S2x7_1 (th34w2 C2x7_0 and5x2_1 S1x7_1 C2x6_1 Gc_0))
				(S2x7_0 (th34w2 C2x7_1 and5x2_0 S1x7_0 C2x6_0 Gc_0))
				(S1x9_0 (th34w2 C1x9_1 and9x0_0 and8x1_0 C1x8_0 Gc_0))
				(C3x6_1 (th23 and3x3_1 S2x6_1 C3x5_1 Gc_0))
				(C3x6_0 (th23 and3x3_0 S2x6_0 C3x5_0 Gc_0))
			)
		(let
			(
				(S2x8_0 (th34w2 C2x8_1 and6x2_0 S1x8_0 C2x7_0 Gc_0))
				(S2x8_1 (th34w2 C2x8_0 and6x2_1 S1x8_1 C2x7_1 Gc_0))
				(S3x6_1 (th34w2 C3x6_0 and3x3_1 S2x6_1 C3x5_1 Gc_0))
				(S3x6_0 (th34w2 C3x6_1 and3x3_0 S2x6_0 C3x5_0 Gc_0))
				(C4x5_1 (th23 and1x4_1 S3x5_1 C4x4_1 Gc_0))
				(C4x5_0 (th23 and1x4_0 S3x5_0 C4x4_0 Gc_0))
				(C3x7_0 (th23 and4x3_0 S2x7_0 C3x6_0 Gc_0))
				(C3x7_1 (th23 and4x3_1 S2x7_1 C3x6_1 Gc_0))
				(C2x9_1 (th23 and7x2_1 S1x9_1 C2x8_1 Gc_0))
				(C2x9_0 (th23 and7x2_0 S1x9_0 C2x8_0 Gc_0))
			)
		(let
			(
				(S4x5_1 (th34w2 C4x5_0 and1x4_1 S3x5_1 C4x4_1 Gc_0))
				(S4x5_0 (th34w2 C4x5_1 and1x4_0 S3x5_0 C4x4_0 Gc_0))
				(C3x8_1 (th23 and5x3_1 S2x8_1 C3x7_1 Gc_0))
				(C3x8_0 (th23 and5x3_0 S2x8_0 C3x7_0 Gc_0))
				(S3x7_0 (th34w2 C3x7_1 and4x3_0 S2x7_0 C3x6_0 Gc_0))
				(S3x7_1 (th34w2 C3x7_0 and4x3_1 S2x7_1 C3x6_1 Gc_0))
				(C2x10_0 (th23 and9x1_0 C1x9_0 C2x9_0 Gc_0))
				(C2x10_1 (th23 and9x1_1 C1x9_1 C2x9_1 Gc_0))
				(S2x9_1 (th34w2 C2x9_0 and7x2_1 S1x9_1 C2x8_1 Gc_0))
				(S2x9_0 (th34w2 C2x9_1 and7x2_0 S1x9_0 C2x8_0 Gc_0))
				(C4x6_0 (th23 and2x4_0 S3x6_0 C4x5_0 Gc_0))
				(C4x6_1 (th23 and2x4_1 S3x6_1 C4x5_1 Gc_0))
			)
		(let
			(
				(C4x7_1 (th23 and3x4_1 S3x7_1 C4x6_1 Gc_0))
				(C4x7_0 (th23 and3x4_0 S3x7_0 C4x6_0 Gc_0))
				(S4x6_0 (th34w2 C4x6_1 and2x4_0 S3x6_0 C4x5_0 Gc_0))
				(S4x6_1 (th34w2 C4x6_0 and2x4_1 S3x6_1 C4x5_1 Gc_0))
				(C5x5_0 (th12 S4x5_0 and0x5_0 Gc_0))
				(C5x5_1 (th22 S4x5_1 and0x5_1 Gc_0))
				(S3x8_1 (th34w2 C3x8_0 and5x3_1 S2x8_1 C3x7_1 Gc_0))
				(S3x8_0 (th34w2 C3x8_1 and5x3_0 S2x8_0 C3x7_0 Gc_0))
				(S2x10_0 (th34w2 C2x10_1 and9x1_0 C1x9_0 C2x9_0 Gc_0))
				(S2x10_1 (th34w2 C2x10_0 and9x1_1 C1x9_1 C2x9_1 Gc_0))
				(C3x9_0 (th23 and6x3_0 S2x9_0 C3x8_0 Gc_0))
				(C3x9_1 (th23 and6x3_1 S2x9_1 C3x8_1 Gc_0))
				(Z5_0 (th24comp S4x5_0 and0x5_1 and0x5_0 S4x5_1 Gc_0))
				(Z5_1 (th24comp S4x5_0 and0x5_0 S4x5_1 and0x5_1 Gc_0))
			)
		(let
			(
				(C5x6_1 (th23 and1x5_1 S4x6_1 C5x5_1 Gc_0))
				(S3x9_0 (th34w2 C3x9_1 and6x3_0 S2x9_0 C3x8_0 Gc_0))
				(S3x9_1 (th34w2 C3x9_0 and6x3_1 S2x9_1 C3x8_1 Gc_0))
				(C5x6_0 (th23 and1x5_0 S4x6_0 C5x5_0 Gc_0))
				(S4x7_1 (th34w2 C4x7_0 and3x4_1 S3x7_1 C4x6_1 Gc_0))
				(S4x7_0 (th34w2 C4x7_1 and3x4_0 S3x7_0 C4x6_0 Gc_0))
				(C4x8_0 (th23 and4x4_0 S3x8_0 C4x7_0 Gc_0))
				(C4x8_1 (th23 and4x4_1 S3x8_1 C4x7_1 Gc_0))
				(C3x10_1 (th23 and8x2_1 S2x10_1 C3x9_1 Gc_0))
				(C3x10_0 (th23 and8x2_0 S2x10_0 C3x9_0 Gc_0))
			)
		(let
			(
				(C3x11_0 (th23 and9x2_0 C2x10_0 C3x10_0 Gc_0))
				(C3x11_1 (th23 and9x2_1 C2x10_1 C3x10_1 Gc_0))
				(C5x7_0 (th23 and2x5_0 S4x7_0 C5x6_0 Gc_0))
				(C5x7_1 (th23 and2x5_1 S4x7_1 C5x6_1 Gc_0))
				(S4x8_0 (th34w2 C4x8_1 and4x4_0 S3x8_0 C4x7_0 Gc_0))
				(S4x8_1 (th34w2 C4x8_0 and4x4_1 S3x8_1 C4x7_1 Gc_0))
				(S3x10_1 (th34w2 C3x10_0 and8x2_1 S2x10_1 C3x9_1 Gc_0))
				(S3x10_0 (th34w2 C3x10_1 and8x2_0 S2x10_0 C3x9_0 Gc_0))
				(S5x6_1 (th34w2 C5x6_0 and1x5_1 S4x6_1 C5x5_1 Gc_0))
				(S5x6_0 (th34w2 C5x6_1 and1x5_0 S4x6_0 C5x5_0 Gc_0))
				(C4x9_1 (th23 and5x4_1 S3x9_1 C4x8_1 Gc_0))
				(C4x9_0 (th23 and5x4_0 S3x9_0 C4x8_0 Gc_0))
			)
		(let
			(
				(C4x10_0 (th23 and7x3_0 S3x10_0 C4x9_0 Gc_0))
				(C6x6_0 (th12 S5x6_0 and0x6_0 Gc_0))
				(C6x6_1 (th22 S5x6_1 and0x6_1 Gc_0))
				(S4x9_1 (th34w2 C4x9_0 and5x4_1 S3x9_1 C4x8_1 Gc_0))
				(S4x9_0 (th34w2 C4x9_1 and5x4_0 S3x9_0 C4x8_0 Gc_0))
				(Z6_1 (th24comp S5x6_0 and0x6_0 S5x6_1 and0x6_1 Gc_0))
				(Z6_0 (th24comp S5x6_0 and0x6_1 and0x6_0 S5x6_1 Gc_0))
				(S3x11_0 (th34w2 C3x11_1 and9x2_0 C2x10_0 C3x10_0 Gc_0))
				(S3x11_1 (th34w2 C3x11_0 and9x2_1 C2x10_1 C3x10_1 Gc_0))
				(S5x7_0 (th34w2 C5x7_1 and2x5_0 S4x7_0 C5x6_0 Gc_0))
				(S5x7_1 (th34w2 C5x7_0 and2x5_1 S4x7_1 C5x6_1 Gc_0))
				(C5x8_1 (th23 and3x5_1 S4x8_1 C5x7_1 Gc_0))
				(C5x8_0 (th23 and3x5_0 S4x8_0 C5x7_0 Gc_0))
				(C4x10_1 (th23 and7x3_1 S3x10_1 C4x9_1 Gc_0))
			)
		(let
			(
				(C4x11_1 (th23 and8x3_1 S3x11_1 C4x10_1 Gc_0))
				(S5x8_1 (th34w2 C5x8_0 and3x5_1 S4x8_1 C5x7_1 Gc_0))
				(S5x8_0 (th34w2 C5x8_1 and3x5_0 S4x8_0 C5x7_0 Gc_0))
				(C4x11_0 (th23 and8x3_0 S3x11_0 C4x10_0 Gc_0))
				(C5x9_0 (th23 and4x5_0 S4x9_0 C5x8_0 Gc_0))
				(C5x9_1 (th23 and4x5_1 S4x9_1 C5x8_1 Gc_0))
				(C6x7_1 (th23 and1x6_1 S5x7_1 C6x6_1 Gc_0))
				(C6x7_0 (th23 and1x6_0 S5x7_0 C6x6_0 Gc_0))
				(S4x10_0 (th34w2 C4x10_1 and7x3_0 S3x10_0 C4x9_0 Gc_0))
				(S4x10_1 (th34w2 C4x10_0 and7x3_1 S3x10_1 C4x9_1 Gc_0))
			)
		(let
			(
				(C5x10_1 (th23 and6x4_1 S4x10_1 C5x9_1 Gc_0))
				(C5x10_0 (th23 and6x4_0 S4x10_0 C5x9_0 Gc_0))
				(S6x7_1 (th34w2 C6x7_0 and1x6_1 S5x7_1 C6x6_1 Gc_0))
				(S6x7_0 (th34w2 C6x7_1 and1x6_0 S5x7_0 C6x6_0 Gc_0))
				(C4x12_0 (th23 and9x3_0 C3x11_0 C4x11_0 Gc_0))
				(C4x12_1 (th23 and9x3_1 C3x11_1 C4x11_1 Gc_0))
				(S4x11_1 (th34w2 C4x11_0 and8x3_1 S3x11_1 C4x10_1 Gc_0))
				(S4x11_0 (th34w2 C4x11_1 and8x3_0 S3x11_0 C4x10_0 Gc_0))
				(C6x8_0 (th23 and2x6_0 S5x8_0 C6x7_0 Gc_0))
				(C6x8_1 (th23 and2x6_1 S5x8_1 C6x7_1 Gc_0))
				(S5x9_0 (th34w2 C5x9_1 and4x5_0 S4x9_0 C5x8_0 Gc_0))
				(S5x9_1 (th34w2 C5x9_0 and4x5_1 S4x9_1 C5x8_1 Gc_0))
			)
		(let
			(
				(S4x12_0 (th34w2 C4x12_1 and9x3_0 C3x11_0 C4x11_0 Gc_0))
				(S4x12_1 (th34w2 C4x12_0 and9x3_1 C3x11_1 C4x11_1 Gc_0))
				(C6x9_0 (th23 and3x6_0 S5x9_0 C6x8_0 Gc_0))
				(S6x8_0 (th34w2 C6x8_1 and2x6_0 S5x8_0 C6x7_0 Gc_0))
				(S6x8_1 (th34w2 C6x8_0 and2x6_1 S5x8_1 C6x7_1 Gc_0))
				(C5x11_0 (th23 and7x4_0 S4x11_0 C5x10_0 Gc_0))
				(S5x10_0 (th34w2 C5x10_1 and6x4_0 S4x10_0 C5x9_0 Gc_0))
				(C6x9_1 (th23 and3x6_1 S5x9_1 C6x8_1 Gc_0))
				(S5x10_1 (th34w2 C5x10_0 and6x4_1 S4x10_1 C5x9_1 Gc_0))
				(Z7_0 (th24comp S6x7_0 and0x7_1 and0x7_0 S6x7_1 Gc_0))
				(C7x7_0 (th12 S6x7_0 and0x7_0 Gc_0))
				(C7x7_1 (th22 S6x7_1 and0x7_1 Gc_0))
				(C5x11_1 (th23 and7x4_1 S4x11_1 C5x10_1 Gc_0))
				(Z7_1 (th24comp S6x7_0 and0x7_0 S6x7_1 and0x7_1 Gc_0))
			)
		(let
			(
				(S6x9_0 (th34w2 C6x9_1 and3x6_0 S5x9_0 C6x8_0 Gc_0))
				(S6x9_1 (th34w2 C6x9_0 and3x6_1 S5x9_1 C6x8_1 Gc_0))
				(C7x8_1 (th23 and1x7_1 S6x8_1 C7x7_1 Gc_0))
				(C6x10_0 (th23 and5x5_0 S5x10_0 C6x9_0 Gc_0))
				(C6x10_1 (th23 and5x5_1 S5x10_1 C6x9_1 Gc_0))
				(C7x8_0 (th23 and1x7_0 S6x8_0 C7x7_0 Gc_0))
				(S5x11_0 (th34w2 C5x11_1 and7x4_0 S4x11_0 C5x10_0 Gc_0))
				(S5x11_1 (th34w2 C5x11_0 and7x4_1 S4x11_1 C5x10_1 Gc_0))
				(C5x12_1 (th23 and8x4_1 S4x12_1 C5x11_1 Gc_0))
				(C5x12_0 (th23 and8x4_0 S4x12_0 C5x11_0 Gc_0))
			)
		(let
			(
				(S6x10_0 (th34w2 C6x10_1 and5x5_0 S5x10_0 C6x9_0 Gc_0))
				(S6x10_1 (th34w2 C6x10_0 and5x5_1 S5x10_1 C6x9_1 Gc_0))
				(C5x13_0 (th23 and9x4_0 C4x12_0 C5x12_0 Gc_0))
				(C5x13_1 (th23 and9x4_1 C4x12_1 C5x12_1 Gc_0))
				(S7x8_1 (th34w2 C7x8_0 and1x7_1 S6x8_1 C7x7_1 Gc_0))
				(S7x8_0 (th34w2 C7x8_1 and1x7_0 S6x8_0 C7x7_0 Gc_0))
				(C6x11_1 (th23 and6x5_1 S5x11_1 C6x10_1 Gc_0))
				(C6x11_0 (th23 and6x5_0 S5x11_0 C6x10_0 Gc_0))
				(S5x12_1 (th34w2 C5x12_0 and8x4_1 S4x12_1 C5x11_1 Gc_0))
				(S5x12_0 (th34w2 C5x12_1 and8x4_0 S4x12_0 C5x11_0 Gc_0))
				(C7x9_0 (th23 and2x7_0 S6x9_0 C7x8_0 Gc_0))
				(C7x9_1 (th23 and2x7_1 S6x9_1 C7x8_1 Gc_0))
			)
		(let
			(
				(S7x9_0 (th34w2 C7x9_1 and2x7_0 S6x9_0 C7x8_0 Gc_0))
				(S7x9_1 (th34w2 C7x9_0 and2x7_1 S6x9_1 C7x8_1 Gc_0))
				(Z8_1 (th24comp S7x8_0 and0x8_0 S7x8_1 and0x8_1 Gc_0))
				(Z8_0 (th24comp S7x8_0 and0x8_1 and0x8_0 S7x8_1 Gc_0))
				(C7x10_1 (th23 and4x6_1 S6x10_1 C7x9_1 Gc_0))
				(C8x8_0 (th12 S7x8_0 and0x8_0 Gc_0))
				(C8x8_1 (th22 S7x8_1 and0x8_1 Gc_0))
				(C6x12_0 (th23 and7x5_0 S5x12_0 C6x11_0 Gc_0))
				(C6x12_1 (th23 and7x5_1 S5x12_1 C6x11_1 Gc_0))
				(S5x13_0 (th34w2 C5x13_1 and9x4_0 C4x12_0 C5x12_0 Gc_0))
				(S5x13_1 (th34w2 C5x13_0 and9x4_1 C4x12_1 C5x12_1 Gc_0))
				(C7x10_0 (th23 and4x6_0 S6x10_0 C7x9_0 Gc_0))
				(S6x11_1 (th34w2 C6x11_0 and6x5_1 S5x11_1 C6x10_1 Gc_0))
				(S6x11_0 (th34w2 C6x11_1 and6x5_0 S5x11_0 C6x10_0 Gc_0))
			)
		(let
			(
				(S7x10_1 (th34w2 C7x10_0 and4x6_1 S6x10_1 C7x9_1 Gc_0))
				(S7x10_0 (th34w2 C7x10_1 and4x6_0 S6x10_0 C7x9_0 Gc_0))
				(C8x9_1 (th23 and1x8_1 S7x9_1 C8x8_1 Gc_0))
				(S6x12_0 (th34w2 C6x12_1 and7x5_0 S5x12_0 C6x11_0 Gc_0))
				(S6x12_1 (th34w2 C6x12_0 and7x5_1 S5x12_1 C6x11_1 Gc_0))
				(C8x9_0 (th23 and1x8_0 S7x9_0 C8x8_0 Gc_0))
				(C6x13_1 (th23 and8x5_1 S5x13_1 C6x12_1 Gc_0))
				(C6x13_0 (th23 and8x5_0 S5x13_0 C6x12_0 Gc_0))
				(C7x11_0 (th23 and5x6_0 S6x11_0 C7x10_0 Gc_0))
				(C7x11_1 (th23 and5x6_1 S6x11_1 C7x10_1 Gc_0))
			)
		(let
			(
				(S8x9_1 (th34w2 C8x9_0 and1x8_1 S7x9_1 C8x8_1 Gc_0))
				(S8x9_0 (th34w2 C8x9_1 and1x8_0 S7x9_0 C8x8_0 Gc_0))
				(C6x14_0 (th23 and9x5_0 C5x13_0 C6x13_0 Gc_0))
				(C6x14_1 (th23 and9x5_1 C5x13_1 C6x13_1 Gc_0))
				(S6x13_1 (th34w2 C6x13_0 and8x5_1 S5x13_1 C6x12_1 Gc_0))
				(S6x13_0 (th34w2 C6x13_1 and8x5_0 S5x13_0 C6x12_0 Gc_0))
				(C8x10_1 (th23 and3x7_1 S7x10_1 C8x9_1 Gc_0))
				(S7x11_0 (th34w2 C7x11_1 and5x6_0 S6x11_0 C7x10_0 Gc_0))
				(S7x11_1 (th34w2 C7x11_0 and5x6_1 S6x11_1 C7x10_1 Gc_0))
				(C7x12_1 (th23 and6x6_1 S6x12_1 C7x11_1 Gc_0))
				(C7x12_0 (th23 and6x6_0 S6x12_0 C7x11_0 Gc_0))
				(C8x10_0 (th23 and3x7_0 S7x10_0 C8x9_0 Gc_0))
			)
		(let
			(
				(C7x13_0 (th23 and7x6_0 S6x13_0 C7x12_0 Gc_0))
				(C7x13_1 (th23 and7x6_1 S6x13_1 C7x12_1 Gc_0))
				(C8x11_1 (th23 and4x7_1 S7x11_1 C8x10_1 Gc_0))
				(Z9_1 (th24comp S8x9_0 and0x9_0 S8x9_1 and0x9_1 Gc_0))
				(S7x12_1 (th34w2 C7x12_0 and6x6_1 S6x12_1 C7x11_1 Gc_0))
				(S7x12_0 (th34w2 C7x12_1 and6x6_0 S6x12_0 C7x11_0 Gc_0))
				(C9x9_0 (th12 S8x9_0 and0x9_0 Gc_0))
				(C8x11_0 (th23 and4x7_0 S7x11_0 C8x10_0 Gc_0))
				(C9x9_1 (th22 S8x9_1 and0x9_1 Gc_0))
				(S6x14_0 (th34w2 C6x14_1 and9x5_0 C5x13_0 C6x13_0 Gc_0))
				(S6x14_1 (th34w2 C6x14_0 and9x5_1 C5x13_1 C6x13_1 Gc_0))
				(S8x10_0 (th34w2 C8x10_1 and3x7_0 S7x10_0 C8x9_0 Gc_0))
				(S8x10_1 (th34w2 C8x10_0 and3x7_1 S7x10_1 C8x9_1 Gc_0))
				(Z9_0 (th24comp S8x9_0 and0x9_1 and0x9_0 S8x9_1 Gc_0))
			)
		(let
			(
				(C7x14_0 (th23 and8x6_0 S6x14_0 C7x13_0 Gc_0))
				(C9x10_1 (th23 and2x8_1 S8x10_1 C9x9_1 Gc_0))
				(C7x14_1 (th23 and8x6_1 S6x14_1 C7x13_1 Gc_0))
				(C9x10_0 (th23 and2x8_0 S8x10_0 C9x9_0 Gc_0))
				(S7x13_0 (th34w2 C7x13_1 and7x6_0 S6x13_0 C7x12_0 Gc_0))
				(S7x13_1 (th34w2 C7x13_0 and7x6_1 S6x13_1 C7x12_1 Gc_0))
				(S8x11_1 (th34w2 C8x11_0 and4x7_1 S7x11_1 C8x10_1 Gc_0))
				(S8x11_0 (th34w2 C8x11_1 and4x7_0 S7x11_0 C8x10_0 Gc_0))
				(C8x12_0 (th23 and5x7_0 S7x12_0 C8x11_0 Gc_0))
				(C8x12_1 (th23 and5x7_1 S7x12_1 C8x11_1 Gc_0))
			)
		(let
			(
				(S7x14_1 (th34w2 C7x14_0 and8x6_1 S6x14_1 C7x13_1 Gc_0))
				(S7x14_0 (th34w2 C7x14_1 and8x6_0 S6x14_0 C7x13_0 Gc_0))
				(S8x12_0 (th34w2 C8x12_1 and5x7_0 S7x12_0 C8x11_0 Gc_0))
				(S8x12_1 (th34w2 C8x12_0 and5x7_1 S7x12_1 C8x11_1 Gc_0))
				(C9x11_0 (th23 and3x8_0 S8x11_0 C9x10_0 Gc_0))
				(C9x11_1 (th23 and3x8_1 S8x11_1 C9x10_1 Gc_0))
				(C8x13_1 (th23 and6x7_1 S7x13_1 C8x12_1 Gc_0))
				(C7x15_0 (th23 and9x6_0 C6x14_0 C7x14_0 Gc_0))
				(C7x15_1 (th23 and9x6_1 C6x14_1 C7x14_1 Gc_0))
				(S9x10_1 (th34w2 C9x10_0 and2x8_1 S8x10_1 C9x9_1 Gc_0))
				(S9x10_0 (th34w2 C9x10_1 and2x8_0 S8x10_0 C9x9_0 Gc_0))
				(C8x13_0 (th23 and6x7_0 S7x13_0 C8x12_0 Gc_0))
			)
		(let
			(
				(C10x10_1 (th22 S9x10_1 and1x9_1 Gc_0))
				(S8x13_1 (th34w2 C8x13_0 and6x7_1 S7x13_1 C8x12_1 Gc_0))
				(S9x11_1 (th34w2 C9x11_0 and3x8_1 S8x11_1 C9x10_1 Gc_0))
				(S7x15_0 (th34w2 C7x15_1 and9x6_0 C6x14_0 C7x14_0 Gc_0))
				(S7x15_1 (th34w2 C7x15_0 and9x6_1 C6x14_1 C7x14_1 Gc_0))
				(C8x14_0 (th23 and7x7_0 S7x14_0 C8x13_0 Gc_0))
				(Z10_0 (th24comp S9x10_0 and1x9_1 and1x9_0 S9x10_1 Gc_0))
				(C8x14_1 (th23 and7x7_1 S7x14_1 C8x13_1 Gc_0))
				(S9x11_0 (th34w2 C9x11_1 and3x8_0 S8x11_0 C9x10_0 Gc_0))
				(C9x12_1 (th23 and4x8_1 S8x12_1 C9x11_1 Gc_0))
				(C9x12_0 (th23 and4x8_0 S8x12_0 C9x11_0 Gc_0))
				(Z10_1 (th24comp S9x10_0 and1x9_0 S9x10_1 and1x9_1 Gc_0))
				(C10x10_0 (th12 S9x10_0 and1x9_0 Gc_0))
				(S8x13_0 (th34w2 C8x13_1 and6x7_0 S7x13_0 C8x12_0 Gc_0))
			)
		(let
			(
				(C10x11_1 (th23 and2x9_1 S9x11_1 C10x10_1 Gc_0))
				(C10x11_0 (th23 and2x9_0 S9x11_0 C10x10_0 Gc_0))
				(C8x15_1 (th23 and8x7_1 S7x15_1 C8x14_1 Gc_0))
				(C8x15_0 (th23 and8x7_0 S7x15_0 C8x14_0 Gc_0))
				(S9x12_1 (th34w2 C9x12_0 and4x8_1 S8x12_1 C9x11_1 Gc_0))
				(S9x12_0 (th34w2 C9x12_1 and4x8_0 S8x12_0 C9x11_0 Gc_0))
				(C9x13_0 (th23 and5x8_0 S8x13_0 C9x12_0 Gc_0))
				(C9x13_1 (th23 and5x8_1 S8x13_1 C9x12_1 Gc_0))
				(S8x14_0 (th34w2 C8x14_1 and7x7_0 S7x14_0 C8x13_0 Gc_0))
				(S8x14_1 (th34w2 C8x14_0 and7x7_1 S7x14_1 C8x13_1 Gc_0))
			)
		(let
			(
				(C9x14_1 (th23 and6x8_1 S8x14_1 C9x13_1 Gc_0))
				(C9x14_0 (th23 and6x8_0 S8x14_0 C9x13_0 Gc_0))
				(Z11_0 (th34w2 C10x11_1 and2x9_0 S9x11_0 C10x10_0 Gc_0))
				(Z11_1 (th34w2 C10x11_0 and2x9_1 S9x11_1 C10x10_1 Gc_0))
				(C8x16_0 (th23 and9x7_0 C7x15_0 C8x15_0 Gc_0))
				(C8x16_1 (th23 and9x7_1 C7x15_1 C8x15_1 Gc_0))
				(S9x13_0 (th34w2 C9x13_1 and5x8_0 S8x13_0 C9x12_0 Gc_0))
				(S9x13_1 (th34w2 C9x13_0 and5x8_1 S8x13_1 C9x12_1 Gc_0))
				(S8x15_1 (th34w2 C8x15_0 and8x7_1 S7x15_1 C8x14_1 Gc_0))
				(S8x15_0 (th34w2 C8x15_1 and8x7_0 S7x15_0 C8x14_0 Gc_0))
				(C10x12_0 (th23 and3x9_0 S9x12_0 C10x11_0 Gc_0))
				(C10x12_1 (th23 and3x9_1 S9x12_1 C10x11_1 Gc_0))
			)
		(let
			(
				(S8x16_0 (th34w2 C8x16_1 and9x7_0 C7x15_0 C8x15_0 Gc_0))
				(S8x16_1 (th34w2 C8x16_0 and9x7_1 C7x15_1 C8x15_1 Gc_0))
				(Z12_1 (th34w2 C10x12_0 and3x9_1 S9x12_1 C10x11_1 Gc_0))
				(Z12_0 (th34w2 C10x12_1 and3x9_0 S9x12_0 C10x11_0 Gc_0))
				(C9x15_0 (th23 and7x8_0 S8x15_0 C9x14_0 Gc_0))
				(C9x15_1 (th23 and7x8_1 S8x15_1 C9x14_1 Gc_0))
				(S9x14_1 (th34w2 C9x14_0 and6x8_1 S8x14_1 C9x13_1 Gc_0))
				(S9x14_0 (th34w2 C9x14_1 and6x8_0 S8x14_0 C9x13_0 Gc_0))
				(C10x13_1 (th23 and4x9_1 S9x13_1 C10x12_1 Gc_0))
				(C10x13_0 (th23 and4x9_0 S9x13_0 C10x12_0 Gc_0))
			)
		(let
			(
				(Z13_0 (th34w2 C10x13_1 and4x9_0 S9x13_0 C10x12_0 Gc_0))
				(Z13_1 (th34w2 C10x13_0 and4x9_1 S9x13_1 C10x12_1 Gc_0))
				(C10x14_0 (th23 and5x9_0 S9x14_0 C10x13_0 Gc_0))
				(C10x14_1 (th23 and5x9_1 S9x14_1 C10x13_1 Gc_0))
				(S9x15_0 (th34w2 C9x15_1 and7x8_0 S8x15_0 C9x14_0 Gc_0))
				(S9x15_1 (th34w2 C9x15_0 and7x8_1 S8x15_1 C9x14_1 Gc_0))
				(C9x16_1 (th23 and8x8_1 S8x16_1 C9x15_1 Gc_0))
				(C9x16_0 (th23 and8x8_0 S8x16_0 C9x15_0 Gc_0))
			)
		(let
			(
				(C9x17_0 (th23 and9x8_0 C8x16_0 C9x16_0 Gc_0))
				(C9x17_1 (th23 and9x8_1 C8x16_1 C9x16_1 Gc_0))
				(C10x15_1 (th23 and6x9_1 S9x15_1 C10x14_1 Gc_0))
				(C10x15_0 (th23 and6x9_0 S9x15_0 C10x14_0 Gc_0))
				(S9x16_1 (th34w2 C9x16_0 and8x8_1 S8x16_1 C9x15_1 Gc_0))
				(Z14_1 (th34w2 C10x14_0 and5x9_1 S9x14_1 C10x13_1 Gc_0))
				(Z14_0 (th34w2 C10x14_1 and5x9_0 S9x14_0 C10x13_0 Gc_0))
				(S9x16_0 (th34w2 C9x16_1 and8x8_0 S8x16_0 C9x15_0 Gc_0))
			)
		(let
			(
				(Z15_0 (th34w2 C10x15_1 and6x9_0 S9x15_0 C10x14_0 Gc_0))
				(Z15_1 (th34w2 C10x15_0 and6x9_1 S9x15_1 C10x14_1 Gc_0))
				(S9x17_0 (th34w2 C9x17_1 and9x8_0 C8x16_0 C9x16_0 Gc_0))
				(S9x17_1 (th34w2 C9x17_0 and9x8_1 C8x16_1 C9x16_1 Gc_0))
				(C10x16_0 (th23 and7x9_0 S9x16_0 C10x15_0 Gc_0))
				(C10x16_1 (th23 and7x9_1 S9x16_1 C10x15_1 Gc_0))
			)
		(let
			(
				(C10x17_1 (th23 and8x9_1 S9x17_1 C10x16_1 Gc_0))
				(C10x17_0 (th23 and8x9_0 S9x17_0 C10x16_0 Gc_0))
				(Z16_1 (th34w2 C10x16_0 and7x9_1 S9x16_1 C10x15_1 Gc_0))
				(Z16_0 (th34w2 C10x16_1 and7x9_0 S9x16_0 C10x15_0 Gc_0))
			)
		(let
			(
				(Z19_0 (th23 and9x9_0 C9x17_0 C10x17_0 Gc_0))
				(Z19_1 (th23 and9x9_1 C9x17_1 C10x17_1 Gc_0))
				(Z17_0 (th34w2 C10x17_1 and8x9_0 S9x17_0 C10x16_0 Gc_0))
				(Z17_1 (th34w2 C10x17_0 and8x9_1 S9x17_1 C10x16_1 Gc_0))
			)
		(let
			(
				(Z18_1 (th34w2 Z19_0 and9x9_1 C9x17_1 C10x17_1 Gc_0))
				(Z18_0 (th34w2 Z19_1 and9x9_0 C9x17_0 C10x17_0 Gc_0))
			)
		(let
			(
				(Z0 (concat Z0_1 Z0_0))
				(Z1 (concat Z1_1 Z1_0))
				(Z2 (concat Z2_1 Z2_0))
				(Z3 (concat Z3_1 Z3_0))
				(Z4 (concat Z4_1 Z4_0))
				(Z5 (concat Z5_1 Z5_0))
				(Z6 (concat Z6_1 Z6_0))
				(Z7 (concat Z7_1 Z7_0))
				(Z8 (concat Z8_1 Z8_0))
				(Z9 (concat Z9_1 Z9_0))
				(Z10 (concat Z10_1 Z10_0))
				(Z11 (concat Z11_1 Z11_0))
				(Z12 (concat Z12_1 Z12_0))
				(Z13 (concat Z13_1 Z13_0))
				(Z14 (concat Z14_1 Z14_0))
				(Z15 (concat Z15_1 Z15_0))
				(Z16 (concat Z16_1 Z16_0))
				(Z17 (concat Z17_1 Z17_0))
				(Z18 (concat Z18_1 Z18_0))
				(Z19 (concat Z19_1 Z19_0))
			)
		(let
			(
				(P0 ((_ extract 3 2) (ncl_ha ACC0 Z0 Gc_0)))
				(CA0 ((_ extract 1 0) (ncl_ha ACC0 Z0 Gc_0)))
			)
		(let
			(
				(P1 ((_ extract 3 2) (ncl_fa ACC1 Z1 CA0 Gc_0)))
				(CA1 ((_ extract 1 0) (ncl_fa ACC1 Z1 CA0 Gc_0)))
        	)
		(let
			(
				(P2 ((_ extract 3 2) (ncl_fa ACC2 Z2 CA1 Gc_0)))
				(CA2 ((_ extract 1 0) (ncl_fa ACC2 Z2 CA1 Gc_0)))
			)
		(let
			(
				(P3 ((_ extract 3 2) (ncl_fa ACC3 Z3 CA2 Gc_0)))
				(CA3 ((_ extract 1 0) (ncl_fa ACC3 Z3 CA2 Gc_0)))
			)
		(let
			(
				(P4 ((_ extract 3 2) (ncl_fa ACC4 Z4 CA3 Gc_0)))
				(CA4 ((_ extract 1 0) (ncl_fa ACC4 Z4 CA3 Gc_0)))
			)
		(let
			(
				(P5 ((_ extract 3 2) (ncl_fa ACC5 Z5 CA4 Gc_0)))
				(CA5 ((_ extract 1 0) (ncl_fa ACC5 Z5 CA4 Gc_0)))
			)
		(let
			(
				(P6 ((_ extract 3 2) (ncl_fa ACC6 Z6 CA5 Gc_0)))
				(CA6 ((_ extract 1 0) (ncl_fa ACC6 Z6 CA5 Gc_0)))
			)
		(let
			(
				(P7 ((_ extract 3 2) (ncl_fa ACC7 Z7 CA6 Gc_0)))
				(CA7 ((_ extract 1 0) (ncl_fa ACC7 Z7 CA6 Gc_0)))
			)
		(let
			(
				(P8 ((_ extract 3 2) (ncl_fa ACC8 Z8 CA7 Gc_0)))
				(CA8 ((_ extract 1 0) (ncl_fa ACC8 Z8 CA7 Gc_0)))
			)
		(let
			(
				(P9 ((_ extract 3 2) (ncl_fa ACC9 Z9 CA8 Gc_0)))
				(CA9 ((_ extract 1 0) (ncl_fa ACC9 Z9 CA8 Gc_0)))
			)
		(let
			(
				(P10 ((_ extract 3 2) (ncl_fa ACC10 Z10 CA9 Gc_0)))
				(CA10 ((_ extract 1 0) (ncl_fa ACC10 Z10 CA9 Gc_0)))
			)
		(let
			(
				(P11 ((_ extract 3 2) (ncl_fa ACC11 Z11 CA10 Gc_0)))
				(CA11 ((_ extract 1 0) (ncl_fa ACC11 Z11 CA10 Gc_0)))
			)
		(let
			(
				(P12 ((_ extract 3 2) (ncl_fa ACC12 Z12 CA11 Gc_0)))
				(CA12 ((_ extract 1 0) (ncl_fa ACC12 Z12 CA11 Gc_0)))
			)
		(let
			(
				(P13 ((_ extract 3 2) (ncl_fa ACC13 Z13 CA12 Gc_0)))
				(CA13 ((_ extract 1 0) (ncl_fa ACC13 Z13 CA12 Gc_0)))
			)
		(let
			(
				(P14 ((_ extract 3 2) (ncl_fa ACC14 Z14 CA13 Gc_0)))
				(CA14 ((_ extract 1 0) (ncl_fa ACC14 Z14 CA13 Gc_0)))
			)
		(let
			(
				(P15 ((_ extract 3 2) (ncl_fa ACC15 Z15 CA14 Gc_0)))
				(CA15 ((_ extract 1 0) (ncl_fa ACC15 Z15 CA14 Gc_0)))
			)
		(let
			(
				(P16 ((_ extract 3 2) (ncl_fa ACC16 Z16 CA15 Gc_0)))
				(CA16 ((_ extract 1 0) (ncl_fa ACC16 Z16 CA15 Gc_0)))
			)
		(let
			(
				(P17 ((_ extract 3 2) (ncl_fa ACC17 Z17 CA16 Gc_0)))
				(CA17 ((_ extract 1 0) (ncl_fa ACC17 Z17 CA16 Gc_0)))
			)
		(let
			(
				(P18 ((_ extract 3 2) (ncl_fa ACC18 Z18 CA17 Gc_0)))
				(P19 ((_ extract 1 0) (ncl_fa ACC18 Z18 CA17 Gc_0)))
			)
		(let
			(
				(acc0_1 (Reg_DATA0 P0 Ki1 reset cs1))
				(acc1_1 (Reg_DATA0 P1 Ki1 reset cs1))
				(acc2_1 (Reg_DATA0 P2 Ki1 reset cs1))
				(acc3_1 (Reg_DATA0 P3 Ki1 reset cs1))
				(acc4_1 (Reg_DATA0 P4 Ki1 reset cs1))
				(acc5_1 (Reg_DATA0 P5 Ki1 reset cs1))
				(acc6_1 (Reg_DATA0 P6 Ki1 reset cs1))
				(acc7_1 (Reg_DATA0 P7 Ki1 reset cs1))
				(acc8_1 (Reg_DATA0 P8 Ki1 reset cs1))
				(acc9_1 (Reg_DATA0 P9 Ki1 reset cs1))
				(acc10_1 (Reg_DATA0 P10 Ki1 reset cs1))
				(acc11_1 (Reg_DATA0 P11 Ki1 reset cs1))
				(acc12_1 (Reg_DATA0 P12 Ki1 reset cs1))
				(acc13_1 (Reg_DATA0 P13 Ki1 reset cs1))
				(acc14_1 (Reg_DATA0 P14 Ki1 reset cs1))
				(acc15_1 (Reg_DATA0 P15 Ki1 reset cs1))
				(acc16_1 (Reg_DATA0 P16 Ki1 reset cs1))
				(acc17_1 (Reg_DATA0 P17 Ki1 reset cs1))
				(acc18_1 (Reg_DATA0 P18 Ki1 reset cs1))
				(acc19_1 (Reg_DATA0 P19 Ki1 reset cs1))
			)
		(let
			(
				(and1x6_sync (bvand (rail1 X1) (rail1 Y6)))
				(and1x7_sync (bvand (rail1 X1) (rail1 Y7)))
				(and1x4_sync (bvand (rail1 X1) (rail1 Y4)))
				(and1x5_sync (bvand (rail1 X1) (rail1 Y5)))
				(and1x2_sync (bvand (rail1 X1) (rail1 Y2)))
				(and1x3_sync (bvand (rail1 X1) (rail1 Y3)))
				(and1x0_sync (bvand (rail1 X1) (rail1 Y0)))
				(and1x1_sync (bvand (rail1 X1) (rail1 Y1)))
				(and1x8_sync (bvand (rail1 X1) (rail1 Y8)))
				(and1x9_sync (bvand (rail1 X1) (rail1 Y9)))
				(and5x2_sync (bvand (rail1 X5) (rail1 Y2)))
				(and5x3_sync (bvand (rail1 X5) (rail1 Y3)))
				(and5x0_sync (bvand (rail1 X5) (rail1 Y0)))
				(and5x1_sync (bvand (rail1 X5) (rail1 Y1)))
				(and5x6_sync (bvand (rail1 X5) (rail1 Y6)))
				(and5x7_sync (bvand (rail1 X5) (rail1 Y7)))
				(and5x4_sync (bvand (rail1 X5) (rail1 Y4)))
				(and5x5_sync (bvand (rail1 X5) (rail1 Y5)))
				(and5x8_sync (bvand (rail1 X5) (rail1 Y8)))
				(and5x9_sync (bvand (rail1 X5) (rail1 Y9)))
				(and2x9_sync (bvand (rail1 X2) (rail1 Y9)))
				(and2x8_sync (bvand (rail1 X2) (rail1 Y8)))
				(and2x5_sync (bvand (rail1 X2) (rail1 Y5)))
				(and2x4_sync (bvand (rail1 X2) (rail1 Y4)))
				(and2x7_sync (bvand (rail1 X2) (rail1 Y7)))
				(and2x6_sync (bvand (rail1 X2) (rail1 Y6)))
				(and2x1_sync (bvand (rail1 X2) (rail1 Y1)))
				(and2x0_sync (bvand (rail1 X2) (rail1 Y0)))
				(and2x3_sync (bvand (rail1 X2) (rail1 Y3)))
				(and2x2_sync (bvand (rail1 X2) (rail1 Y2)))
				(and6x9_sync (bvand (rail1 X6) (rail1 Y9)))
				(and6x8_sync (bvand (rail1 X6) (rail1 Y8)))
				(and6x1_sync (bvand (rail1 X6) (rail1 Y1)))
				(and6x0_sync (bvand (rail1 X6) (rail1 Y0)))
				(and6x3_sync (bvand (rail1 X6) (rail1 Y3)))
				(and6x2_sync (bvand (rail1 X6) (rail1 Y2)))
				(and6x5_sync (bvand (rail1 X6) (rail1 Y5)))
				(and6x4_sync (bvand (rail1 X6) (rail1 Y4)))
				(and6x7_sync (bvand (rail1 X6) (rail1 Y7)))
				(and6x6_sync (bvand (rail1 X6) (rail1 Y6)))
				(and9x8_sync (bvand (rail1 X9) (rail1 Y8)))
				(and9x9_sync (bvand (rail1 X9) (rail1 Y9)))
				(and9x6_sync (bvand (rail1 X9) (rail1 Y6)))
				(and9x7_sync (bvand (rail1 X9) (rail1 Y7)))
				(and9x4_sync (bvand (rail1 X9) (rail1 Y4)))
				(and9x5_sync (bvand (rail1 X9) (rail1 Y5)))
				(and9x2_sync (bvand (rail1 X9) (rail1 Y2)))
				(and9x3_sync (bvand (rail1 X9) (rail1 Y3)))
				(and9x0_sync (bvand (rail1 X9) (rail1 Y0)))
				(and9x1_sync (bvand (rail1 X9) (rail1 Y1)))
				(Z0_sync (bvand (rail1 X0) (rail1 Y0)))
				(and0x9_sync (bvand (rail1 X0) (rail1 Y9)))
				(and0x8_sync (bvand (rail1 X0) (rail1 Y8)))
				(and0x7_sync (bvand (rail1 X0) (rail1 Y7)))
				(and0x6_sync (bvand (rail1 X0) (rail1 Y6)))
				(and0x5_sync (bvand (rail1 X0) (rail1 Y5)))
				(and0x4_sync (bvand (rail1 X0) (rail1 Y4)))
				(and0x3_sync (bvand (rail1 X0) (rail1 Y3)))
				(and0x2_sync (bvand (rail1 X0) (rail1 Y2)))
				(and0x1_sync (bvand (rail1 X0) (rail1 Y1)))
				(and4x9_sync (bvand (rail1 X4) (rail1 Y9)))
				(and4x8_sync (bvand (rail1 X4) (rail1 Y8)))
				(and4x3_sync (bvand (rail1 X4) (rail1 Y3)))
				(and4x2_sync (bvand (rail1 X4) (rail1 Y2)))
				(and4x1_sync (bvand (rail1 X4) (rail1 Y1)))
				(and4x0_sync (bvand (rail1 X4) (rail1 Y0)))
				(and4x7_sync (bvand (rail1 X4) (rail1 Y7)))
				(and4x6_sync (bvand (rail1 X4) (rail1 Y6)))
				(and4x5_sync (bvand (rail1 X4) (rail1 Y5)))
				(and4x4_sync (bvand (rail1 X4) (rail1 Y4)))
				(and7x0_sync (bvand (rail1 X7) (rail1 Y0)))
				(and7x1_sync (bvand (rail1 X7) (rail1 Y1)))
				(and7x2_sync (bvand (rail1 X7) (rail1 Y2)))
				(and7x3_sync (bvand (rail1 X7) (rail1 Y3)))
				(and7x4_sync (bvand (rail1 X7) (rail1 Y4)))
				(and7x5_sync (bvand (rail1 X7) (rail1 Y5)))
				(and7x6_sync (bvand (rail1 X7) (rail1 Y6)))
				(and7x7_sync (bvand (rail1 X7) (rail1 Y7)))
				(and7x8_sync (bvand (rail1 X7) (rail1 Y8)))
				(and7x9_sync (bvand (rail1 X7) (rail1 Y9)))
				(and3x4_sync (bvand (rail1 X3) (rail1 Y4)))
				(and3x5_sync (bvand (rail1 X3) (rail1 Y5)))
				(and3x6_sync (bvand (rail1 X3) (rail1 Y6)))
				(and3x7_sync (bvand (rail1 X3) (rail1 Y7)))
				(and3x0_sync (bvand (rail1 X3) (rail1 Y0)))
				(and3x1_sync (bvand (rail1 X3) (rail1 Y1)))
				(and3x2_sync (bvand (rail1 X3) (rail1 Y2)))
				(and3x3_sync (bvand (rail1 X3) (rail1 Y3)))
				(and3x8_sync (bvand (rail1 X3) (rail1 Y8)))
				(and3x9_sync (bvand (rail1 X3) (rail1 Y9)))
				(and8x7_sync (bvand (rail1 X8) (rail1 Y7)))
				(and8x6_sync (bvand (rail1 X8) (rail1 Y6)))
				(and8x5_sync (bvand (rail1 X8) (rail1 Y5)))
				(and8x4_sync (bvand (rail1 X8) (rail1 Y4)))
				(and8x3_sync (bvand (rail1 X8) (rail1 Y3)))
				(and8x2_sync (bvand (rail1 X8) (rail1 Y2)))
				(and8x1_sync (bvand (rail1 X8) (rail1 Y1)))
				(and8x0_sync (bvand (rail1 X8) (rail1 Y0)))
				(and8x9_sync (bvand (rail1 X8) (rail1 Y9)))
				(and8x8_sync (bvand (rail1 X8) (rail1 Y8)))
			)
		(let
			(
				(I9_sync (bvxor and5x0_sync and4x1_sync))
				(I8_sync (bvand and4x0_sync and3x1_sync))
				(I2_sync (bvand and2x0_sync and1x1_sync))
				(C1x1_sync (bvand and1x0_sync and0x1_sync))
				(I20_sync (bvand and8x0_sync and7x1_sync))
				(I21_sync (bvxor and9x0_sync and8x1_sync))
				(I3_sync (bvxor and3x0_sync and2x1_sync))
				(I23_sync (bvand and9x0_sync and8x1_sync))
				(I5_sync (bvand and3x0_sync and2x1_sync))
				(I14_sync (bvand and6x0_sync and5x1_sync))
				(I6_sync (bvxor and4x0_sync and3x1_sync))
				(I11_sync (bvand and5x0_sync and4x1_sync))
				(I15_sync (bvxor and7x0_sync and6x1_sync))
				(I0_sync (bvxor and2x0_sync and1x1_sync))
				(I12_sync (bvxor and6x0_sync and5x1_sync))
				(Z1_sync (bvxor and1x0_sync and0x1_sync))
				(I17_sync (bvand and7x0_sync and6x1_sync))
				(I18_sync (bvxor and8x0_sync and7x1_sync))
			)
		(let
			(
				(I1_sync (bvand I0_sync C1x1_sync))
				(S1x2_sync (bvxor I0_sync C1x1_sync))
			)
		(let
			(
				(C1x2_sync (bvor I1_sync I2_sync))
				(C2x2_sync (bvand and0x2_sync S1x2_sync))
				(Z2_sync (bvxor and0x2_sync S1x2_sync))
			)
		(let
			(
				(I4_sync (bvand I3_sync C1x2_sync))
				(S1x3_sync (bvxor I3_sync C1x2_sync))
			)
		(let
			(
				(I24_sync (bvxor and1x2_sync S1x3_sync))
				(I26_sync (bvand and1x2_sync S1x3_sync))
				(C1x3_sync (bvor I4_sync I5_sync))
			)
		(let
			(
				(S1x4_sync (bvxor I6_sync C1x3_sync))
				(S2x3_sync (bvxor I24_sync C2x2_sync))
				(I25_sync (bvand I24_sync C2x2_sync))
				(I7_sync (bvand I6_sync C1x3_sync))
			)
		(let
			(
				(C1x4_sync (bvor I7_sync I8_sync))
				(I29_sync (bvand and2x2_sync S1x4_sync))
				(C2x3_sync (bvor I25_sync I26_sync))
				(I27_sync (bvxor and2x2_sync S1x4_sync))
				(C3x3_sync (bvand and0x3_sync S2x3_sync))
				(Z3_sync (bvxor and0x3_sync S2x3_sync))
			)
		(let
			(
				(I28_sync (bvand I27_sync C2x3_sync))
				(S1x5_sync (bvxor I9_sync C1x4_sync))
				(S2x4_sync (bvxor I27_sync C2x3_sync))
				(I10_sync (bvand I9_sync C1x4_sync))
			)
		(let
			(
				(C1x5_sync (bvor I10_sync I11_sync))
				(I30_sync (bvxor and3x2_sync S1x5_sync))
				(I32_sync (bvand and3x2_sync S1x5_sync))
				(C2x4_sync (bvor I28_sync I29_sync))
				(I48_sync (bvxor and1x3_sync S2x4_sync))
				(I50_sync (bvand and1x3_sync S2x4_sync))
			)
		(let
			(
				(S3x4_sync (bvxor I48_sync C3x3_sync))
				(I31_sync (bvand I30_sync C2x4_sync))
				(I13_sync (bvand I12_sync C1x5_sync))
				(S1x6_sync (bvxor I12_sync C1x5_sync))
				(I49_sync (bvand I48_sync C3x3_sync))
				(S2x5_sync (bvxor I30_sync C2x4_sync))
			)
		(let
			(
				(C1x6_sync (bvor I13_sync I14_sync))
				(I33_sync (bvxor and4x2_sync S1x6_sync))
				(C2x5_sync (bvor I31_sync I32_sync))
				(I35_sync (bvand and4x2_sync S1x6_sync))
				(Z4_sync (bvxor and0x4_sync S3x4_sync))
				(C3x4_sync (bvor I49_sync I50_sync))
				(I51_sync (bvxor and2x3_sync S2x5_sync))
				(I53_sync (bvand and2x3_sync S2x5_sync))
				(C4x4_sync (bvand and0x4_sync S3x4_sync))
			)
		(let
			(
				(S3x5_sync (bvxor I51_sync C3x4_sync))
				(I16_sync (bvand I15_sync C1x6_sync))
				(I34_sync (bvand I33_sync C2x5_sync))
				(S1x7_sync (bvxor I15_sync C1x6_sync))
				(S2x6_sync (bvxor I33_sync C2x5_sync))
				(I52_sync (bvand I51_sync C3x4_sync))
			)
		(let
			(
				(I38_sync (bvand and5x2_sync S1x7_sync))
				(C3x5_sync (bvor I52_sync I53_sync))
				(C2x6_sync (bvor I34_sync I35_sync))
				(C1x7_sync (bvor I16_sync I17_sync))
				(I36_sync (bvxor and5x2_sync S1x7_sync))
				(I74_sync (bvand and1x4_sync S3x5_sync))
				(I72_sync (bvxor and1x4_sync S3x5_sync))
				(I54_sync (bvxor and3x3_sync S2x6_sync))
				(I56_sync (bvand and3x3_sync S2x6_sync))
			)
		(let
			(
				(S3x6_sync (bvxor I54_sync C3x5_sync))
				(I19_sync (bvand I18_sync C1x7_sync))
				(S1x8_sync (bvxor I18_sync C1x7_sync))
				(I37_sync (bvand I36_sync C2x6_sync))
				(I73_sync (bvand I72_sync C4x4_sync))
				(S2x7_sync (bvxor I36_sync C2x6_sync))
				(I55_sync (bvand I54_sync C3x5_sync))
				(S4x5_sync (bvxor I72_sync C4x4_sync))
			)
		(let
			(
				(C3x6_sync (bvor I55_sync I56_sync))
				(I39_sync (bvxor and6x2_sync S1x8_sync))
				(I77_sync (bvand and2x4_sync S3x6_sync))
				(C2x7_sync (bvor I37_sync I38_sync))
				(C1x8_sync (bvor I19_sync I20_sync))
				(I59_sync (bvand and4x3_sync S2x7_sync))
				(I75_sync (bvxor and2x4_sync S3x6_sync))
				(C5x5_sync (bvand and0x5_sync S4x5_sync))
				(Z5_sync (bvxor and0x5_sync S4x5_sync))
				(C4x5_sync (bvor I73_sync I74_sync))
				(I57_sync (bvxor and4x3_sync S2x7_sync))
				(I41_sync (bvand and6x2_sync S1x8_sync))
			)
		(let
			(
				(S3x7_sync (bvxor I57_sync C3x6_sync))
				(I76_sync (bvand I75_sync C4x5_sync))
				(I22_sync (bvand I21_sync C1x8_sync))
				(S4x6_sync (bvxor I75_sync C4x5_sync))
				(I58_sync (bvand I57_sync C3x6_sync))
				(S2x8_sync (bvxor I39_sync C2x7_sync))
				(S1x9_sync (bvxor I21_sync C1x8_sync))
				(I40_sync (bvand I39_sync C2x7_sync))
			)
		(let
			(
				(C2x8_sync (bvor I40_sync I41_sync))
				(C1x9_sync (bvor I22_sync I23_sync))
				(I80_sync (bvand and3x4_sync S3x7_sync))
				(C3x7_sync (bvor I58_sync I59_sync))
				(I96_sync (bvxor and1x5_sync S4x6_sync))
				(I60_sync (bvxor and5x3_sync S2x8_sync))
				(I62_sync (bvand and5x3_sync S2x8_sync))
				(I44_sync (bvand and7x2_sync S1x9_sync))
				(I78_sync (bvxor and3x4_sync S3x7_sync))
				(I42_sync (bvxor and7x2_sync S1x9_sync))
				(I98_sync (bvand and1x5_sync S4x6_sync))
				(C4x6_sync (bvor I76_sync I77_sync))
			)
		(let
			(
				(S5x6_sync (bvxor I96_sync C5x5_sync))
				(S3x8_sync (bvxor I60_sync C3x7_sync))
				(I97_sync (bvand I96_sync C5x5_sync))
				(S4x7_sync (bvxor I78_sync C4x6_sync))
				(S2x9_sync (bvxor I42_sync C2x8_sync))
				(I47_sync (bvand and9x1_sync C1x9_sync))
				(I45_sync (bvxor and9x1_sync C1x9_sync))
				(I43_sync (bvand I42_sync C2x8_sync))
				(I79_sync (bvand I78_sync C4x6_sync))
				(I61_sync (bvand I60_sync C3x7_sync))
			)
		(let
			(
				(C2x9_sync (bvor I43_sync I44_sync))
				(I65_sync (bvand and6x3_sync S2x9_sync))
				(C3x8_sync (bvor I61_sync I62_sync))
				(C5x6_sync (bvor I97_sync I98_sync))
				(I63_sync (bvxor and6x3_sync S2x9_sync))
				(I83_sync (bvand and4x4_sync S3x8_sync))
				(Z6_sync (bvxor and0x6_sync S5x6_sync))
				(I81_sync (bvxor and4x4_sync S3x8_sync))
				(I99_sync (bvxor and2x5_sync S4x7_sync))
				(C6x6_sync (bvand and0x6_sync S5x6_sync))
				(C4x7_sync (bvor I79_sync I80_sync))
				(I101_sync (bvand and2x5_sync S4x7_sync))
			)
		(let
			(
				(S4x8_sync (bvxor I81_sync C4x7_sync))
				(S5x7_sync (bvxor I99_sync C5x6_sync))
				(S3x9_sync (bvxor I63_sync C3x8_sync))
				(I64_sync (bvand I63_sync C3x8_sync))
				(I82_sync (bvand I81_sync C4x7_sync))
				(I46_sync (bvand I45_sync C2x9_sync))
				(S2x10_sync (bvxor I45_sync C2x9_sync))
				(I100_sync (bvand I99_sync C5x6_sync))
			)
		(let
			(
				(I68_sync (bvand and8x2_sync S2x10_sync))
				(I86_sync (bvand and5x4_sync S3x9_sync))
				(C2x10_sync (bvor I46_sync I47_sync))
				(I66_sync (bvxor and8x2_sync S2x10_sync))
				(I120_sync (bvxor and1x6_sync S5x7_sync))
				(C4x8_sync (bvor I82_sync I83_sync))
				(I122_sync (bvand and1x6_sync S5x7_sync))
				(C5x7_sync (bvor I100_sync I101_sync))
				(I104_sync (bvand and3x5_sync S4x8_sync))
				(I102_sync (bvxor and3x5_sync S4x8_sync))
				(I84_sync (bvxor and5x4_sync S3x9_sync))
				(C3x9_sync (bvor I64_sync I65_sync))
			)
		(let
			(
				(S4x9_sync (bvxor I84_sync C4x8_sync))
				(S5x8_sync (bvxor I102_sync C5x7_sync))
				(S6x7_sync (bvxor I120_sync C6x6_sync))
				(I69_sync (bvxor and9x2_sync C2x10_sync))
				(I121_sync (bvand I120_sync C6x6_sync))
				(I67_sync (bvand I66_sync C3x9_sync))
				(I71_sync (bvand and9x2_sync C2x10_sync))
				(S3x10_sync (bvxor I66_sync C3x9_sync))
				(I103_sync (bvand I102_sync C5x7_sync))
				(I85_sync (bvand I84_sync C4x8_sync))
			)
		(let
			(
				(I105_sync (bvxor and4x5_sync S4x9_sync))
				(C3x10_sync (bvor I67_sync I68_sync))
				(C4x9_sync (bvor I85_sync I86_sync))
				(I123_sync (bvxor and2x6_sync S5x8_sync))
				(I125_sync (bvand and2x6_sync S5x8_sync))
				(C5x8_sync (bvor I103_sync I104_sync))
				(I107_sync (bvand and4x5_sync S4x9_sync))
				(I89_sync (bvand and7x3_sync S3x10_sync))
				(Z7_sync (bvxor and0x7_sync S6x7_sync))
				(C6x7_sync (bvor I121_sync I122_sync))
				(I87_sync (bvxor and7x3_sync S3x10_sync))
				(C7x7_sync (bvand and0x7_sync S6x7_sync))
			)
		(let
			(
				(S6x8_sync (bvxor I123_sync C6x7_sync))
				(S5x9_sync (bvxor I105_sync C5x8_sync))
				(S4x10_sync (bvxor I87_sync C4x9_sync))
				(I88_sync (bvand I87_sync C4x9_sync))
				(I124_sync (bvand I123_sync C6x7_sync))
				(I70_sync (bvand I69_sync C3x10_sync))
				(I106_sync (bvand I105_sync C5x8_sync))
				(S3x11_sync (bvxor I69_sync C3x10_sync))
			)
		(let
			(
				(C4x10_sync (bvor I88_sync I89_sync))
				(I108_sync (bvxor and6x4_sync S4x10_sync))
				(C5x9_sync (bvor I106_sync I107_sync))
				(I146_sync (bvand and1x7_sync S6x8_sync))
				(C3x11_sync (bvor I70_sync I71_sync))
				(I144_sync (bvxor and1x7_sync S6x8_sync))
				(C6x8_sync (bvor I124_sync I125_sync))
				(I90_sync (bvxor and8x3_sync S3x11_sync))
				(I126_sync (bvxor and3x6_sync S5x9_sync))
				(I92_sync (bvand and8x3_sync S3x11_sync))
				(I128_sync (bvand and3x6_sync S5x9_sync))
				(I110_sync (bvand and6x4_sync S4x10_sync))
			)
		(let
			(
				(S4x11_sync (bvxor I90_sync C4x10_sync))
				(S6x9_sync (bvxor I126_sync C6x8_sync))
				(S7x8_sync (bvxor I144_sync C7x7_sync))
				(I109_sync (bvand I108_sync C5x9_sync))
				(I145_sync (bvand I144_sync C7x7_sync))
				(I95_sync (bvand and9x3_sync C3x11_sync))
				(I91_sync (bvand I90_sync C4x10_sync))
				(I93_sync (bvxor and9x3_sync C3x11_sync))
				(I127_sync (bvand I126_sync C6x8_sync))
				(S5x10_sync (bvxor I108_sync C5x9_sync))
			)
		(let
			(
				(C4x11_sync (bvor I91_sync I92_sync))
				(I149_sync (bvand and2x7_sync S6x9_sync))
				(C7x8_sync (bvor I145_sync I146_sync))
				(C5x10_sync (bvor I109_sync I110_sync))
				(I131_sync (bvand and5x5_sync S5x10_sync))
				(I147_sync (bvxor and2x7_sync S6x9_sync))
				(C6x9_sync (bvor I127_sync I128_sync))
				(Z8_sync (bvxor and0x8_sync S7x8_sync))
				(I111_sync (bvxor and7x4_sync S4x11_sync))
				(I129_sync (bvxor and5x5_sync S5x10_sync))
				(I113_sync (bvand and7x4_sync S4x11_sync))
				(C8x8_sync (bvand and0x8_sync S7x8_sync))
			)
		(let
			(
				(I148_sync (bvand I147_sync C7x8_sync))
				(I112_sync (bvand I111_sync C5x10_sync))
				(S7x9_sync (bvxor I147_sync C7x8_sync))
				(S4x12_sync (bvxor I93_sync C4x11_sync))
				(I94_sync (bvand I93_sync C4x11_sync))
				(I130_sync (bvand I129_sync C6x9_sync))
				(S5x11_sync (bvxor I111_sync C5x10_sync))
				(S6x10_sync (bvxor I129_sync C6x9_sync))
			)
		(let
			(
				(C4x12_sync (bvor I94_sync I95_sync))
				(I168_sync (bvxor and1x8_sync S7x9_sync))
				(C5x11_sync (bvor I112_sync I113_sync))
				(I152_sync (bvand and4x6_sync S6x10_sync))
				(C6x10_sync (bvor I130_sync I131_sync))
				(I132_sync (bvxor and6x5_sync S5x11_sync))
				(I150_sync (bvxor and4x6_sync S6x10_sync))
				(I134_sync (bvand and6x5_sync S5x11_sync))
				(C7x9_sync (bvor I148_sync I149_sync))
				(I170_sync (bvand and1x8_sync S7x9_sync))
				(I114_sync (bvxor and8x4_sync S4x12_sync))
				(I116_sync (bvand and8x4_sync S4x12_sync))
			)
		(let
			(
				(S7x10_sync (bvxor I150_sync C7x9_sync))
				(I119_sync (bvand and9x4_sync C4x12_sync))
				(I169_sync (bvand I168_sync C8x8_sync))
				(S8x9_sync (bvxor I168_sync C8x8_sync))
				(I133_sync (bvand I132_sync C6x10_sync))
				(I151_sync (bvand I150_sync C7x9_sync))
				(I117_sync (bvxor and9x4_sync C4x12_sync))
				(S5x12_sync (bvxor I114_sync C5x11_sync))
				(I115_sync (bvand I114_sync C5x11_sync))
				(S6x11_sync (bvxor I132_sync C6x10_sync))
			)
		(let
			(
				(C7x10_sync (bvor I151_sync I152_sync))
				(C9x9_sync (bvand and0x9_sync S8x9_sync))
				(C5x12_sync (bvor I115_sync I116_sync))
				(I153_sync (bvxor and5x6_sync S6x11_sync))
				(I173_sync (bvand and3x7_sync S7x10_sync))
				(I171_sync (bvxor and3x7_sync S7x10_sync))
				(I155_sync (bvand and5x6_sync S6x11_sync))
				(I137_sync (bvand and7x5_sync S5x12_sync))
				(C6x11_sync (bvor I133_sync I134_sync))
				(I135_sync (bvxor and7x5_sync S5x12_sync))
				(C8x9_sync (bvor I169_sync I170_sync))
				(Z9_sync (bvxor and0x9_sync S8x9_sync))
			)
		(let
			(
				(S7x11_sync (bvxor I153_sync C7x10_sync))
				(I118_sync (bvand I117_sync C5x12_sync))
				(I172_sync (bvand I171_sync C8x9_sync))
				(I154_sync (bvand I153_sync C7x10_sync))
				(S8x10_sync (bvxor I171_sync C8x9_sync))
				(S5x13_sync (bvxor I117_sync C5x12_sync))
				(S6x12_sync (bvxor I135_sync C6x11_sync))
				(I136_sync (bvand I135_sync C6x11_sync))
			)
		(let
			(
				(I192_sync (bvxor and2x8_sync S8x10_sync))
				(C8x10_sync (bvor I172_sync I173_sync))
				(I176_sync (bvand and4x7_sync S7x11_sync))
				(I140_sync (bvand and8x5_sync S5x13_sync))
				(I174_sync (bvxor and4x7_sync S7x11_sync))
				(C6x12_sync (bvor I136_sync I137_sync))
				(C7x11_sync (bvor I154_sync I155_sync))
				(I156_sync (bvxor and6x6_sync S6x12_sync))
				(C5x13_sync (bvor I118_sync I119_sync))
				(I138_sync (bvxor and8x5_sync S5x13_sync))
				(I158_sync (bvand and6x6_sync S6x12_sync))
				(I194_sync (bvand and2x8_sync S8x10_sync))
			)
		(let
			(
				(I193_sync (bvand I192_sync C9x9_sync))
				(I143_sync (bvand and9x5_sync C5x13_sync))
				(I175_sync (bvand I174_sync C8x10_sync))
				(I141_sync (bvxor and9x5_sync C5x13_sync))
				(S7x12_sync (bvxor I156_sync C7x11_sync))
				(I157_sync (bvand I156_sync C7x11_sync))
				(S8x11_sync (bvxor I174_sync C8x10_sync))
				(I139_sync (bvand I138_sync C6x12_sync))
				(S6x13_sync (bvxor I138_sync C6x12_sync))
				(S9x10_sync (bvxor I192_sync C9x9_sync))
			)
		(let
			(
				(C8x11_sync (bvor I175_sync I176_sync))
				(I197_sync (bvand and3x8_sync S8x11_sync))
				(I179_sync (bvand and5x7_sync S7x12_sync))
				(I177_sync (bvxor and5x7_sync S7x12_sync))
				(C6x13_sync (bvor I139_sync I140_sync))
				(I161_sync (bvand and7x6_sync S6x13_sync))
				(C9x10_sync (bvor I193_sync I194_sync))
				(C7x12_sync (bvor I157_sync I158_sync))
				(C10x10_sync (bvand and1x9_sync S9x10_sync))
				(Z10_sync (bvxor and1x9_sync S9x10_sync))
				(I195_sync (bvxor and3x8_sync S8x11_sync))
				(I159_sync (bvxor and7x6_sync S6x13_sync))
			)
		(let
			(
				(S7x13_sync (bvxor I159_sync C7x12_sync))
				(I178_sync (bvand I177_sync C8x11_sync))
				(I142_sync (bvand I141_sync C6x13_sync))
				(I196_sync (bvand I195_sync C9x10_sync))
				(I160_sync (bvand I159_sync C7x12_sync))
				(S8x12_sync (bvxor I177_sync C8x11_sync))
				(S6x14_sync (bvxor I141_sync C6x13_sync))
				(S9x11_sync (bvxor I195_sync C9x10_sync))
			)
		(let
			(
				(I218_sync (bvand and2x9_sync S9x11_sync))
				(I182_sync (bvand and6x7_sync S7x13_sync))
				(I180_sync (bvxor and6x7_sync S7x13_sync))
				(C8x12_sync (bvor I178_sync I179_sync))
				(I164_sync (bvand and8x6_sync S6x14_sync))
				(I198_sync (bvxor and4x8_sync S8x12_sync))
				(C6x14_sync (bvor I142_sync I143_sync))
				(I216_sync (bvxor and2x9_sync S9x11_sync))
				(I162_sync (bvxor and8x6_sync S6x14_sync))
				(C9x11_sync (bvor I196_sync I197_sync))
				(C7x13_sync (bvor I160_sync I161_sync))
				(I200_sync (bvand and4x8_sync S8x12_sync))
			)
		(let
			(
				(S7x14_sync (bvxor I162_sync C7x13_sync))
				(I181_sync (bvand I180_sync C8x12_sync))
				(I199_sync (bvand I198_sync C9x11_sync))
				(I165_sync (bvxor and9x6_sync C6x14_sync))
				(I167_sync (bvand and9x6_sync C6x14_sync))
				(I217_sync (bvand I216_sync C10x10_sync))
				(Z11_sync (bvxor I216_sync C10x10_sync))
				(S8x13_sync (bvxor I180_sync C8x12_sync))
				(I163_sync (bvand I162_sync C7x13_sync))
				(S9x12_sync (bvxor I198_sync C9x11_sync))
			)
		(let
			(
				(I185_sync (bvand and7x7_sync S7x14_sync))
				(I183_sync (bvxor and7x7_sync S7x14_sync))
				(C8x13_sync (bvor I181_sync I182_sync))
				(C9x12_sync (bvor I199_sync I200_sync))
				(I221_sync (bvand and3x9_sync S9x12_sync))
				(I219_sync (bvxor and3x9_sync S9x12_sync))
				(C10x11_sync (bvor I217_sync I218_sync))
				(I203_sync (bvand and5x8_sync S8x13_sync))
				(C7x14_sync (bvor I163_sync I164_sync))
				(I201_sync (bvxor and5x8_sync S8x13_sync))
			)
		(let
			(
				(I184_sync (bvand I183_sync C8x13_sync))
				(S7x15_sync (bvxor I165_sync C7x14_sync))
				(I166_sync (bvand I165_sync C7x14_sync))
				(Z12_sync (bvxor I219_sync C10x11_sync))
				(I220_sync (bvand I219_sync C10x11_sync))
				(S8x14_sync (bvxor I183_sync C8x13_sync))
				(I202_sync (bvand I201_sync C9x12_sync))
				(S9x13_sync (bvxor I201_sync C9x12_sync))
			)
		(let
			(
				(I186_sync (bvxor and8x7_sync S7x15_sync))
				(C8x14_sync (bvor I184_sync I185_sync))
				(I224_sync (bvand and4x9_sync S9x13_sync))
				(I222_sync (bvxor and4x9_sync S9x13_sync))
				(I188_sync (bvand and8x7_sync S7x15_sync))
				(C9x13_sync (bvor I202_sync I203_sync))
				(I204_sync (bvxor and6x8_sync S8x14_sync))
				(I206_sync (bvand and6x8_sync S8x14_sync))
				(C7x15_sync (bvor I166_sync I167_sync))
				(C10x12_sync (bvor I220_sync I221_sync))
			)
		(let
			(
				(I191_sync (bvand and9x7_sync C7x15_sync))
				(I187_sync (bvand I186_sync C8x14_sync))
				(I205_sync (bvand I204_sync C9x13_sync))
				(I223_sync (bvand I222_sync C10x12_sync))
				(Z13_sync (bvxor I222_sync C10x12_sync))
				(I189_sync (bvxor and9x7_sync C7x15_sync))
				(S8x15_sync (bvxor I186_sync C8x14_sync))
				(S9x14_sync (bvxor I204_sync C9x13_sync))
			)
		(let
			(
				(C8x15_sync (bvor I187_sync I188_sync))
				(I227_sync (bvand and5x9_sync S9x14_sync))
				(I225_sync (bvxor and5x9_sync S9x14_sync))
				(I207_sync (bvxor and7x8_sync S8x15_sync))
				(C10x13_sync (bvor I223_sync I224_sync))
				(I209_sync (bvand and7x8_sync S8x15_sync))
				(C9x14_sync (bvor I205_sync I206_sync))
			)
		(let
			(
				(I190_sync (bvand I189_sync C8x15_sync))
				(I226_sync (bvand I225_sync C10x13_sync))
				(Z14_sync (bvxor I225_sync C10x13_sync))
				(S8x16_sync (bvxor I189_sync C8x15_sync))
				(S9x15_sync (bvxor I207_sync C9x14_sync))
				(I208_sync (bvand I207_sync C9x14_sync))
			)
		(let
			(
				(C8x16_sync (bvor I190_sync I191_sync))
				(I228_sync (bvxor and6x9_sync S9x15_sync))
				(I212_sync (bvand and8x8_sync S8x16_sync))
				(I210_sync (bvxor and8x8_sync S8x16_sync))
				(C9x15_sync (bvor I208_sync I209_sync))
				(I230_sync (bvand and6x9_sync S9x15_sync))
				(C10x14_sync (bvor I226_sync I227_sync))
			)
		(let
			(
				(I211_sync (bvand I210_sync C9x15_sync))
				(I229_sync (bvand I228_sync C10x14_sync))
				(I213_sync (bvxor and9x8_sync C8x16_sync))
				(Z15_sync (bvxor I228_sync C10x14_sync))
				(I215_sync (bvand and9x8_sync C8x16_sync))
				(S9x16_sync (bvxor I210_sync C9x15_sync))
			)
		(let
			(
				(C10x15_sync (bvor I229_sync I230_sync))
				(C9x16_sync (bvor I211_sync I212_sync))
				(I231_sync (bvxor and7x9_sync S9x16_sync))
				(I233_sync (bvand and7x9_sync S9x16_sync))
			)
		(let
			(
				(Z16_sync (bvxor I231_sync C10x15_sync))
				(S9x17_sync (bvxor I213_sync C9x16_sync))
				(I214_sync (bvand I213_sync C9x16_sync))
				(I232_sync (bvand I231_sync C10x15_sync))
			)
		(let
			(
				(I234_sync (bvxor and8x9_sync S9x17_sync))
				(C9x17_sync (bvor I214_sync I215_sync))
				(I236_sync (bvand and8x9_sync S9x17_sync))
				(C10x16_sync (bvor I232_sync I233_sync))
			)
		(let
			(
				(I235_sync (bvand I234_sync C10x16_sync))
				(I237_sync (bvxor and9x9_sync C9x17_sync))
				(I239_sync (bvand and9x9_sync C9x17_sync))
				(Z17_sync (bvxor I234_sync C10x16_sync))
			)
		(let
			(
				(C10x17_sync (bvor I235_sync I236_sync))
			)
		(let
			(
				(I238_sync (bvand I237_sync C10x17_sync))
				(Z18_sync (bvxor I237_sync C10x17_sync))
			)
		(let
			(
				(Z19_sync (bvor I238_sync I239_sync))
			)
		(let
			(
				(P0_sync (sync_HA_sum (rail1 ACC0) Z0_sync))
				(C0_sync (sync_HA_carry (rail1 ACC0) Z0_sync))
			)
		(let
			(
				(P1_sync (sync_FA_sum C0_sync (rail1 ACC1) Z1_sync))
				(C1_sync (sync_FA_carry C0_sync (rail1 ACC1) Z1_sync))
			)
		(let
			(
				(P2_sync (sync_FA_sum C1_sync (rail1 ACC2) Z2_sync))
				(C2_sync (sync_FA_carry C1_sync (rail1 ACC2) Z2_sync))
			)
		(let
			(
				(P3_sync (sync_FA_sum C2_sync (rail1 ACC3) Z3_sync))
				(C3_sync (sync_FA_carry C2_sync (rail1 ACC3) Z3_sync))
			)
		(let
			(
				(P4_sync (sync_FA_sum C3_sync (rail1 ACC4) Z4_sync))
				(C4_sync (sync_FA_carry C3_sync (rail1 ACC4) Z4_sync))
			)
		(let
			(
				(P5_sync (sync_FA_sum C4_sync (rail1 ACC5) Z5_sync))
				(C5_sync (sync_FA_carry C4_sync (rail1 ACC5) Z5_sync))
			)
		(let
			(
				(P6_sync (sync_FA_sum C5_sync (rail1 ACC6) Z6_sync))
				(C6_sync (sync_FA_carry C5_sync (rail1 ACC6) Z6_sync))
			)
		(let
			(
				(P7_sync (sync_FA_sum C6_sync (rail1 ACC7) Z7_sync))
				(C7_sync (sync_FA_carry C6_sync (rail1 ACC7) Z7_sync))
			)
		(let
			(
				(P8_sync (sync_FA_sum C7_sync (rail1 ACC8) Z8_sync))
				(C8_sync (sync_FA_carry C7_sync (rail1 ACC8) Z8_sync))
			)
		(let
			(
				(P9_sync (sync_FA_sum C8_sync (rail1 ACC9) Z9_sync))
				(C9_sync (sync_FA_carry C8_sync (rail1 ACC9) Z9_sync))
			)
		(let
			(
				(P10_sync (sync_FA_sum C9_sync (rail1 ACC10) Z10_sync))
				(C10_sync (sync_FA_carry C9_sync (rail1 ACC10) Z10_sync))
			)
		(let
			(
				(P11_sync (sync_FA_sum C10_sync (rail1 ACC11) Z11_sync))
				(C11_sync (sync_FA_carry C10_sync (rail1 ACC11) Z11_sync))
			)
		(let
			(
				(P12_sync (sync_FA_sum C11_sync (rail1 ACC12) Z12_sync))
				(C12_sync (sync_FA_carry C11_sync (rail1 ACC12) Z12_sync))
			)
		(let
			(
				(P13_sync (sync_FA_sum C12_sync (rail1 ACC13) Z13_sync))
				(C13_sync (sync_FA_carry C12_sync (rail1 ACC13) Z13_sync))
			)
		(let
			(
				(P14_sync (sync_FA_sum C13_sync (rail1 ACC14) Z14_sync))
				(C14_sync (sync_FA_carry C13_sync (rail1 ACC14) Z14_sync))
			)
		(let
			(
				(P15_sync (sync_FA_sum C14_sync (rail1 ACC15) Z15_sync))
				(C15_sync (sync_FA_carry C14_sync (rail1 ACC15) Z15_sync))
			)
		(let
			(
				(P16_sync (sync_FA_sum C15_sync (rail1 ACC16) Z16_sync))
				(C16_sync (sync_FA_carry C15_sync (rail1 ACC16) Z16_sync))
			)
		(let
			(
				(P17_sync (sync_FA_sum C16_sync (rail1 ACC17) Z17_sync))
				(C17_sync (sync_FA_carry C16_sync (rail1 ACC17) Z17_sync))
			)
		(let
			(
				(P18_sync (sync_FA_sum C17_sync (rail1 ACC18) Z18_sync))
				(P19_sync (sync_FA_carry C17_sync (rail1 ACC18) Z18_sync))
			)
		(let
			(
				(acc0_1_sync (sync_Reg0 P0_sync Ki1 reset (rail1 cs1)))
				(acc1_1_sync (sync_Reg0 P1_sync Ki1 reset (rail1 cs1)))
				(acc2_1_sync (sync_Reg0 P2_sync Ki1 reset (rail1 cs1)))
				(acc3_1_sync (sync_Reg0 P3_sync Ki1 reset (rail1 cs1)))
				(acc4_1_sync (sync_Reg0 P4_sync Ki1 reset (rail1 cs1)))
				(acc5_1_sync (sync_Reg0 P5_sync Ki1 reset (rail1 cs1)))
				(acc6_1_sync (sync_Reg0 P6_sync Ki1 reset (rail1 cs1)))
				(acc7_1_sync (sync_Reg0 P7_sync Ki1 reset (rail1 cs1)))
				(acc8_1_sync (sync_Reg0 P8_sync Ki1 reset (rail1 cs1)))
				(acc9_1_sync (sync_Reg0 P9_sync Ki1 reset (rail1 cs1)))
				(acc10_1_sync (sync_Reg0 P10_sync Ki1 reset (rail1 cs1)))
				(acc11_1_sync (sync_Reg0 P11_sync Ki1 reset (rail1 cs1)))
				(acc12_1_sync (sync_Reg0 P12_sync Ki1 reset (rail1 cs1)))
				(acc13_1_sync (sync_Reg0 P13_sync Ki1 reset (rail1 cs1)))
				(acc14_1_sync (sync_Reg0 P14_sync Ki1 reset (rail1 cs1)))
				(acc15_1_sync (sync_Reg0 P15_sync Ki1 reset (rail1 cs1)))
				(acc16_1_sync (sync_Reg0 P16_sync Ki1 reset (rail1 cs1)))
				(acc17_1_sync (sync_Reg0 P17_sync Ki1 reset (rail1 cs1)))
				(acc18_1_sync (sync_Reg0 P18_sync Ki1 reset (rail1 cs1)))
				(acc19_1_sync (sync_Reg0 P19_sync Ki1 reset (rail1 cs1)))
			)
		(=>
			(and
				(= (_ bv0 1) Gc_0)
				(= (_ bv1 1) Ki0)
				(= (_ bv1 1) Ki1)
				(datap Xi0)
				(datap Xi1)
				(datap Xi2)
				(datap Xi3)
				(datap Xi4)
				(datap Xi5)
				(datap Xi6)
				(datap Xi7)
				(datap Xi8)
				(datap Xi9)
				(datap Yi0)
				(datap Yi1)
				(datap Yi2)
				(datap Yi3)
				(datap Yi4)
				(datap Yi5)
				(datap Yi6)
				(datap Yi7)
				(datap Yi8)
				(datap Yi9)
				(datap acci0)
				(datap acci1)
				(datap acci2)
				(datap acci3)
				(datap acci4)
				(datap acci5)
				(datap acci6)
				(datap acci7)
				(datap acci8)
				(datap acci9)
				(datap acci10)
				(datap acci11)
				(datap acci12)
				(datap acci13)
				(datap acci14)
				(datap acci15)
				(datap acci16)
				(datap acci17)
				(datap acci18)
				(datap acci19)
				(= o_ncl (concat (rail1 acc19_1) (rail1 acc18_1) (rail1 acc17_1) (rail1 acc16_1) (rail1 acc15_1) (rail1 acc14_1) (rail1 acc13_1) (rail1 acc12_1) (rail1 acc11_1) (rail1 acc10_1) (rail1 acc9_1) (rail1 acc8_1) (rail1 acc7_1) (rail1 acc6_1) (rail1 acc5_1) (rail1 acc4_1) (rail1 acc3_1) (rail1 acc2_1) (rail1 acc1_1) (rail1 acc0_1)))
				(= o_sync (concat acc19_1_sync acc18_1_sync acc17_1_sync acc16_1_sync acc15_1_sync acc14_1_sync acc13_1_sync acc12_1_sync acc11_1_sync acc10_1_sync acc9_1_sync acc8_1_sync acc7_1_sync acc6_1_sync acc5_1_sync acc4_1_sync acc3_1_sync acc2_1_sync acc1_1_sync acc0_1_sync))
				(= i_x (concat (rail1 Xi9) (rail1 Xi8) (rail1 Xi7) (rail1 Xi6) (rail1 Xi5) (rail1 Xi4) (rail1 Xi3) (rail1 Xi2) (rail1 Xi1) (rail1 Xi0)))
				(= i_y (concat (rail1 Yi9) (rail1 Yi8) (rail1 Yi7) (rail1 Yi6) (rail1 Yi5) (rail1 Yi4) (rail1 Yi3) (rail1 Yi2) (rail1 Yi1) (rail1 Yi0)))
				(= i_acc (concat (rail1 acci19) (rail1 acci18) (rail1 acci17) (rail1 acci16) (rail1 acci15) (rail1 acci14) (rail1 acci13) (rail1 acci12) (rail1 acci11) (rail1 acci10) (rail1 acci9) (rail1 acci8) (rail1 acci7) (rail1 acci6) (rail1 acci5) (rail1 acci4) (rail1 acci3) (rail1 acci2) (rail1 acci1) (rail1 acci0)))
				(= o_z (concat Z19_1 Z18_1 Z17_1 Z16_1 Z15_1 Z14_1 Z13_1 Z12_1 Z11_1 Z10_1 Z9_1 Z8_1 Z7_1 Z6_1 Z5_1 Z4_1 Z3_1 Z2_1 Z1_1 Z0_1))
			)
			(and
				(= (rail1 acc0_1) acc0_1_sync)
				(= (rail1 acc1_1) acc1_1_sync)
				(= (rail1 acc2_1) acc2_1_sync)
				(= (rail1 acc3_1) acc3_1_sync)
				(= (rail1 acc4_1) acc4_1_sync)
				(= (rail1 acc5_1) acc5_1_sync)
				(= (rail1 acc6_1) acc6_1_sync)
				(= (rail1 acc7_1) acc7_1_sync)
				(= (rail1 acc8_1) acc8_1_sync)
				(= (rail1 acc9_1) acc9_1_sync)
				(= (rail1 acc10_1) acc10_1_sync)
				(= (rail1 acc11_1) acc11_1_sync)
				(= (rail1 acc12_1) acc12_1_sync)
				(= (rail1 acc13_1) acc13_1_sync)
				(= (rail1 acc14_1) acc14_1_sync)
				(= (rail1 acc15_1) acc15_1_sync)
				(= (rail1 acc16_1) acc16_1_sync)
				(= (rail1 acc17_1) acc17_1_sync)
				(= (rail1 acc18_1) acc18_1_sync)
				(= (rail1 acc19_1) acc19_1_sync)
			)
		)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
	)
)

(check-sat)
(get-model)
