Analysis & Synthesis report for E_Audio
Fri Apr 22 10:07:48 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |E_Audio|I2C_AV_Config:u3|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component|altsyncram_uv02:auto_generated
 16. Parameter Settings for User Entity Instance: clk_18_4:clk_18_4_inst|clk_18_4_0002:clk_18_4_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: I2C_AV_Config:u3
 18. Parameter Settings for User Entity Instance: AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst
 19. Parameter Settings for User Entity Instance: syn_fifo:syn_fifo_inst
 20. Parameter Settings for User Entity Instance: syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"
 23. Port Connectivity Checks: "I2C_AV_Config:u3"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 22 10:07:48 2016      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; E_Audio                                    ;
; Top-level Entity Name           ; E_Audio                                    ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 212                                        ;
; Total pins                      ; 36                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 1,048,576                                  ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; E_Audio            ; E_Audio            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library  ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+----------+
; Modules/syn_fifo.v               ; yes             ; User Verilog HDL File        ; C:/Users/jeffe/Desktop/Audio/Modules/syn_fifo.v                      ;          ;
; Modules/I2C_Controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/jeffe/Desktop/Audio/Modules/I2C_Controller.v                ;          ;
; Modules/I2C_AV_Config.v          ; yes             ; User Verilog HDL File        ; C:/Users/jeffe/Desktop/Audio/Modules/I2C_AV_Config.v                 ;          ;
; Modules/AUDIO_DAC_ADC.v          ; yes             ; User Verilog HDL File        ; C:/Users/jeffe/Desktop/Audio/Modules/AUDIO_DAC_ADC.v                 ;          ;
; clk_18_4.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/jeffe/Desktop/Audio/clk_18_4.v                              ; clk_18_4 ;
; clk_18_4/clk_18_4_0002.v         ; yes             ; User Verilog HDL File        ; C:/Users/jeffe/Desktop/Audio/clk_18_4/clk_18_4_0002.v                ; clk_18_4 ;
; Modules/RAM2_MEMORY.v            ; yes             ; User Wizard-Generated File   ; C:/Users/jeffe/Desktop/Audio/Modules/RAM2_MEMORY.v                   ;          ;
; e_audio.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/jeffe/Desktop/Audio/e_audio.v                               ;          ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v          ;          ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;          ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;          ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;          ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;          ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;          ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;          ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;          ;
; db/altsyncram_uv02.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/jeffe/Desktop/Audio/db/altsyncram_uv02.tdf                  ;          ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/jeffe/Desktop/Audio/db/decode_dla.tdf                       ;          ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/jeffe/Desktop/Audio/db/mux_chb.tdf                          ;          ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 189                                       ;
;                                             ;                                           ;
; Combinational ALUT usage for logic          ; 273                                       ;
;     -- 7 input functions                    ; 10                                        ;
;     -- 6 input functions                    ; 88                                        ;
;     -- 5 input functions                    ; 24                                        ;
;     -- 4 input functions                    ; 35                                        ;
;     -- <=3 input functions                  ; 116                                       ;
;                                             ;                                           ;
; Dedicated logic registers                   ; 212                                       ;
;                                             ;                                           ;
; I/O pins                                    ; 36                                        ;
; Total MLAB memory bits                      ; 0                                         ;
; Total block memory bits                     ; 1048576                                   ;
;                                             ;                                           ;
; Total DSP Blocks                            ; 0                                         ;
;                                             ;                                           ;
; Total PLLs                                  ; 2                                         ;
;     -- PLLs                                 ; 2                                         ;
;                                             ;                                           ;
; Maximum fan-out node                        ; AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst|oAUD_BCK ;
; Maximum fan-out                             ; 237                                       ;
; Total fan-out                               ; 5711                                      ;
; Average fan-out                             ; 8.26                                      ;
+---------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |E_Audio                                     ; 273 (0)           ; 212 (0)      ; 1048576           ; 0          ; 36   ; 0            ; |E_Audio                                                                                                                                             ; work         ;
;    |AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst|        ; 70 (70)           ; 82 (82)      ; 0                 ; 0          ; 0    ; 0            ; |E_Audio|AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst                                                                                                            ; work         ;
;    |I2C_AV_Config:u3|                        ; 80 (46)           ; 59 (37)      ; 0                 ; 0          ; 0    ; 0            ; |E_Audio|I2C_AV_Config:u3                                                                                                                            ; work         ;
;       |I2C_Controller:u0|                    ; 34 (34)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |E_Audio|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                          ; work         ;
;    |clk_18_4:clk_18_4_inst|                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |E_Audio|clk_18_4:clk_18_4_inst                                                                                                                      ; clk_18_4     ;
;       |clk_18_4_0002:clk_18_4_inst|          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |E_Audio|clk_18_4:clk_18_4_inst|clk_18_4_0002:clk_18_4_inst                                                                                          ; clk_18_4     ;
;          |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |E_Audio|clk_18_4:clk_18_4_inst|clk_18_4_0002:clk_18_4_inst|altera_pll:altera_pll_i                                                                  ; work         ;
;    |syn_fifo:syn_fifo_inst|                  ; 123 (59)          ; 71 (65)      ; 1048576           ; 0          ; 0    ; 0            ; |E_Audio|syn_fifo:syn_fifo_inst                                                                                                                      ; work         ;
;       |RAM2_MEMORY:RAM2_MEMORY_inst|         ; 64 (0)            ; 6 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |E_Audio|syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 64 (0)            ; 6 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |E_Audio|syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_uv02:auto_generated| ; 64 (0)            ; 6 (6)        ; 1048576           ; 0          ; 0    ; 0            ; |E_Audio|syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component|altsyncram_uv02:auto_generated                          ; work         ;
;                |decode_dla:decode2|          ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |E_Audio|syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component|altsyncram_uv02:auto_generated|decode_dla:decode2       ; work         ;
;                |decode_dla:rden_decode_b|    ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |E_Audio|syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component|altsyncram_uv02:auto_generated|decode_dla:rden_decode_b ; work         ;
;                |mux_chb:mux3|                ; 48 (48)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |E_Audio|syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component|altsyncram_uv02:auto_generated|mux_chb:mux3             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component|altsyncram_uv02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------+
; Altera ; altera_pll   ; 14.1    ; N/A          ; N/A          ; |E_Audio|clk_18_4:clk_18_4_inst                              ; clk_18_4.v            ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |E_Audio|syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst ; Modules/RAM2_MEMORY.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |E_Audio|I2C_AV_Config:u3|mSetup_ST               ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+---------------------------------------------------+------------------------------------------------------+
; Register name                                     ; Reason for Removal                                   ;
+---------------------------------------------------+------------------------------------------------------+
; I2C_AV_Config:u3|mI2C_DATA[22,23]                 ; Stuck at GND due to stuck port data_in               ;
; I2C_AV_Config:u3|mI2C_DATA[20,21]                 ; Stuck at VCC due to stuck port data_in               ;
; I2C_AV_Config:u3|mI2C_DATA[19]                    ; Stuck at GND due to stuck port data_in               ;
; I2C_AV_Config:u3|mI2C_DATA[18]                    ; Stuck at VCC due to stuck port data_in               ;
; I2C_AV_Config:u3|mI2C_DATA[7,8,13..17]            ; Stuck at GND due to stuck port data_in               ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[22,23]      ; Stuck at GND due to stuck port data_in               ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]      ; Stuck at VCC due to stuck port data_in               ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[19]         ; Stuck at GND due to stuck port data_in               ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[18]         ; Stuck at VCC due to stuck port data_in               ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[7,8,13..17] ; Stuck at GND due to stuck port data_in               ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[6]          ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[5] ;
; I2C_AV_Config:u3|mI2C_DATA[6]                     ; Merged with I2C_AV_Config:u3|mI2C_DATA[5]            ;
; I2C_AV_Config:u3|mSetup_ST~9                      ; Lost fanout                                          ;
; I2C_AV_Config:u3|mSetup_ST~10                     ; Lost fanout                                          ;
; AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst|BCK_DIV[3]       ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 31            ;                                                      ;
+---------------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+--------------------------------+---------------------------+-------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register    ;
+--------------------------------+---------------------------+-------------------------------------------+
; I2C_AV_Config:u3|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[23] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[22] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[21] ; Stuck at VCC              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[21] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[20] ; Stuck at VCC              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[20] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[19] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[18] ; Stuck at VCC              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[18] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[17] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[16] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[15] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[15] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[14] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[14] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[13] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[13] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[8]  ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[8]  ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[7]  ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[7]  ;
;                                ; due to stuck port data_in ;                                           ;
+--------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 212   ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 110   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 92    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |E_Audio|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |E_Audio|syn_fifo:syn_fifo_inst|status_cnt[8]             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |E_Audio|syn_fifo:syn_fifo_inst|data_out[6]               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component|altsyncram_uv02:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_18_4:clk_18_4_inst|clk_18_4_0002:clk_18_4_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                  ;
; fractional_vco_multiplier            ; false                  ; String                                                  ;
; pll_type                             ; General                ; String                                                  ;
; pll_subtype                          ; General                ; String                                                  ;
; number_of_clocks                     ; 2                      ; Signed Integer                                          ;
; operation_mode                       ; normal                 ; String                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                          ;
; data_rate                            ; 0                      ; Signed Integer                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                          ;
; output_clock_frequency0              ; 18.432203 MHz          ; String                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency1              ; 49.431818 MHz          ; String                                                  ;
; phase_shift1                         ; 0 ps                   ; String                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                          ;
; clock_name_0                         ;                        ; String                                                  ;
; clock_name_1                         ;                        ; String                                                  ;
; clock_name_2                         ;                        ; String                                                  ;
; clock_name_3                         ;                        ; String                                                  ;
; clock_name_4                         ;                        ; String                                                  ;
; clock_name_5                         ;                        ; String                                                  ;
; clock_name_6                         ;                        ; String                                                  ;
; clock_name_7                         ;                        ; String                                                  ;
; clock_name_8                         ;                        ; String                                                  ;
; clock_name_global_0                  ; false                  ; String                                                  ;
; clock_name_global_1                  ; false                  ; String                                                  ;
; clock_name_global_2                  ; false                  ; String                                                  ;
; clock_name_global_3                  ; false                  ; String                                                  ;
; clock_name_global_4                  ; false                  ; String                                                  ;
; clock_name_global_5                  ; false                  ; String                                                  ;
; clock_name_global_6                  ; false                  ; String                                                  ;
; clock_name_global_7                  ; false                  ; String                                                  ;
; clock_name_global_8                  ; false                  ; String                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                          ;
; pll_slf_rst                          ; false                  ; String                                                  ;
; pll_bw_sel                           ; low                    ; String                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
+--------------------------------------+------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 50       ; Signed Integer                    ;
; SET_LIN_L      ; 0        ; Signed Integer                    ;
; SET_LIN_R      ; 1        ; Signed Integer                    ;
; SET_HEAD_L     ; 2        ; Signed Integer                    ;
; SET_HEAD_R     ; 3        ; Signed Integer                    ;
; A_PATH_CTRL    ; 4        ; Signed Integer                    ;
; D_PATH_CTRL    ; 5        ; Signed Integer                    ;
; POWER_ON       ; 6        ; Signed Integer                    ;
; SET_FORMAT     ; 7        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 8        ; Signed Integer                    ;
; SET_ACTIVE     ; 9        ; Signed Integer                    ;
; SET_VIDEO      ; 10       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                    ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                    ;
; DATA_WIDTH     ; 16       ; Signed Integer                                    ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syn_fifo:syn_fifo_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                             ;
; ADDR_WIDTH     ; 16    ; Signed Integer                             ;
; RAM_DEPTH      ; 65536 ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_uv02      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                   ;
; Entity Instance                           ; syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 65536                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 65536                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; RESET      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3"                                                                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_I2C_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 212                         ;
;     CLR               ; 16                          ;
;     CLR SCLR          ; 25                          ;
;     ENA               ; 23                          ;
;     ENA CLR           ; 69                          ;
;     SCLR              ; 32                          ;
;     plain             ; 47                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 274                         ;
;     arith             ; 72                          ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 18                          ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 192                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 35                          ;
;         5 data inputs ; 24                          ;
;         6 data inputs ; 88                          ;
; boundary_port         ; 36                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 4.50                        ;
; Average LUT depth     ; 2.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Apr 22 10:07:28 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off E_Audio -c E_Audio
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file modules/ram_dp_ar_aw.v
    Info (12023): Found entity 1: ram_dp_ar_aw
Info (12021): Found 1 design units, including 1 entities, in source file modules/syn_fifo.v
    Info (12023): Found entity 1: syn_fifo
Info (12021): Found 1 design units, including 1 entities, in source file modules/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file modules/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file modules/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file modules/generate.v
    Info (12023): Found entity 1: generate1
Info (12021): Found 1 design units, including 1 entities, in source file modules/delayer.v
    Info (12023): Found entity 1: delayer
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_dac_adc.v
    Info (12023): Found entity 1: AUDIO_DAC_ADC
Info (12021): Found 1 design units, including 1 entities, in source file clk_18_4.v
    Info (12023): Found entity 1: clk_18_4
Info (12021): Found 1 design units, including 1 entities, in source file clk_18_4/clk_18_4_0002.v
    Info (12023): Found entity 1: clk_18_4_0002
Info (12021): Found 1 design units, including 1 entities, in source file modules/ram_memory.v
    Info (12023): Found entity 1: RAM_MEMORY
Info (12021): Found 1 design units, including 1 entities, in source file modules/ram2_memory.v
    Info (12023): Found entity 1: RAM2_MEMORY
Warning (12125): Using design file e_audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: E_Audio
Info (12127): Elaborating entity "E_Audio" for the top level hierarchy
Warning (10034): Output port "LEDR[7..3]" at e_audio.v(30) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at e_audio.v(13) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info (12128): Elaborating entity "clk_18_4" for hierarchy "clk_18_4:clk_18_4_inst"
Info (12128): Elaborating entity "clk_18_4_0002" for hierarchy "clk_18_4:clk_18_4_inst|clk_18_4_0002:clk_18_4_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "clk_18_4:clk_18_4_inst|clk_18_4_0002:clk_18_4_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clk_18_4:clk_18_4_inst|clk_18_4_0002:clk_18_4_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "clk_18_4:clk_18_4_inst|clk_18_4_0002:clk_18_4_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "18.432203 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "49.431818 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u3"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(61): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u3|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "AUDIO_DAC_ADC" for hierarchy "AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst"
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(77): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(105): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(113): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(121): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(140): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "syn_fifo" for hierarchy "syn_fifo:syn_fifo_inst"
Warning (10230): Verilog HDL assignment warning at syn_fifo.v(53): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at syn_fifo.v(62): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at syn_fifo.v(82): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at syn_fifo.v(86): truncated value with size 32 to match size of target (17)
Info (12128): Elaborating entity "RAM2_MEMORY" for hierarchy "syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uv02.tdf
    Info (12023): Found entity 1: altsyncram_uv02
Info (12128): Elaborating entity "altsyncram_uv02" for hierarchy "syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component|altsyncram_uv02:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla
Info (12128): Elaborating entity "decode_dla" for hierarchy "syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component|altsyncram_uv02:auto_generated|decode_dla:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb
Info (12128): Elaborating entity "mux_chb" for hierarchy "syn_fifo:syn_fifo_inst|RAM2_MEMORY:RAM2_MEMORY_inst|altsyncram:altsyncram_component|altsyncram_uv02:auto_generated|mux_chb:mux3"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_BCLK" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/jeffe/Desktop/Audio/E_Audio.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
Info (21057): Implemented 487 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 13 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 321 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 796 megabytes
    Info: Processing ended: Fri Apr 22 10:07:48 2016
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jeffe/Desktop/Audio/E_Audio.map.smsg.


