// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "09/18/2024 21:07:08"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MiniMips (
	clk,
	reset,
	memdata,
	memwrite,
	adr,
	writedata);
input 	clk;
input 	reset;
input 	[7:0] memdata;
output 	memwrite;
output 	[7:0] adr;
output 	[7:0] writedata;

// Design Ports Information
// memwrite	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adr[0]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adr[1]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adr[2]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adr[3]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adr[4]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adr[5]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adr[6]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adr[7]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[0]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[1]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[2]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[3]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[4]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[5]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[6]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[7]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memdata[5]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memdata[7]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memdata[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memdata[4]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memdata[2]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memdata[6]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memdata[0]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memdata[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \memdata[6]~input_o ;
wire \reset~input_o ;
wire \dp|ir3|q~6_combout ;
wire \memdata[2]~input_o ;
wire \dp|ir3|q~5_combout ;
wire \cont|state~24_combout ;
wire \cont|state.DECODE~q ;
wire \memdata[4]~input_o ;
wire \dp|ir3|q~4_combout ;
wire \memdata[3]~input_o ;
wire \dp|ir3|q~3_combout ;
wire \memdata[7]~input_o ;
wire \dp|ir3|q~2_combout ;
wire \memdata[5]~input_o ;
wire \dp|ir3|q~0_combout ;
wire \dp|ir3|q[5]~feeder_combout ;
wire \cont|WideOr0~0_combout ;
wire \cont|state~26_combout ;
wire \cont|state~32_combout ;
wire \cont|state~33_combout ;
wire \cont|state.BEQEX~q ;
wire \cont|state~34_combout ;
wire \cont|state~35_combout ;
wire \cont|state.JEX~q ;
wire \cont|state~27_combout ;
wire \cont|state~31_combout ;
wire \cont|state.RTYPEEX~q ;
wire \cont|state~37_combout ;
wire \cont|state.RTYPEWR~q ;
wire \cont|state~22_combout ;
wire \cont|state.LBRD~q ;
wire \cont|state~36_combout ;
wire \cont|state.LBWR~q ;
wire \cont|state~25_combout ;
wire \cont|state.ADDIEX~q ;
wire \cont|state~38_combout ;
wire \cont|state.ADDIWR~q ;
wire \cont|WideOr7~0_combout ;
wire \cont|state~39_combout ;
wire \cont|state.FETCH1~q ;
wire \cont|state~28_combout ;
wire \cont|state.FETCH2~q ;
wire \cont|state~29_combout ;
wire \cont|state.FETCH3~q ;
wire \cont|state~30_combout ;
wire \cont|state.FETCH4~q ;
wire \dp|ir3|q[6]~1_combout ;
wire \cont|Equal0~0_combout ;
wire \cont|state~23_combout ;
wire \cont|state.MEMADR~q ;
wire \cont|state~21_combout ;
wire \cont|state.SBWR~q ;
wire \dp|ir0|q[7]~0_combout ;
wire \memdata[1]~input_o ;
wire \memdata[0]~input_o ;
wire \ac|WideOr0~0_combout ;
wire \ac|Selector0~0_combout ;
wire \dp|ir2|q~2_combout ;
wire \dp|ir2|q~0_combout ;
wire \dp|ir2|q~1_combout ;
wire \dp|rf|WideOr1~combout ;
wire \dp|wdmux|y[0]~0_combout ;
wire \dp|ir1|q[3]~0_combout ;
wire \dp|regmux|y[0]~0_combout ;
wire \dp|regmux|y[1]~1_combout ;
wire \dp|regmux|y[2]~2_combout ;
wire \ac|WideOr1~0_combout ;
wire \ac|WideOr1~1_combout ;
wire \ac|WideOr2~0_combout ;
wire \dp|alunit|Mux0~1_combout ;
wire \ac|alucont[0]~1_combout ;
wire \dp|rf|RAM_rtl_1_bypass[10]~feeder_combout ;
wire \dp|rf|RAM_rtl_1_bypass[6]~feeder_combout ;
wire \dp|rf|RAM~0_combout ;
wire \dp|rf|RAM_rtl_1_bypass[3]~feeder_combout ;
wire \dp|rf|RAM~1_combout ;
wire \dp|rf|RAM_rtl_1_bypass[12]~feeder_combout ;
wire \dp|rf|RAM_rtl_1_bypass[14]~feeder_combout ;
wire \dp|rf|RAM_rtl_1_bypass[16]~feeder_combout ;
wire \dp|alunit|Mux0~0_combout ;
wire \cont|WideOr3~combout ;
wire \dp|pcreg|q~5_combout ;
wire \dp|pcreg|q~10_combout ;
wire \dp|rf|RAM_rtl_1_bypass[20]~feeder_combout ;
wire \dp|rf|RAM_rtl_1|auto_generated|ram_block1a7 ;
wire \dp|rf|RAM_rtl_1_bypass[22]~feeder_combout ;
wire \dp|rf|rd2[7]~7_combout ;
wire \cont|WideOr4~combout ;
wire \dp|src2mux|Mux0~0_combout ;
wire \dp|alunit|Mux2~0_combout ;
wire \dp|pcreg|q~8_combout ;
wire \dp|pcreg|q~9_combout ;
wire \cont|WideOr4~0_combout ;
wire \cont|pcen~0_combout ;
wire \dp|pcreg|q~2_combout ;
wire \dp|ir2|q~5_combout ;
wire \dp|ir2|q~3_combout ;
wire \dp|ir2|q~4_combout ;
wire \dp|rf|WideOr0~combout ;
wire \dp|rf|RAM_rtl_0_bypass[10]~feeder_combout ;
wire \dp|rf|RAM_rtl_0_bypass[3]~feeder_combout ;
wire \dp|rf|RAM_rtl_0_bypass[1]~feeder_combout ;
wire \dp|rf|RAM~2_combout ;
wire \dp|rf|RAM~3_combout ;
wire \dp|rf|RAM_rtl_0|auto_generated|ram_block1a1 ;
wire \dp|rf|rd1[1]~6_combout ;
wire \dp|src1mux|y[1]~6_combout ;
wire \dp|pcreg|q~0_combout ;
wire \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dp|rf|RAM_rtl_0_bypass[8]~feeder_combout ;
wire \dp|rf|rd1[0]~0_combout ;
wire \dp|src1mux|y[0]~0_combout ;
wire \dp|alunit|_~6 ;
wire \dp|alunit|_~7 ;
wire \dp|alunit|_~29_sumout ;
wire \dp|pcreg|q~3_combout ;
wire \dp|rf|RAM_rtl_0_bypass[12]~feeder_combout ;
wire \dp|rf|RAM_rtl_0|auto_generated|ram_block1a2 ;
wire \dp|rf|rd1[2]~7_combout ;
wire \dp|src1mux|y[2]~7_combout ;
wire \dp|alunit|_~30 ;
wire \dp|alunit|_~31 ;
wire \dp|alunit|_~25_sumout ;
wire \cont|pcen~1_combout ;
wire \cont|pcen~2_combout ;
wire \dp|pcreg|q[1]~1_combout ;
wire \dp|rf|RAM_rtl_0_bypass[18]~feeder_combout ;
wire \dp|rf|RAM_rtl_0|auto_generated|ram_block1a5 ;
wire \dp|rf|rd1[5]~1_combout ;
wire \dp|src1mux|y[5]~1_combout ;
wire \dp|pcreg|q~6_combout ;
wire \dp|pcreg|q~4_combout ;
wire \dp|rf|RAM_rtl_0_bypass[14]~feeder_combout ;
wire \dp|rf|RAM_rtl_0|auto_generated|ram_block1a3 ;
wire \dp|rf|rd1[3]~3_combout ;
wire \dp|src1mux|y[3]~3_combout ;
wire \dp|alunit|_~26 ;
wire \dp|alunit|_~27 ;
wire \dp|alunit|_~18 ;
wire \dp|alunit|_~19 ;
wire \dp|alunit|_~21_sumout ;
wire \dp|pcreg|q~7_combout ;
wire \dp|rf|RAM_rtl_0_bypass[15]~feeder_combout ;
wire \dp|rf|RAM_rtl_0|auto_generated|ram_block1a4 ;
wire \dp|rf|RAM_rtl_0_bypass[16]~feeder_combout ;
wire \dp|rf|rd1[4]~4_combout ;
wire \dp|src1mux|y[4]~4_combout ;
wire \dp|alunit|_~22 ;
wire \dp|alunit|_~23 ;
wire \dp|alunit|_~14 ;
wire \dp|alunit|_~15 ;
wire \dp|alunit|_~10 ;
wire \dp|alunit|_~11 ;
wire \dp|alunit|_~1_sumout ;
wire \dp|pcreg|q~12_combout ;
wire \dp|pcreg|q~13_combout ;
wire \dp|rf|RAM_rtl_0|auto_generated|ram_block1a7 ;
wire \dp|rf|RAM_rtl_0_bypass[22]~feeder_combout ;
wire \dp|rf|rd1[7]~5_combout ;
wire \dp|src1mux|y[7]~5_combout ;
wire \dp|alunit|Mux0~2_combout ;
wire \dp|alunit|Mux0~3_combout ;
wire \dp|wdmux|y[7]~7_combout ;
wire \dp|rf|RAM_rtl_1|auto_generated|ram_block1a6 ;
wire \dp|rf|rd2[6]~6_combout ;
wire \dp|src2mux|Mux1~0_combout ;
wire \dp|alunit|_~9_sumout ;
wire \dp|pcreg|q~11_combout ;
wire \dp|rf|RAM_rtl_0|auto_generated|ram_block1a6 ;
wire \dp|rf|RAM_rtl_0_bypass[20]~feeder_combout ;
wire \dp|rf|rd1[6]~2_combout ;
wire \dp|src1mux|y[6]~2_combout ;
wire \dp|alunit|Mux1~0_combout ;
wire \dp|alunit|Mux1~1_combout ;
wire \dp|mdr|q[6]~feeder_combout ;
wire \dp|wdmux|y[6]~6_combout ;
wire \dp|rf|RAM_rtl_1|auto_generated|ram_block1a5 ;
wire \dp|rf|RAM_rtl_1_bypass[18]~feeder_combout ;
wire \dp|rf|rd2[5]~5_combout ;
wire \dp|src2mux|Mux2~0_combout ;
wire \dp|alunit|_~13_sumout ;
wire \dp|alunit|Mux2~1_combout ;
wire \dp|wdmux|y[5]~5_combout ;
wire \dp|rf|RAM_rtl_1|auto_generated|ram_block1a4 ;
wire \dp|rf|rd2[4]~4_combout ;
wire \dp|src2mux|Mux3~0_combout ;
wire \dp|alunit|Mux3~0_combout ;
wire \dp|alunit|Mux3~1_combout ;
wire \dp|wdmux|y[4]~4_combout ;
wire \dp|rf|RAM_rtl_1|auto_generated|ram_block1a3 ;
wire \dp|rf|rd2[3]~3_combout ;
wire \dp|src2mux|Mux4~0_combout ;
wire \dp|alunit|_~17_sumout ;
wire \dp|alunit|Mux4~0_combout ;
wire \dp|wdmux|y[3]~3_combout ;
wire \dp|rf|RAM_rtl_1|auto_generated|ram_block1a2 ;
wire \dp|rf|rd2[2]~2_combout ;
wire \dp|src2mux|Mux5~0_combout ;
wire \dp|alunit|Mux5~0_combout ;
wire \dp|alunit|Mux5~1_combout ;
wire \dp|wdmux|y[2]~2_combout ;
wire \dp|rf|RAM_rtl_1|auto_generated|ram_block1a1 ;
wire \dp|rf|rd2[1]~1_combout ;
wire \dp|src2mux|Mux6~0_combout ;
wire \dp|alunit|Mux6~0_combout ;
wire \dp|alunit|Mux6~1_combout ;
wire \dp|wdmux|y[1]~1_combout ;
wire \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \dp|rf|RAM_rtl_1_bypass[8]~feeder_combout ;
wire \dp|rf|rd2[0]~0_combout ;
wire \dp|src2mux|Mux7~0_combout ;
wire \dp|alunit|_~5_sumout ;
wire \ac|alucont[1]~0_combout ;
wire \dp|alunit|Mux7~0_combout ;
wire \dp|adrmux|y[0]~0_combout ;
wire \dp|adrmux|y[1]~1_combout ;
wire \dp|adrmux|y[2]~2_combout ;
wire \dp|adrmux|y[3]~3_combout ;
wire \dp|adrmux|y[4]~4_combout ;
wire \dp|adrmux|y[5]~5_combout ;
wire \dp|adrmux|y[6]~6_combout ;
wire \dp|adrmux|y[7]~7_combout ;
wire [7:0] \dp|res|q ;
wire [7:0] \dp|wrd|q ;
wire [7:0] \dp|ir3|q ;
wire [7:0] \dp|ir0|q ;
wire [7:0] \dp|areg|q ;
wire [7:0] \dp|pcreg|q ;
wire [7:0] \dp|mdr|q ;
wire [0:22] \dp|rf|RAM_rtl_1_bypass ;
wire [7:0] \dp|ir2|q ;
wire [0:22] \dp|rf|RAM_rtl_0_bypass ;
wire [7:0] \dp|ir1|q ;

wire [39:0] \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  = \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dp|rf|RAM_rtl_1|auto_generated|ram_block1a1  = \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dp|rf|RAM_rtl_1|auto_generated|ram_block1a2  = \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dp|rf|RAM_rtl_1|auto_generated|ram_block1a3  = \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dp|rf|RAM_rtl_1|auto_generated|ram_block1a4  = \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dp|rf|RAM_rtl_1|auto_generated|ram_block1a5  = \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dp|rf|RAM_rtl_1|auto_generated|ram_block1a6  = \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dp|rf|RAM_rtl_1|auto_generated|ram_block1a7  = \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dp|rf|RAM_rtl_0|auto_generated|ram_block1a1  = \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dp|rf|RAM_rtl_0|auto_generated|ram_block1a2  = \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dp|rf|RAM_rtl_0|auto_generated|ram_block1a3  = \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dp|rf|RAM_rtl_0|auto_generated|ram_block1a4  = \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dp|rf|RAM_rtl_0|auto_generated|ram_block1a5  = \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dp|rf|RAM_rtl_0|auto_generated|ram_block1a6  = \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dp|rf|RAM_rtl_0|auto_generated|ram_block1a7  = \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \memwrite~output (
	.i(\cont|state.SBWR~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memwrite),
	.obar());
// synopsys translate_off
defparam \memwrite~output .bus_hold = "false";
defparam \memwrite~output .open_drain_output = "false";
defparam \memwrite~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \adr[0]~output (
	.i(\dp|adrmux|y[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adr[0]),
	.obar());
// synopsys translate_off
defparam \adr[0]~output .bus_hold = "false";
defparam \adr[0]~output .open_drain_output = "false";
defparam \adr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \adr[1]~output (
	.i(\dp|adrmux|y[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adr[1]),
	.obar());
// synopsys translate_off
defparam \adr[1]~output .bus_hold = "false";
defparam \adr[1]~output .open_drain_output = "false";
defparam \adr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \adr[2]~output (
	.i(\dp|adrmux|y[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adr[2]),
	.obar());
// synopsys translate_off
defparam \adr[2]~output .bus_hold = "false";
defparam \adr[2]~output .open_drain_output = "false";
defparam \adr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \adr[3]~output (
	.i(\dp|adrmux|y[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adr[3]),
	.obar());
// synopsys translate_off
defparam \adr[3]~output .bus_hold = "false";
defparam \adr[3]~output .open_drain_output = "false";
defparam \adr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \adr[4]~output (
	.i(\dp|adrmux|y[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adr[4]),
	.obar());
// synopsys translate_off
defparam \adr[4]~output .bus_hold = "false";
defparam \adr[4]~output .open_drain_output = "false";
defparam \adr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \adr[5]~output (
	.i(\dp|adrmux|y[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adr[5]),
	.obar());
// synopsys translate_off
defparam \adr[5]~output .bus_hold = "false";
defparam \adr[5]~output .open_drain_output = "false";
defparam \adr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \adr[6]~output (
	.i(\dp|adrmux|y[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adr[6]),
	.obar());
// synopsys translate_off
defparam \adr[6]~output .bus_hold = "false";
defparam \adr[6]~output .open_drain_output = "false";
defparam \adr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \adr[7]~output (
	.i(\dp|adrmux|y[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adr[7]),
	.obar());
// synopsys translate_off
defparam \adr[7]~output .bus_hold = "false";
defparam \adr[7]~output .open_drain_output = "false";
defparam \adr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \writedata[0]~output (
	.i(\dp|wrd|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[0]),
	.obar());
// synopsys translate_off
defparam \writedata[0]~output .bus_hold = "false";
defparam \writedata[0]~output .open_drain_output = "false";
defparam \writedata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \writedata[1]~output (
	.i(\dp|wrd|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[1]),
	.obar());
// synopsys translate_off
defparam \writedata[1]~output .bus_hold = "false";
defparam \writedata[1]~output .open_drain_output = "false";
defparam \writedata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \writedata[2]~output (
	.i(\dp|wrd|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[2]),
	.obar());
// synopsys translate_off
defparam \writedata[2]~output .bus_hold = "false";
defparam \writedata[2]~output .open_drain_output = "false";
defparam \writedata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \writedata[3]~output (
	.i(\dp|wrd|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[3]),
	.obar());
// synopsys translate_off
defparam \writedata[3]~output .bus_hold = "false";
defparam \writedata[3]~output .open_drain_output = "false";
defparam \writedata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \writedata[4]~output (
	.i(\dp|wrd|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[4]),
	.obar());
// synopsys translate_off
defparam \writedata[4]~output .bus_hold = "false";
defparam \writedata[4]~output .open_drain_output = "false";
defparam \writedata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \writedata[5]~output (
	.i(\dp|wrd|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[5]),
	.obar());
// synopsys translate_off
defparam \writedata[5]~output .bus_hold = "false";
defparam \writedata[5]~output .open_drain_output = "false";
defparam \writedata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \writedata[6]~output (
	.i(\dp|wrd|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[6]),
	.obar());
// synopsys translate_off
defparam \writedata[6]~output .bus_hold = "false";
defparam \writedata[6]~output .open_drain_output = "false";
defparam \writedata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \writedata[7]~output (
	.i(\dp|wrd|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[7]),
	.obar());
// synopsys translate_off
defparam \writedata[7]~output .bus_hold = "false";
defparam \writedata[7]~output .open_drain_output = "false";
defparam \writedata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \memdata[6]~input (
	.i(memdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\memdata[6]~input_o ));
// synopsys translate_off
defparam \memdata[6]~input .bus_hold = "false";
defparam \memdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N3
cyclonev_lcell_comb \dp|ir3|q~6 (
// Equation(s):
// \dp|ir3|q~6_combout  = (\memdata[6]~input_o  & \reset~input_o )

	.dataa(!\memdata[6]~input_o ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir3|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir3|q~6 .extended_lut = "off";
defparam \dp|ir3|q~6 .lut_mask = 64'h0505050505050505;
defparam \dp|ir3|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \memdata[2]~input (
	.i(memdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\memdata[2]~input_o ));
// synopsys translate_off
defparam \memdata[2]~input .bus_hold = "false";
defparam \memdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N12
cyclonev_lcell_comb \dp|ir3|q~5 (
// Equation(s):
// \dp|ir3|q~5_combout  = (\reset~input_o  & \memdata[2]~input_o )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\memdata[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir3|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir3|q~5 .extended_lut = "off";
defparam \dp|ir3|q~5 .lut_mask = 64'h0303030303030303;
defparam \dp|ir3|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N14
dffeas \dp|ir3|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|ir3|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|ir3|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir3|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir3|q[2] .is_wysiwyg = "true";
defparam \dp|ir3|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N27
cyclonev_lcell_comb \cont|state~24 (
// Equation(s):
// \cont|state~24_combout  = (\cont|state.FETCH4~q  & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.FETCH4~q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~24 .extended_lut = "off";
defparam \cont|state~24 .lut_mask = 64'h000F000F000F000F;
defparam \cont|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N29
dffeas \cont|state.DECODE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.DECODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.DECODE .is_wysiwyg = "true";
defparam \cont|state.DECODE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \memdata[4]~input (
	.i(memdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\memdata[4]~input_o ));
// synopsys translate_off
defparam \memdata[4]~input .bus_hold = "false";
defparam \memdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N18
cyclonev_lcell_comb \dp|ir3|q~4 (
// Equation(s):
// \dp|ir3|q~4_combout  = ( \reset~input_o  & ( \memdata[4]~input_o  ) )

	.dataa(gnd),
	.datab(!\memdata[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir3|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir3|q~4 .extended_lut = "off";
defparam \dp|ir3|q~4 .lut_mask = 64'h0000000033333333;
defparam \dp|ir3|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N17
dffeas \dp|ir3|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|ir3|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|ir3|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir3|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir3|q[4] .is_wysiwyg = "true";
defparam \dp|ir3|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \memdata[3]~input (
	.i(memdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\memdata[3]~input_o ));
// synopsys translate_off
defparam \memdata[3]~input .bus_hold = "false";
defparam \memdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N36
cyclonev_lcell_comb \dp|ir3|q~3 (
// Equation(s):
// \dp|ir3|q~3_combout  = ( \memdata[3]~input_o  & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memdata[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir3|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir3|q~3 .extended_lut = "off";
defparam \dp|ir3|q~3 .lut_mask = 64'h0000000033333333;
defparam \dp|ir3|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N59
dffeas \dp|ir3|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|ir3|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|ir3|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir3|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir3|q[3] .is_wysiwyg = "true";
defparam \dp|ir3|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \memdata[7]~input (
	.i(memdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\memdata[7]~input_o ));
// synopsys translate_off
defparam \memdata[7]~input .bus_hold = "false";
defparam \memdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N18
cyclonev_lcell_comb \dp|ir3|q~2 (
// Equation(s):
// \dp|ir3|q~2_combout  = ( \reset~input_o  & ( \memdata[7]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memdata[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir3|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir3|q~2 .extended_lut = "off";
defparam \dp|ir3|q~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \dp|ir3|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N20
dffeas \dp|ir3|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|ir3|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|ir3|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir3|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir3|q[7] .is_wysiwyg = "true";
defparam \dp|ir3|q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \memdata[5]~input (
	.i(memdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\memdata[5]~input_o ));
// synopsys translate_off
defparam \memdata[5]~input .bus_hold = "false";
defparam \memdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N39
cyclonev_lcell_comb \dp|ir3|q~0 (
// Equation(s):
// \dp|ir3|q~0_combout  = (\reset~input_o  & \memdata[5]~input_o )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\memdata[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir3|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir3|q~0 .extended_lut = "off";
defparam \dp|ir3|q~0 .lut_mask = 64'h0033003300330033;
defparam \dp|ir3|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N30
cyclonev_lcell_comb \dp|ir3|q[5]~feeder (
// Equation(s):
// \dp|ir3|q[5]~feeder_combout  = ( \dp|ir3|q~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|ir3|q~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir3|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir3|q[5]~feeder .extended_lut = "off";
defparam \dp|ir3|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|ir3|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N32
dffeas \dp|ir3|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|ir3|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|ir3|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir3|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir3|q[5] .is_wysiwyg = "true";
defparam \dp|ir3|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N6
cyclonev_lcell_comb \cont|WideOr0~0 (
// Equation(s):
// \cont|WideOr0~0_combout  = ( \dp|ir3|q [7] & ( \dp|ir3|q [5] & ( (!\dp|ir3|q [4] & !\dp|ir3|q [3]) ) ) ) # ( !\dp|ir3|q [7] & ( \dp|ir3|q [5] & ( (!\dp|ir3|q [4] & !\dp|ir3|q [3]) ) ) ) # ( \dp|ir3|q [7] & ( !\dp|ir3|q [5] & ( (!\dp|ir3|q [4] & !\dp|ir3|q 
// [3]) ) ) ) # ( !\dp|ir3|q [7] & ( !\dp|ir3|q [5] & ( (!\dp|ir3|q [4]) # (!\dp|ir3|q [3]) ) ) )

	.dataa(gnd),
	.datab(!\dp|ir3|q [4]),
	.datac(gnd),
	.datad(!\dp|ir3|q [3]),
	.datae(!\dp|ir3|q [7]),
	.dataf(!\dp|ir3|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|WideOr0~0 .extended_lut = "off";
defparam \cont|WideOr0~0 .lut_mask = 64'hFFCCCC00CC00CC00;
defparam \cont|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N54
cyclonev_lcell_comb \cont|state~26 (
// Equation(s):
// \cont|state~26_combout  = ( \dp|ir3|q [6] & ( \cont|WideOr0~0_combout  & ( \cont|state.DECODE~q  ) ) ) # ( !\dp|ir3|q [6] & ( \cont|WideOr0~0_combout  & ( (\dp|ir3|q [2] & \cont|state.DECODE~q ) ) ) ) # ( \dp|ir3|q [6] & ( !\cont|WideOr0~0_combout  & ( 
// \cont|state.DECODE~q  ) ) ) # ( !\dp|ir3|q [6] & ( !\cont|WideOr0~0_combout  & ( \cont|state.DECODE~q  ) ) )

	.dataa(gnd),
	.datab(!\dp|ir3|q [2]),
	.datac(!\cont|state.DECODE~q ),
	.datad(gnd),
	.datae(!\dp|ir3|q [6]),
	.dataf(!\cont|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~26 .extended_lut = "off";
defparam \cont|state~26 .lut_mask = 64'h0F0F0F0F03030F0F;
defparam \cont|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N42
cyclonev_lcell_comb \cont|state~32 (
// Equation(s):
// \cont|state~32_combout  = ( !\dp|ir3|q [2] & ( (!\dp|ir3|q [6] & (\dp|ir3|q [4] & !\dp|ir3|q [3])) ) )

	.dataa(!\dp|ir3|q [6]),
	.datab(!\dp|ir3|q [4]),
	.datac(!\dp|ir3|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|ir3|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~32 .extended_lut = "off";
defparam \cont|state~32 .lut_mask = 64'h2020202000000000;
defparam \cont|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N9
cyclonev_lcell_comb \cont|state~33 (
// Equation(s):
// \cont|state~33_combout  = ( !\dp|ir3|q [7] & ( (\cont|state.DECODE~q  & (\cont|state~32_combout  & (\reset~input_o  & !\dp|ir3|q [5]))) ) )

	.dataa(!\cont|state.DECODE~q ),
	.datab(!\cont|state~32_combout ),
	.datac(!\reset~input_o ),
	.datad(!\dp|ir3|q [5]),
	.datae(gnd),
	.dataf(!\dp|ir3|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~33 .extended_lut = "off";
defparam \cont|state~33 .lut_mask = 64'h0100010000000000;
defparam \cont|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N11
dffeas \cont|state.BEQEX (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.BEQEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.BEQEX .is_wysiwyg = "true";
defparam \cont|state.BEQEX .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N45
cyclonev_lcell_comb \cont|state~34 (
// Equation(s):
// \cont|state~34_combout  = ( !\dp|ir3|q [4] & ( (!\dp|ir3|q [6] & (!\dp|ir3|q [2] & \dp|ir3|q [3])) ) )

	.dataa(!\dp|ir3|q [6]),
	.datab(gnd),
	.datac(!\dp|ir3|q [2]),
	.datad(!\dp|ir3|q [3]),
	.datae(gnd),
	.dataf(!\dp|ir3|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~34 .extended_lut = "off";
defparam \cont|state~34 .lut_mask = 64'h00A000A000000000;
defparam \cont|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N33
cyclonev_lcell_comb \cont|state~35 (
// Equation(s):
// \cont|state~35_combout  = ( !\dp|ir3|q [5] & ( (\cont|state.DECODE~q  & (\cont|state~34_combout  & (\reset~input_o  & !\dp|ir3|q [7]))) ) )

	.dataa(!\cont|state.DECODE~q ),
	.datab(!\cont|state~34_combout ),
	.datac(!\reset~input_o ),
	.datad(!\dp|ir3|q [7]),
	.datae(gnd),
	.dataf(!\dp|ir3|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~35 .extended_lut = "off";
defparam \cont|state~35 .lut_mask = 64'h0100010000000000;
defparam \cont|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N35
dffeas \cont|state.JEX (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.JEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.JEX .is_wysiwyg = "true";
defparam \cont|state.JEX .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N12
cyclonev_lcell_comb \cont|state~27 (
// Equation(s):
// \cont|state~27_combout  = ( !\cont|state.SBWR~q  & ( !\cont|state.JEX~q  & ( (\reset~input_o  & !\cont|state.BEQEX~q ) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\cont|state.BEQEX~q ),
	.datad(gnd),
	.datae(!\cont|state.SBWR~q ),
	.dataf(!\cont|state.JEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~27 .extended_lut = "off";
defparam \cont|state~27 .lut_mask = 64'h3030000000000000;
defparam \cont|state~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N30
cyclonev_lcell_comb \cont|state~31 (
// Equation(s):
// \cont|state~31_combout  = ( \cont|Equal0~0_combout  & ( !\dp|ir3|q [7] & ( (!\dp|ir3|q [5] & (\reset~input_o  & \cont|state.DECODE~q )) ) ) )

	.dataa(!\dp|ir3|q [5]),
	.datab(!\reset~input_o ),
	.datac(!\cont|state.DECODE~q ),
	.datad(gnd),
	.datae(!\cont|Equal0~0_combout ),
	.dataf(!\dp|ir3|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~31 .extended_lut = "off";
defparam \cont|state~31 .lut_mask = 64'h0000020200000000;
defparam \cont|state~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N32
dffeas \cont|state.RTYPEEX (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.RTYPEEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.RTYPEEX .is_wysiwyg = "true";
defparam \cont|state.RTYPEEX .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N36
cyclonev_lcell_comb \cont|state~37 (
// Equation(s):
// \cont|state~37_combout  = ( \reset~input_o  & ( \cont|state.RTYPEEX~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\cont|state.RTYPEEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~37 .extended_lut = "off";
defparam \cont|state~37 .lut_mask = 64'h000000000000FFFF;
defparam \cont|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N38
dffeas \cont|state.RTYPEWR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.RTYPEWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.RTYPEWR .is_wysiwyg = "true";
defparam \cont|state.RTYPEWR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N6
cyclonev_lcell_comb \cont|state~22 (
// Equation(s):
// \cont|state~22_combout  = ( \cont|state.MEMADR~q  & ( !\dp|ir3|q [5] & ( (\cont|Equal0~0_combout  & (\reset~input_o  & \dp|ir3|q [7])) ) ) )

	.dataa(!\cont|Equal0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\dp|ir3|q [7]),
	.datad(gnd),
	.datae(!\cont|state.MEMADR~q ),
	.dataf(!\dp|ir3|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~22 .extended_lut = "off";
defparam \cont|state~22 .lut_mask = 64'h0000010100000000;
defparam \cont|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N8
dffeas \cont|state.LBRD (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.LBRD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.LBRD .is_wysiwyg = "true";
defparam \cont|state.LBRD .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N57
cyclonev_lcell_comb \cont|state~36 (
// Equation(s):
// \cont|state~36_combout  = ( \reset~input_o  & ( \cont|state.LBRD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.LBRD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~36 .extended_lut = "off";
defparam \cont|state~36 .lut_mask = 64'h000000000F0F0F0F;
defparam \cont|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N59
dffeas \cont|state.LBWR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.LBWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.LBWR .is_wysiwyg = "true";
defparam \cont|state.LBWR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N39
cyclonev_lcell_comb \cont|state~25 (
// Equation(s):
// \cont|state~25_combout  = ( \dp|ir3|q [5] & ( (\cont|Equal0~0_combout  & (\cont|state.DECODE~q  & (!\dp|ir3|q [7] & \reset~input_o ))) ) )

	.dataa(!\cont|Equal0~0_combout ),
	.datab(!\cont|state.DECODE~q ),
	.datac(!\dp|ir3|q [7]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\dp|ir3|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~25 .extended_lut = "off";
defparam \cont|state~25 .lut_mask = 64'h0000000000100010;
defparam \cont|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N41
dffeas \cont|state.ADDIEX (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.ADDIEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.ADDIEX .is_wysiwyg = "true";
defparam \cont|state.ADDIEX .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N48
cyclonev_lcell_comb \cont|state~38 (
// Equation(s):
// \cont|state~38_combout  = ( \reset~input_o  & ( \cont|state.ADDIEX~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.ADDIEX~q ),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~38 .extended_lut = "off";
defparam \cont|state~38 .lut_mask = 64'h00000F0F00000F0F;
defparam \cont|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N50
dffeas \cont|state.ADDIWR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.ADDIWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.ADDIWR .is_wysiwyg = "true";
defparam \cont|state.ADDIWR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N42
cyclonev_lcell_comb \cont|WideOr7~0 (
// Equation(s):
// \cont|WideOr7~0_combout  = ( \cont|state.LBWR~q  & ( \cont|state.ADDIWR~q  ) ) # ( !\cont|state.LBWR~q  & ( \cont|state.ADDIWR~q  ) ) # ( \cont|state.LBWR~q  & ( !\cont|state.ADDIWR~q  ) ) # ( !\cont|state.LBWR~q  & ( !\cont|state.ADDIWR~q  & ( 
// \cont|state.RTYPEWR~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.RTYPEWR~q ),
	.datad(gnd),
	.datae(!\cont|state.LBWR~q ),
	.dataf(!\cont|state.ADDIWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|WideOr7~0 .extended_lut = "off";
defparam \cont|WideOr7~0 .lut_mask = 64'h0F0FFFFFFFFFFFFF;
defparam \cont|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N27
cyclonev_lcell_comb \cont|state~39 (
// Equation(s):
// \cont|state~39_combout  = ( \cont|state~27_combout  & ( !\cont|WideOr7~0_combout  & ( (!\cont|state~26_combout  & ((!\cont|state.MEMADR~q ) # ((\cont|Equal0~0_combout  & \dp|ir3|q [7])))) ) ) )

	.dataa(!\cont|Equal0~0_combout ),
	.datab(!\cont|state~26_combout ),
	.datac(!\dp|ir3|q [7]),
	.datad(!\cont|state.MEMADR~q ),
	.datae(!\cont|state~27_combout ),
	.dataf(!\cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~39 .extended_lut = "off";
defparam \cont|state~39 .lut_mask = 64'h0000CC0400000000;
defparam \cont|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N47
dffeas \cont|state.FETCH1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cont|state~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.FETCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.FETCH1 .is_wysiwyg = "true";
defparam \cont|state.FETCH1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N15
cyclonev_lcell_comb \cont|state~28 (
// Equation(s):
// \cont|state~28_combout  = (!\cont|state.FETCH1~q  & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.FETCH1~q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~28 .extended_lut = "off";
defparam \cont|state~28 .lut_mask = 64'h00F000F000F000F0;
defparam \cont|state~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N17
dffeas \cont|state.FETCH2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.FETCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.FETCH2 .is_wysiwyg = "true";
defparam \cont|state.FETCH2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N21
cyclonev_lcell_comb \cont|state~29 (
// Equation(s):
// \cont|state~29_combout  = (\cont|state.FETCH2~q  & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.FETCH2~q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~29 .extended_lut = "off";
defparam \cont|state~29 .lut_mask = 64'h000F000F000F000F;
defparam \cont|state~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N23
dffeas \cont|state.FETCH3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.FETCH3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.FETCH3 .is_wysiwyg = "true";
defparam \cont|state.FETCH3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N12
cyclonev_lcell_comb \cont|state~30 (
// Equation(s):
// \cont|state~30_combout  = ( \cont|state.FETCH3~q  & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cont|state.FETCH3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~30 .extended_lut = "off";
defparam \cont|state~30 .lut_mask = 64'h000000000F0F0F0F;
defparam \cont|state~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N14
dffeas \cont|state.FETCH4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cont|state~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.FETCH4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.FETCH4 .is_wysiwyg = "true";
defparam \cont|state.FETCH4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N0
cyclonev_lcell_comb \dp|ir3|q[6]~1 (
// Equation(s):
// \dp|ir3|q[6]~1_combout  = ( \cont|state.FETCH4~q  ) # ( !\cont|state.FETCH4~q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cont|state.FETCH4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir3|q[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir3|q[6]~1 .extended_lut = "off";
defparam \dp|ir3|q[6]~1 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \dp|ir3|q[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N5
dffeas \dp|ir3|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|ir3|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|ir3|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir3|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir3|q[6] .is_wysiwyg = "true";
defparam \dp|ir3|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N51
cyclonev_lcell_comb \cont|Equal0~0 (
// Equation(s):
// \cont|Equal0~0_combout  = ( !\dp|ir3|q [2] & ( (!\dp|ir3|q [6] & (!\dp|ir3|q [4] & !\dp|ir3|q [3])) ) )

	.dataa(!\dp|ir3|q [6]),
	.datab(gnd),
	.datac(!\dp|ir3|q [4]),
	.datad(!\dp|ir3|q [3]),
	.datae(gnd),
	.dataf(!\dp|ir3|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|Equal0~0 .extended_lut = "off";
defparam \cont|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \cont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N36
cyclonev_lcell_comb \cont|state~23 (
// Equation(s):
// \cont|state~23_combout  = ( \cont|state.DECODE~q  & ( (\cont|Equal0~0_combout  & (\reset~input_o  & \dp|ir3|q [7])) ) )

	.dataa(!\cont|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\dp|ir3|q [7]),
	.datae(gnd),
	.dataf(!\cont|state.DECODE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~23 .extended_lut = "off";
defparam \cont|state~23 .lut_mask = 64'h0000000000050005;
defparam \cont|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N38
dffeas \cont|state.MEMADR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.MEMADR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.MEMADR .is_wysiwyg = "true";
defparam \cont|state.MEMADR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N24
cyclonev_lcell_comb \cont|state~21 (
// Equation(s):
// \cont|state~21_combout  = ( \dp|ir3|q [5] & ( (\cont|state.MEMADR~q  & (\reset~input_o  & (\cont|Equal0~0_combout  & \dp|ir3|q [7]))) ) )

	.dataa(!\cont|state.MEMADR~q ),
	.datab(!\reset~input_o ),
	.datac(!\cont|Equal0~0_combout ),
	.datad(!\dp|ir3|q [7]),
	.datae(gnd),
	.dataf(!\dp|ir3|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|state~21 .extended_lut = "off";
defparam \cont|state~21 .lut_mask = 64'h0000000000010001;
defparam \cont|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N26
dffeas \cont|state.SBWR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cont|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|state.SBWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|state.SBWR .is_wysiwyg = "true";
defparam \cont|state.SBWR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N6
cyclonev_lcell_comb \dp|ir0|q[7]~0 (
// Equation(s):
// \dp|ir0|q[7]~0_combout  = ( \cont|state.FETCH1~q  & ( !\reset~input_o  ) ) # ( !\cont|state.FETCH1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cont|state.FETCH1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir0|q[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir0|q[7]~0 .extended_lut = "off";
defparam \dp|ir0|q[7]~0 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \dp|ir0|q[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N50
dffeas \dp|ir0|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir0|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir0|q[5] .is_wysiwyg = "true";
defparam \dp|ir0|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N32
dffeas \dp|ir0|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir0|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir0|q[4] .is_wysiwyg = "true";
defparam \dp|ir0|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N44
dffeas \dp|ir0|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir0|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir0|q[3] .is_wysiwyg = "true";
defparam \dp|ir0|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N8
dffeas \dp|ir0|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir0|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir0|q[2] .is_wysiwyg = "true";
defparam \dp|ir0|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \memdata[1]~input (
	.i(memdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\memdata[1]~input_o ));
// synopsys translate_off
defparam \memdata[1]~input .bus_hold = "false";
defparam \memdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y9_N53
dffeas \dp|ir0|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir0|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir0|q[1] .is_wysiwyg = "true";
defparam \dp|ir0|q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \memdata[0]~input (
	.i(memdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\memdata[0]~input_o ));
// synopsys translate_off
defparam \memdata[0]~input .bus_hold = "false";
defparam \memdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y9_N29
dffeas \dp|ir0|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir0|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir0|q[0] .is_wysiwyg = "true";
defparam \dp|ir0|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N51
cyclonev_lcell_comb \ac|WideOr0~0 (
// Equation(s):
// \ac|WideOr0~0_combout  = ( \dp|ir0|q [0] & ( (!\dp|ir0|q [3] & (\dp|ir0|q [2] & !\dp|ir0|q [1])) ) ) # ( !\dp|ir0|q [0] & ( (!\dp|ir0|q [3] & !\dp|ir0|q [1]) ) )

	.dataa(gnd),
	.datab(!\dp|ir0|q [3]),
	.datac(!\dp|ir0|q [2]),
	.datad(!\dp|ir0|q [1]),
	.datae(gnd),
	.dataf(!\dp|ir0|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|WideOr0~0 .extended_lut = "off";
defparam \ac|WideOr0~0 .lut_mask = 64'hCC00CC000C000C00;
defparam \ac|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N33
cyclonev_lcell_comb \ac|Selector0~0 (
// Equation(s):
// \ac|Selector0~0_combout  = ( \ac|WideOr0~0_combout  & ( (!\cont|state.RTYPEEX~q  & (((\cont|state.BEQEX~q )))) # (\cont|state.RTYPEEX~q  & ((!\dp|ir0|q [5]) # ((\dp|ir0|q [4])))) ) ) # ( !\ac|WideOr0~0_combout  & ( (\cont|state.BEQEX~q ) # 
// (\cont|state.RTYPEEX~q ) ) )

	.dataa(!\dp|ir0|q [5]),
	.datab(!\dp|ir0|q [4]),
	.datac(!\cont|state.RTYPEEX~q ),
	.datad(!\cont|state.BEQEX~q ),
	.datae(gnd),
	.dataf(!\ac|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|Selector0~0 .extended_lut = "off";
defparam \ac|Selector0~0 .lut_mask = 64'h0FFF0FFF0BFB0BFB;
defparam \ac|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N54
cyclonev_lcell_comb \dp|ir2|q~2 (
// Equation(s):
// \dp|ir2|q~2_combout  = ( \cont|state.FETCH3~q  & ( \dp|ir2|q [2] & ( (\reset~input_o  & \memdata[2]~input_o ) ) ) ) # ( !\cont|state.FETCH3~q  & ( \dp|ir2|q [2] & ( \reset~input_o  ) ) ) # ( \cont|state.FETCH3~q  & ( !\dp|ir2|q [2] & ( (\reset~input_o  & 
// \memdata[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\memdata[2]~input_o ),
	.datad(gnd),
	.datae(!\cont|state.FETCH3~q ),
	.dataf(!\dp|ir2|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir2|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir2|q~2 .extended_lut = "off";
defparam \dp|ir2|q~2 .lut_mask = 64'h0000030333330303;
defparam \dp|ir2|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N17
dffeas \dp|ir2|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|ir2|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir2|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir2|q[2] .is_wysiwyg = "true";
defparam \dp|ir2|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N9
cyclonev_lcell_comb \dp|ir2|q~0 (
// Equation(s):
// \dp|ir2|q~0_combout  = ( \cont|state.FETCH3~q  & ( (\reset~input_o  & \memdata[0]~input_o ) ) ) # ( !\cont|state.FETCH3~q  & ( (\reset~input_o  & \dp|ir2|q [0]) ) )

	.dataa(!\reset~input_o ),
	.datab(!\memdata[0]~input_o ),
	.datac(!\dp|ir2|q [0]),
	.datad(gnd),
	.datae(!\cont|state.FETCH3~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir2|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir2|q~0 .extended_lut = "off";
defparam \dp|ir2|q~0 .lut_mask = 64'h0505111105051111;
defparam \dp|ir2|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N8
dffeas \dp|ir2|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|ir2|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir2|q[0] .is_wysiwyg = "true";
defparam \dp|ir2|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N36
cyclonev_lcell_comb \dp|ir2|q~1 (
// Equation(s):
// \dp|ir2|q~1_combout  = ( \dp|ir2|q [1] & ( (\reset~input_o  & ((!\cont|state.FETCH3~q ) # (\memdata[1]~input_o ))) ) ) # ( !\dp|ir2|q [1] & ( (\reset~input_o  & (\cont|state.FETCH3~q  & \memdata[1]~input_o )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\cont|state.FETCH3~q ),
	.datad(!\memdata[1]~input_o ),
	.datae(gnd),
	.dataf(!\dp|ir2|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir2|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir2|q~1 .extended_lut = "off";
defparam \dp|ir2|q~1 .lut_mask = 64'h0005000550555055;
defparam \dp|ir2|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N26
dffeas \dp|ir2|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|ir2|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir2|q[1] .is_wysiwyg = "true";
defparam \dp|ir2|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N39
cyclonev_lcell_comb \dp|rf|WideOr1 (
// Equation(s):
// \dp|rf|WideOr1~combout  = ( !\dp|ir2|q [1] & ( (!\dp|ir2|q [2] & !\dp|ir2|q [0]) ) )

	.dataa(gnd),
	.datab(!\dp|ir2|q [2]),
	.datac(!\dp|ir2|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|ir2|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|WideOr1 .extended_lut = "off";
defparam \dp|rf|WideOr1 .lut_mask = 64'hC0C0C0C000000000;
defparam \dp|rf|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N35
dffeas \dp|mdr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|mdr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|mdr|q[0] .is_wysiwyg = "true";
defparam \dp|mdr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N6
cyclonev_lcell_comb \dp|wdmux|y[0]~0 (
// Equation(s):
// \dp|wdmux|y[0]~0_combout  = ( \cont|state.LBWR~q  & ( \dp|mdr|q [0] ) ) # ( !\cont|state.LBWR~q  & ( \dp|res|q [0] ) )

	.dataa(!\dp|mdr|q [0]),
	.datab(gnd),
	.datac(!\dp|res|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cont|state.LBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|wdmux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|wdmux|y[0]~0 .extended_lut = "off";
defparam \dp|wdmux|y[0]~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \dp|wdmux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N27
cyclonev_lcell_comb \dp|ir1|q[3]~0 (
// Equation(s):
// \dp|ir1|q[3]~0_combout  = ( \cont|state.FETCH2~q  ) # ( !\cont|state.FETCH2~q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cont|state.FETCH2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir1|q[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir1|q[3]~0 .extended_lut = "off";
defparam \dp|ir1|q[3]~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \dp|ir1|q[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N37
dffeas \dp|ir1|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|ir3|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|ir1|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir1|q[3] .is_wysiwyg = "true";
defparam \dp|ir1|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N0
cyclonev_lcell_comb \dp|regmux|y[0]~0 (
// Equation(s):
// \dp|regmux|y[0]~0_combout  = ( \cont|state.RTYPEWR~q  & ( \dp|ir1|q [3] ) ) # ( !\cont|state.RTYPEWR~q  & ( \dp|ir2|q [0] ) )

	.dataa(gnd),
	.datab(!\dp|ir2|q [0]),
	.datac(!\dp|ir1|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cont|state.RTYPEWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|regmux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|regmux|y[0]~0 .extended_lut = "off";
defparam \dp|regmux|y[0]~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \dp|regmux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N19
dffeas \dp|ir1|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|ir3|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|ir1|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir1|q[4] .is_wysiwyg = "true";
defparam \dp|ir1|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N48
cyclonev_lcell_comb \dp|regmux|y[1]~1 (
// Equation(s):
// \dp|regmux|y[1]~1_combout  = ( \dp|ir1|q [4] & ( \dp|ir2|q [1] ) ) # ( !\dp|ir1|q [4] & ( \dp|ir2|q [1] & ( !\cont|state.RTYPEWR~q  ) ) ) # ( \dp|ir1|q [4] & ( !\dp|ir2|q [1] & ( \cont|state.RTYPEWR~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.RTYPEWR~q ),
	.datad(gnd),
	.datae(!\dp|ir1|q [4]),
	.dataf(!\dp|ir2|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|regmux|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|regmux|y[1]~1 .extended_lut = "off";
defparam \dp|regmux|y[1]~1 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \dp|regmux|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N40
dffeas \dp|ir1|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|ir3|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|ir1|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir1|q[5] .is_wysiwyg = "true";
defparam \dp|ir1|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N9
cyclonev_lcell_comb \dp|regmux|y[2]~2 (
// Equation(s):
// \dp|regmux|y[2]~2_combout  = ( \cont|state.RTYPEWR~q  & ( \dp|ir2|q [2] & ( \dp|ir1|q [5] ) ) ) # ( !\cont|state.RTYPEWR~q  & ( \dp|ir2|q [2] ) ) # ( \cont|state.RTYPEWR~q  & ( !\dp|ir2|q [2] & ( \dp|ir1|q [5] ) ) )

	.dataa(!\dp|ir1|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cont|state.RTYPEWR~q ),
	.dataf(!\dp|ir2|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|regmux|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|regmux|y[2]~2 .extended_lut = "off";
defparam \dp|regmux|y[2]~2 .lut_mask = 64'h00005555FFFF5555;
defparam \dp|regmux|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N50
dffeas \dp|mdr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|mdr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|mdr|q[1] .is_wysiwyg = "true";
defparam \dp|mdr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N15
cyclonev_lcell_comb \ac|WideOr1~0 (
// Equation(s):
// \ac|WideOr1~0_combout  = ( \dp|ir0|q [3] & ( (!\dp|ir0|q [0] & (\dp|ir0|q [1] & !\dp|ir0|q [2])) ) ) # ( !\dp|ir0|q [3] & ( (!\dp|ir0|q [0] & !\dp|ir0|q [2]) ) )

	.dataa(!\dp|ir0|q [0]),
	.datab(gnd),
	.datac(!\dp|ir0|q [1]),
	.datad(!\dp|ir0|q [2]),
	.datae(gnd),
	.dataf(!\dp|ir0|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|WideOr1~0 .extended_lut = "off";
defparam \ac|WideOr1~0 .lut_mask = 64'hAA00AA000A000A00;
defparam \ac|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N30
cyclonev_lcell_comb \ac|WideOr1~1 (
// Equation(s):
// \ac|WideOr1~1_combout  = ( \dp|ir0|q [5] & ( !\dp|ir0|q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp|ir0|q [4]),
	.datae(gnd),
	.dataf(!\dp|ir0|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|WideOr1~1 .extended_lut = "off";
defparam \ac|WideOr1~1 .lut_mask = 64'h00000000FF00FF00;
defparam \ac|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N42
cyclonev_lcell_comb \ac|WideOr2~0 (
// Equation(s):
// \ac|WideOr2~0_combout  = ( \dp|ir0|q [2] & ( (!\dp|ir0|q [1] & (!\dp|ir0|q [0] & !\dp|ir0|q [3])) ) ) # ( !\dp|ir0|q [2] & ( (!\dp|ir0|q [0] & !\dp|ir0|q [3]) ) )

	.dataa(!\dp|ir0|q [1]),
	.datab(gnd),
	.datac(!\dp|ir0|q [0]),
	.datad(!\dp|ir0|q [3]),
	.datae(gnd),
	.dataf(!\dp|ir0|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|WideOr2~0 .extended_lut = "off";
defparam \ac|WideOr2~0 .lut_mask = 64'hF000F000A000A000;
defparam \ac|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N51
cyclonev_lcell_comb \dp|alunit|Mux0~1 (
// Equation(s):
// \dp|alunit|Mux0~1_combout  = ( \ac|WideOr2~0_combout  & ( (\cont|state.RTYPEEX~q  & (!\ac|WideOr1~0_combout  & \ac|WideOr1~1_combout )) ) ) # ( !\ac|WideOr2~0_combout  & ( (\cont|state.RTYPEEX~q  & (\ac|WideOr1~0_combout  & \ac|WideOr1~1_combout )) ) )

	.dataa(!\cont|state.RTYPEEX~q ),
	.datab(gnd),
	.datac(!\ac|WideOr1~0_combout ),
	.datad(!\ac|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\ac|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux0~1 .extended_lut = "off";
defparam \dp|alunit|Mux0~1 .lut_mask = 64'h0005000500500050;
defparam \dp|alunit|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N48
cyclonev_lcell_comb \ac|alucont[0]~1 (
// Equation(s):
// \ac|alucont[0]~1_combout  = ( \ac|WideOr2~0_combout  & ( (!\ac|WideOr1~1_combout  & \cont|state.RTYPEEX~q ) ) ) # ( !\ac|WideOr2~0_combout  & ( \cont|state.RTYPEEX~q  ) )

	.dataa(!\ac|WideOr1~1_combout ),
	.datab(gnd),
	.datac(!\cont|state.RTYPEEX~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ac|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|alucont[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|alucont[0]~1 .extended_lut = "off";
defparam \ac|alucont[0]~1 .lut_mask = 64'h0F0F0F0F0A0A0A0A;
defparam \ac|alucont[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N27
cyclonev_lcell_comb \dp|rf|RAM_rtl_1_bypass[10]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_1_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_1_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[10]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_1_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_1_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N29
dffeas \dp|rf|RAM_rtl_1_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N59
dffeas \dp|rf|RAM_rtl_1_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N36
cyclonev_lcell_comb \dp|rf|RAM_rtl_1_bypass[6]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_1_bypass[6]~feeder_combout  = ( \dp|ir2|q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|ir2|q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_1_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[6]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_1_bypass[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|rf|RAM_rtl_1_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N38
dffeas \dp|rf|RAM_rtl_1_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_1_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N41
dffeas \dp|rf|RAM_rtl_1_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|regmux|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N11
dffeas \dp|rf|RAM_rtl_1_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cont|WideOr7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N32
dffeas \dp|rf|RAM_rtl_1_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|regmux|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N8
dffeas \dp|rf|RAM_rtl_1_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|ir2|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N6
cyclonev_lcell_comb \dp|rf|RAM~0 (
// Equation(s):
// \dp|rf|RAM~0_combout  = ( \dp|rf|RAM_rtl_1_bypass [2] & ( (\dp|rf|RAM_rtl_1_bypass [0] & \dp|rf|RAM_rtl_1_bypass [1]) ) ) # ( !\dp|rf|RAM_rtl_1_bypass [2] & ( (\dp|rf|RAM_rtl_1_bypass [0] & !\dp|rf|RAM_rtl_1_bypass [1]) ) )

	.dataa(gnd),
	.datab(!\dp|rf|RAM_rtl_1_bypass [0]),
	.datac(gnd),
	.datad(!\dp|rf|RAM_rtl_1_bypass [1]),
	.datae(!\dp|rf|RAM_rtl_1_bypass [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM~0 .extended_lut = "off";
defparam \dp|rf|RAM~0 .lut_mask = 64'h3300003333000033;
defparam \dp|rf|RAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N35
dffeas \dp|rf|RAM_rtl_1_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|ir2|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N12
cyclonev_lcell_comb \dp|rf|RAM_rtl_1_bypass[3]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_1_bypass[3]~feeder_combout  = ( \dp|regmux|y[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|regmux|y[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_1_bypass[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[3]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_1_bypass[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|rf|RAM_rtl_1_bypass[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N14
dffeas \dp|rf|RAM_rtl_1_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_1_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N33
cyclonev_lcell_comb \dp|rf|RAM~1 (
// Equation(s):
// \dp|rf|RAM~1_combout  = ( \dp|rf|RAM_rtl_1_bypass [4] & ( \dp|rf|RAM_rtl_1_bypass [3] & ( (\dp|rf|RAM~0_combout  & (!\dp|rf|RAM_rtl_1_bypass [6] $ (\dp|rf|RAM_rtl_1_bypass [5]))) ) ) ) # ( !\dp|rf|RAM_rtl_1_bypass [4] & ( !\dp|rf|RAM_rtl_1_bypass [3] & ( 
// (\dp|rf|RAM~0_combout  & (!\dp|rf|RAM_rtl_1_bypass [6] $ (\dp|rf|RAM_rtl_1_bypass [5]))) ) ) )

	.dataa(!\dp|rf|RAM_rtl_1_bypass [6]),
	.datab(!\dp|rf|RAM_rtl_1_bypass [5]),
	.datac(!\dp|rf|RAM~0_combout ),
	.datad(gnd),
	.datae(!\dp|rf|RAM_rtl_1_bypass [4]),
	.dataf(!\dp|rf|RAM_rtl_1_bypass [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM~1 .extended_lut = "off";
defparam \dp|rf|RAM~1 .lut_mask = 64'h0909000000000909;
defparam \dp|rf|RAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N48
cyclonev_lcell_comb \dp|rf|RAM_rtl_1_bypass[12]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_1_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[12]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_1_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_1_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N49
dffeas \dp|rf|RAM_rtl_1_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N59
dffeas \dp|rf|RAM_rtl_1_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y9_N32
dffeas \dp|mdr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|mdr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|mdr|q[3] .is_wysiwyg = "true";
defparam \dp|mdr|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N49
dffeas \dp|rf|RAM_rtl_1_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N12
cyclonev_lcell_comb \dp|rf|RAM_rtl_1_bypass[14]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_1_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[14]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_1_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_1_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N13
dffeas \dp|rf|RAM_rtl_1_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N22
dffeas \dp|rf|RAM_rtl_1_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N27
cyclonev_lcell_comb \dp|rf|RAM_rtl_1_bypass[16]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_1_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[16]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_1_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_1_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N29
dffeas \dp|rf|RAM_rtl_1_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N48
cyclonev_lcell_comb \dp|alunit|Mux0~0 (
// Equation(s):
// \dp|alunit|Mux0~0_combout  = ( \ac|WideOr2~0_combout  & ( (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~0_combout ) # (!\ac|WideOr1~1_combout ))) ) ) # ( !\ac|WideOr2~0_combout  & ( \cont|state.RTYPEEX~q  ) )

	.dataa(!\cont|state.RTYPEEX~q ),
	.datab(!\ac|WideOr1~0_combout ),
	.datac(gnd),
	.datad(!\ac|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\ac|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux0~0 .extended_lut = "off";
defparam \dp|alunit|Mux0~0 .lut_mask = 64'h5555555555445544;
defparam \dp|alunit|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N3
cyclonev_lcell_comb \cont|WideOr3 (
// Equation(s):
// \cont|WideOr3~combout  = ( !\cont|state.DECODE~q  & ( (!\cont|state.ADDIEX~q  & !\cont|state.MEMADR~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.ADDIEX~q ),
	.datad(!\cont|state.MEMADR~q ),
	.datae(gnd),
	.dataf(!\cont|state.DECODE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|WideOr3 .extended_lut = "off";
defparam \cont|WideOr3 .lut_mask = 64'hF000F00000000000;
defparam \cont|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N32
dffeas \dp|rf|RAM_rtl_1_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N39
cyclonev_lcell_comb \dp|pcreg|q~5 (
// Equation(s):
// \dp|pcreg|q~5_combout  = ( !\cont|state.BEQEX~q  & ( (\reset~input_o  & !\cont|state.JEX~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cont|state.JEX~q ),
	.datae(gnd),
	.dataf(!\cont|state.BEQEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~5 .extended_lut = "off";
defparam \dp|pcreg|q~5 .lut_mask = 64'h0F000F0000000000;
defparam \dp|pcreg|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N21
cyclonev_lcell_comb \dp|pcreg|q~10 (
// Equation(s):
// \dp|pcreg|q~10_combout  = ( \dp|ir0|q [4] & ( (\reset~input_o  & ((!\cont|state.BEQEX~q  & (\cont|state.JEX~q )) # (\cont|state.BEQEX~q  & ((\dp|res|q [6]))))) ) ) # ( !\dp|ir0|q [4] & ( (\reset~input_o  & (\cont|state.BEQEX~q  & \dp|res|q [6])) ) )

	.dataa(!\cont|state.JEX~q ),
	.datab(!\reset~input_o ),
	.datac(!\cont|state.BEQEX~q ),
	.datad(!\dp|res|q [6]),
	.datae(gnd),
	.dataf(!\dp|ir0|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~10 .extended_lut = "off";
defparam \dp|pcreg|q~10 .lut_mask = 64'h0003000310131013;
defparam \dp|pcreg|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N53
dffeas \dp|rf|RAM_rtl_1_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N42
cyclonev_lcell_comb \dp|rf|RAM_rtl_1_bypass[20]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_1_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[20]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_1_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_1_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N44
dffeas \dp|rf|RAM_rtl_1_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N5
dffeas \dp|rf|RAM_rtl_1_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\cont|WideOr7~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\dp|wdmux|y[7]~7_combout ,\dp|wdmux|y[6]~6_combout ,\dp|wdmux|y[5]~5_combout ,\dp|wdmux|y[4]~4_combout ,\dp|wdmux|y[3]~3_combout ,\dp|wdmux|y[2]~2_combout ,
\dp|wdmux|y[1]~1_combout ,\dp|wdmux|y[0]~0_combout }),
	.portaaddr({\dp|regmux|y[2]~2_combout ,\dp|regmux|y[1]~1_combout ,\dp|regmux|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\dp|ir2|q~2_combout ,\dp|ir2|q~1_combout ,\dp|ir2|q~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .init_file = "db/MiniMips.ram0_regfile_66da57bc.hdl.mif";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "datapath:dp|regfile:rf|altsyncram:RAM_rtl_1|altsyncram_96n1:auto_generated|ALTSYNCRAM";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N0
cyclonev_lcell_comb \dp|rf|RAM_rtl_1_bypass[22]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_1_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[22]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_1_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_1_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N1
dffeas \dp|rf|RAM_rtl_1_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N0
cyclonev_lcell_comb \dp|rf|rd2[7]~7 (
// Equation(s):
// \dp|rf|rd2[7]~7_combout  = ( \dp|rf|RAM_rtl_1|auto_generated|ram_block1a7  & ( \dp|rf|RAM_rtl_1_bypass [22] & ( (!\dp|rf|WideOr1~combout  & ((!\dp|rf|RAM~1_combout ) # (\dp|rf|RAM_rtl_1_bypass [21]))) ) ) ) # ( 
// !\dp|rf|RAM_rtl_1|auto_generated|ram_block1a7  & ( \dp|rf|RAM_rtl_1_bypass [22] & ( (\dp|rf|RAM~1_combout  & (!\dp|rf|WideOr1~combout  & \dp|rf|RAM_rtl_1_bypass [21])) ) ) ) # ( \dp|rf|RAM_rtl_1|auto_generated|ram_block1a7  & ( !\dp|rf|RAM_rtl_1_bypass 
// [22] & ( (!\dp|rf|WideOr1~combout  & \dp|rf|RAM_rtl_1_bypass [21]) ) ) ) # ( !\dp|rf|RAM_rtl_1|auto_generated|ram_block1a7  & ( !\dp|rf|RAM_rtl_1_bypass [22] & ( (!\dp|rf|WideOr1~combout  & \dp|rf|RAM_rtl_1_bypass [21]) ) ) )

	.dataa(!\dp|rf|RAM~1_combout ),
	.datab(!\dp|rf|WideOr1~combout ),
	.datac(!\dp|rf|RAM_rtl_1_bypass [21]),
	.datad(gnd),
	.datae(!\dp|rf|RAM_rtl_1|auto_generated|ram_block1a7 ),
	.dataf(!\dp|rf|RAM_rtl_1_bypass [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd2[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd2[7]~7 .extended_lut = "off";
defparam \dp|rf|rd2[7]~7 .lut_mask = 64'h0C0C0C0C04048C8C;
defparam \dp|rf|rd2[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N2
dffeas \dp|wrd|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd2[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|wrd|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|wrd|q[7] .is_wysiwyg = "true";
defparam \dp|wrd|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N41
dffeas \dp|ir0|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir0|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir0|q[7] .is_wysiwyg = "true";
defparam \dp|ir0|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N9
cyclonev_lcell_comb \cont|WideOr4 (
// Equation(s):
// \cont|WideOr4~combout  = ( \cont|state.FETCH1~q  & ( (!\cont|state.FETCH3~q  & (!\cont|state.FETCH2~q  & (!\cont|state.FETCH4~q  & !\cont|state.DECODE~q ))) ) )

	.dataa(!\cont|state.FETCH3~q ),
	.datab(!\cont|state.FETCH2~q ),
	.datac(!\cont|state.FETCH4~q ),
	.datad(!\cont|state.DECODE~q ),
	.datae(gnd),
	.dataf(!\cont|state.FETCH1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|WideOr4 .extended_lut = "off";
defparam \cont|WideOr4 .lut_mask = 64'h0000000080008000;
defparam \cont|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N33
cyclonev_lcell_comb \dp|src2mux|Mux0~0 (
// Equation(s):
// \dp|src2mux|Mux0~0_combout  = ( \dp|ir0|q [5] & ( \cont|WideOr4~combout  & ( (!\cont|WideOr3~combout  & ((\dp|ir0|q [7]))) # (\cont|WideOr3~combout  & (\dp|wrd|q [7])) ) ) ) # ( !\dp|ir0|q [5] & ( \cont|WideOr4~combout  & ( (!\cont|WideOr3~combout  & 
// ((\dp|ir0|q [7]))) # (\cont|WideOr3~combout  & (\dp|wrd|q [7])) ) ) ) # ( \dp|ir0|q [5] & ( !\cont|WideOr4~combout  & ( !\cont|WideOr3~combout  ) ) )

	.dataa(!\dp|wrd|q [7]),
	.datab(gnd),
	.datac(!\dp|ir0|q [7]),
	.datad(!\cont|WideOr3~combout ),
	.datae(!\dp|ir0|q [5]),
	.dataf(!\cont|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src2mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src2mux|Mux0~0 .extended_lut = "off";
defparam \dp|src2mux|Mux0~0 .lut_mask = 64'h0000FF000F550F55;
defparam \dp|src2mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N36
cyclonev_lcell_comb \dp|alunit|Mux2~0 (
// Equation(s):
// \dp|alunit|Mux2~0_combout  = ( \dp|src1mux|y[5]~1_combout  & ( \dp|src2mux|Mux2~0_combout  & ( (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~0_combout ) # (!\ac|WideOr1~1_combout ))) ) ) ) # ( !\dp|src1mux|y[5]~1_combout  & ( \dp|src2mux|Mux2~0_combout  & ( 
// (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~1_combout ) # ((!\ac|WideOr1~0_combout  & !\ac|WideOr2~0_combout )))) ) ) ) # ( \dp|src1mux|y[5]~1_combout  & ( !\dp|src2mux|Mux2~0_combout  & ( (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~1_combout ) # 
// ((!\ac|WideOr1~0_combout  & !\ac|WideOr2~0_combout )))) ) ) )

	.dataa(!\cont|state.RTYPEEX~q ),
	.datab(!\ac|WideOr1~0_combout ),
	.datac(!\ac|WideOr1~1_combout ),
	.datad(!\ac|WideOr2~0_combout ),
	.datae(!\dp|src1mux|y[5]~1_combout ),
	.dataf(!\dp|src2mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux2~0 .extended_lut = "off";
defparam \dp|alunit|Mux2~0 .lut_mask = 64'h0000545054505454;
defparam \dp|alunit|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N24
cyclonev_lcell_comb \dp|pcreg|q~8 (
// Equation(s):
// \dp|pcreg|q~8_combout  = ( \dp|res|q [5] & ( \dp|ir0|q [3] & ( (\reset~input_o  & ((\cont|state.BEQEX~q ) # (\cont|state.JEX~q ))) ) ) ) # ( !\dp|res|q [5] & ( \dp|ir0|q [3] & ( (\cont|state.JEX~q  & (\reset~input_o  & !\cont|state.BEQEX~q )) ) ) ) # ( 
// \dp|res|q [5] & ( !\dp|ir0|q [3] & ( (\reset~input_o  & \cont|state.BEQEX~q ) ) ) )

	.dataa(gnd),
	.datab(!\cont|state.JEX~q ),
	.datac(!\reset~input_o ),
	.datad(!\cont|state.BEQEX~q ),
	.datae(!\dp|res|q [5]),
	.dataf(!\dp|ir0|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~8 .extended_lut = "off";
defparam \dp|pcreg|q~8 .lut_mask = 64'h0000000F0300030F;
defparam \dp|pcreg|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N54
cyclonev_lcell_comb \dp|pcreg|q~9 (
// Equation(s):
// \dp|pcreg|q~9_combout  = ( \dp|pcreg|q~8_combout  ) # ( !\dp|pcreg|q~8_combout  & ( (\dp|pcreg|q~5_combout  & (((!\dp|alunit|Mux0~0_combout  & \dp|alunit|_~13_sumout )) # (\dp|alunit|Mux2~0_combout ))) ) )

	.dataa(!\dp|alunit|Mux0~0_combout ),
	.datab(!\dp|pcreg|q~5_combout ),
	.datac(!\dp|alunit|_~13_sumout ),
	.datad(!\dp|alunit|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\dp|pcreg|q~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~9 .extended_lut = "off";
defparam \dp|pcreg|q~9 .lut_mask = 64'h02330233FFFFFFFF;
defparam \dp|pcreg|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N45
cyclonev_lcell_comb \cont|WideOr4~0 (
// Equation(s):
// \cont|WideOr4~0_combout  = ( !\cont|state.FETCH3~q  & ( !\cont|state.FETCH2~q  & ( (\cont|state.FETCH1~q  & !\cont|state.FETCH4~q ) ) ) )

	.dataa(!\cont|state.FETCH1~q ),
	.datab(gnd),
	.datac(!\cont|state.FETCH4~q ),
	.datad(gnd),
	.datae(!\cont|state.FETCH3~q ),
	.dataf(!\cont|state.FETCH2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|WideOr4~0 .extended_lut = "off";
defparam \cont|WideOr4~0 .lut_mask = 64'h5050000000000000;
defparam \cont|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N27
cyclonev_lcell_comb \cont|pcen~0 (
// Equation(s):
// \cont|pcen~0_combout  = ( \dp|alunit|_~9_sumout  & ( (!\dp|alunit|Mux1~0_combout  & (!\dp|alunit|Mux2~0_combout  & \dp|alunit|Mux0~0_combout )) ) ) # ( !\dp|alunit|_~9_sumout  & ( (!\dp|alunit|Mux1~0_combout  & (!\dp|alunit|Mux2~0_combout  & 
// ((!\dp|alunit|_~13_sumout ) # (\dp|alunit|Mux0~0_combout )))) ) )

	.dataa(!\dp|alunit|Mux1~0_combout ),
	.datab(!\dp|alunit|Mux2~0_combout ),
	.datac(!\dp|alunit|Mux0~0_combout ),
	.datad(!\dp|alunit|_~13_sumout ),
	.datae(gnd),
	.dataf(!\dp|alunit|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|pcen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|pcen~0 .extended_lut = "off";
defparam \cont|pcen~0 .lut_mask = 64'h8808880808080808;
defparam \cont|pcen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N0
cyclonev_lcell_comb \dp|pcreg|q~2 (
// Equation(s):
// \dp|pcreg|q~2_combout  = ( \dp|alunit|Mux6~1_combout  & ( (\reset~input_o  & (!\cont|state.JEX~q  & ((!\cont|state.BEQEX~q ) # (\dp|res|q [1])))) ) ) # ( !\dp|alunit|Mux6~1_combout  & ( (\cont|state.BEQEX~q  & (\reset~input_o  & (!\cont|state.JEX~q  & 
// \dp|res|q [1]))) ) )

	.dataa(!\cont|state.BEQEX~q ),
	.datab(!\reset~input_o ),
	.datac(!\cont|state.JEX~q ),
	.datad(!\dp|res|q [1]),
	.datae(gnd),
	.dataf(!\dp|alunit|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~2 .extended_lut = "off";
defparam \dp|pcreg|q~2 .lut_mask = 64'h0010001020302030;
defparam \dp|pcreg|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N2
dffeas \dp|pcreg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|pcreg|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|pcreg|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|pcreg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|pcreg|q[1] .is_wysiwyg = "true";
defparam \dp|pcreg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N36
cyclonev_lcell_comb \dp|ir2|q~5 (
// Equation(s):
// \dp|ir2|q~5_combout  = ( \cont|state.FETCH3~q  & ( (\reset~input_o  & \memdata[7]~input_o ) ) ) # ( !\cont|state.FETCH3~q  & ( (\reset~input_o  & \dp|ir2|q [7]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\memdata[7]~input_o ),
	.datad(!\dp|ir2|q [7]),
	.datae(gnd),
	.dataf(!\cont|state.FETCH3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir2|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir2|q~5 .extended_lut = "off";
defparam \dp|ir2|q~5 .lut_mask = 64'h0033003303030303;
defparam \dp|ir2|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N38
dffeas \dp|ir2|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|ir2|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir2|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir2|q[7] .is_wysiwyg = "true";
defparam \dp|ir2|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N21
cyclonev_lcell_comb \dp|ir2|q~3 (
// Equation(s):
// \dp|ir2|q~3_combout  = ( \memdata[5]~input_o  & ( (\reset~input_o  & ((\dp|ir2|q [5]) # (\cont|state.FETCH3~q ))) ) ) # ( !\memdata[5]~input_o  & ( (!\cont|state.FETCH3~q  & (\reset~input_o  & \dp|ir2|q [5])) ) )

	.dataa(!\cont|state.FETCH3~q ),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\dp|ir2|q [5]),
	.datae(gnd),
	.dataf(!\memdata[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir2|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir2|q~3 .extended_lut = "off";
defparam \dp|ir2|q~3 .lut_mask = 64'h0022002211331133;
defparam \dp|ir2|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N23
dffeas \dp|ir2|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|ir2|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir2|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir2|q[5] .is_wysiwyg = "true";
defparam \dp|ir2|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N18
cyclonev_lcell_comb \dp|ir2|q~4 (
// Equation(s):
// \dp|ir2|q~4_combout  = (\reset~input_o  & ((!\cont|state.FETCH3~q  & ((\dp|ir2|q [6]))) # (\cont|state.FETCH3~q  & (\memdata[6]~input_o ))))

	.dataa(!\cont|state.FETCH3~q ),
	.datab(!\reset~input_o ),
	.datac(!\memdata[6]~input_o ),
	.datad(!\dp|ir2|q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|ir2|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|ir2|q~4 .extended_lut = "off";
defparam \dp|ir2|q~4 .lut_mask = 64'h0123012301230123;
defparam \dp|ir2|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N19
dffeas \dp|ir2|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|ir2|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir2|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir2|q[6] .is_wysiwyg = "true";
defparam \dp|ir2|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N39
cyclonev_lcell_comb \dp|rf|WideOr0 (
// Equation(s):
// \dp|rf|WideOr0~combout  = ( !\dp|ir2|q [6] & ( (!\dp|ir2|q [7] & !\dp|ir2|q [5]) ) )

	.dataa(!\dp|ir2|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp|ir2|q [5]),
	.datae(gnd),
	.dataf(!\dp|ir2|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|WideOr0 .extended_lut = "off";
defparam \dp|rf|WideOr0 .lut_mask = 64'hAA00AA0000000000;
defparam \dp|rf|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N57
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[10]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N58
dffeas \dp|rf|RAM_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y9_N43
dffeas \dp|rf|RAM_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N0
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[3]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[3]~feeder_combout  = ( \dp|regmux|y[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|regmux|y[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[3]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N1
dffeas \dp|rf|RAM_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N44
dffeas \dp|rf|RAM_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|ir2|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N5
dffeas \dp|rf|RAM_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|regmux|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N47
dffeas \dp|rf|RAM_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|ir2|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N48
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[1]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[1]~feeder_combout  = ( \dp|regmux|y[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|regmux|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[1]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N50
dffeas \dp|rf|RAM_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N8
dffeas \dp|rf|RAM_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|ir2|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N53
dffeas \dp|rf|RAM_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cont|WideOr7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N6
cyclonev_lcell_comb \dp|rf|RAM~2 (
// Equation(s):
// \dp|rf|RAM~2_combout  = ( \dp|rf|RAM_rtl_0_bypass [2] & ( \dp|rf|RAM_rtl_0_bypass [0] & ( \dp|rf|RAM_rtl_0_bypass [1] ) ) ) # ( !\dp|rf|RAM_rtl_0_bypass [2] & ( \dp|rf|RAM_rtl_0_bypass [0] & ( !\dp|rf|RAM_rtl_0_bypass [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp|rf|RAM_rtl_0_bypass [1]),
	.datad(gnd),
	.datae(!\dp|rf|RAM_rtl_0_bypass [2]),
	.dataf(!\dp|rf|RAM_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM~2 .extended_lut = "off";
defparam \dp|rf|RAM~2 .lut_mask = 64'h00000000F0F00F0F;
defparam \dp|rf|RAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N45
cyclonev_lcell_comb \dp|rf|RAM~3 (
// Equation(s):
// \dp|rf|RAM~3_combout  = ( \dp|rf|RAM_rtl_0_bypass [4] & ( \dp|rf|RAM~2_combout  & ( (\dp|rf|RAM_rtl_0_bypass [3] & (!\dp|rf|RAM_rtl_0_bypass [6] $ (\dp|rf|RAM_rtl_0_bypass [5]))) ) ) ) # ( !\dp|rf|RAM_rtl_0_bypass [4] & ( \dp|rf|RAM~2_combout  & ( 
// (!\dp|rf|RAM_rtl_0_bypass [3] & (!\dp|rf|RAM_rtl_0_bypass [6] $ (\dp|rf|RAM_rtl_0_bypass [5]))) ) ) )

	.dataa(!\dp|rf|RAM_rtl_0_bypass [3]),
	.datab(!\dp|rf|RAM_rtl_0_bypass [6]),
	.datac(gnd),
	.datad(!\dp|rf|RAM_rtl_0_bypass [5]),
	.datae(!\dp|rf|RAM_rtl_0_bypass [4]),
	.dataf(!\dp|rf|RAM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM~3 .extended_lut = "off";
defparam \dp|rf|RAM~3 .lut_mask = 64'h0000000088224411;
defparam \dp|rf|RAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cont|WideOr7~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\dp|wdmux|y[7]~7_combout ,\dp|wdmux|y[6]~6_combout ,\dp|wdmux|y[5]~5_combout ,\dp|wdmux|y[4]~4_combout ,\dp|wdmux|y[3]~3_combout ,\dp|wdmux|y[2]~2_combout ,
\dp|wdmux|y[1]~1_combout ,\dp|wdmux|y[0]~0_combout }),
	.portaaddr({\dp|regmux|y[2]~2_combout ,\dp|regmux|y[1]~1_combout ,\dp|regmux|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\dp|ir2|q~5_combout ,\dp|ir2|q~4_combout ,\dp|ir2|q~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MiniMips.ram0_regfile_66da57bc.hdl.mif";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datapath:dp|regfile:rf|altsyncram:RAM_rtl_0|altsyncram_96n1:auto_generated|ALTSYNCRAM";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N12
cyclonev_lcell_comb \dp|rf|rd1[1]~6 (
// Equation(s):
// \dp|rf|rd1[1]~6_combout  = ( \dp|rf|RAM_rtl_0|auto_generated|ram_block1a1  & ( (!\dp|rf|WideOr0~combout  & (((\dp|rf|RAM_rtl_0_bypass [10] & !\dp|rf|RAM~3_combout )) # (\dp|rf|RAM_rtl_0_bypass [9]))) ) ) # ( !\dp|rf|RAM_rtl_0|auto_generated|ram_block1a1  
// & ( (!\dp|rf|WideOr0~combout  & (\dp|rf|RAM_rtl_0_bypass [9] & ((!\dp|rf|RAM_rtl_0_bypass [10]) # (\dp|rf|RAM~3_combout )))) ) )

	.dataa(!\dp|rf|WideOr0~combout ),
	.datab(!\dp|rf|RAM_rtl_0_bypass [10]),
	.datac(!\dp|rf|RAM_rtl_0_bypass [9]),
	.datad(!\dp|rf|RAM~3_combout ),
	.datae(gnd),
	.dataf(!\dp|rf|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd1[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd1[1]~6 .extended_lut = "off";
defparam \dp|rf|rd1[1]~6 .lut_mask = 64'h080A080A2A0A2A0A;
defparam \dp|rf|rd1[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N20
dffeas \dp|areg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|rf|rd1[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|areg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|areg|q[1] .is_wysiwyg = "true";
defparam \dp|areg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N54
cyclonev_lcell_comb \dp|src1mux|y[1]~6 (
// Equation(s):
// \dp|src1mux|y[1]~6_combout  = ( \dp|pcreg|q [1] & ( \dp|areg|q [1] ) ) # ( !\dp|pcreg|q [1] & ( \dp|areg|q [1] & ( (((\cont|state.RTYPEEX~q ) # (\cont|state.MEMADR~q )) # (\cont|state.ADDIEX~q )) # (\cont|state.BEQEX~q ) ) ) ) # ( \dp|pcreg|q [1] & ( 
// !\dp|areg|q [1] & ( (!\cont|state.BEQEX~q  & (!\cont|state.ADDIEX~q  & (!\cont|state.MEMADR~q  & !\cont|state.RTYPEEX~q ))) ) ) )

	.dataa(!\cont|state.BEQEX~q ),
	.datab(!\cont|state.ADDIEX~q ),
	.datac(!\cont|state.MEMADR~q ),
	.datad(!\cont|state.RTYPEEX~q ),
	.datae(!\dp|pcreg|q [1]),
	.dataf(!\dp|areg|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src1mux|y[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src1mux|y[1]~6 .extended_lut = "off";
defparam \dp|src1mux|y[1]~6 .lut_mask = 64'h000080007FFFFFFF;
defparam \dp|src1mux|y[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N18
cyclonev_lcell_comb \dp|pcreg|q~0 (
// Equation(s):
// \dp|pcreg|q~0_combout  = ( \dp|res|q [0] & ( (!\cont|state.JEX~q  & (\reset~input_o  & ((\cont|state.BEQEX~q ) # (\dp|alunit|Mux7~0_combout )))) ) ) # ( !\dp|res|q [0] & ( (!\cont|state.JEX~q  & (\reset~input_o  & (\dp|alunit|Mux7~0_combout  & 
// !\cont|state.BEQEX~q ))) ) )

	.dataa(!\cont|state.JEX~q ),
	.datab(!\reset~input_o ),
	.datac(!\dp|alunit|Mux7~0_combout ),
	.datad(!\cont|state.BEQEX~q ),
	.datae(gnd),
	.dataf(!\dp|res|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~0 .extended_lut = "off";
defparam \dp|pcreg|q~0 .lut_mask = 64'h0200020002220222;
defparam \dp|pcreg|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N20
dffeas \dp|pcreg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|pcreg|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|pcreg|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|pcreg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|pcreg|q[0] .is_wysiwyg = "true";
defparam \dp|pcreg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N15
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[8]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N17
dffeas \dp|rf|RAM_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N26
dffeas \dp|rf|RAM_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N12
cyclonev_lcell_comb \dp|rf|rd1[0]~0 (
// Equation(s):
// \dp|rf|rd1[0]~0_combout  = ( \dp|rf|RAM~3_combout  & ( (\dp|rf|RAM_rtl_0_bypass [7] & !\dp|rf|WideOr0~combout ) ) ) # ( !\dp|rf|RAM~3_combout  & ( (!\dp|rf|WideOr0~combout  & ((!\dp|rf|RAM_rtl_0_bypass [8] & ((\dp|rf|RAM_rtl_0_bypass [7]))) # 
// (\dp|rf|RAM_rtl_0_bypass [8] & (\dp|rf|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout )))) ) )

	.dataa(!\dp|rf|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\dp|rf|RAM_rtl_0_bypass [8]),
	.datac(!\dp|rf|RAM_rtl_0_bypass [7]),
	.datad(!\dp|rf|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\dp|rf|RAM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd1[0]~0 .extended_lut = "off";
defparam \dp|rf|rd1[0]~0 .lut_mask = 64'h1D001D000F000F00;
defparam \dp|rf|rd1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N13
dffeas \dp|areg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd1[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|areg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|areg|q[0] .is_wysiwyg = "true";
defparam \dp|areg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N57
cyclonev_lcell_comb \dp|src1mux|y[0]~0 (
// Equation(s):
// \dp|src1mux|y[0]~0_combout  = ( \dp|pcreg|q [0] & ( \dp|areg|q [0] ) ) # ( !\dp|pcreg|q [0] & ( \dp|areg|q [0] & ( (((\cont|state.MEMADR~q ) # (\cont|state.RTYPEEX~q )) # (\cont|state.ADDIEX~q )) # (\cont|state.BEQEX~q ) ) ) ) # ( \dp|pcreg|q [0] & ( 
// !\dp|areg|q [0] & ( (!\cont|state.BEQEX~q  & (!\cont|state.ADDIEX~q  & (!\cont|state.RTYPEEX~q  & !\cont|state.MEMADR~q ))) ) ) )

	.dataa(!\cont|state.BEQEX~q ),
	.datab(!\cont|state.ADDIEX~q ),
	.datac(!\cont|state.RTYPEEX~q ),
	.datad(!\cont|state.MEMADR~q ),
	.datae(!\dp|pcreg|q [0]),
	.dataf(!\dp|areg|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src1mux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src1mux|y[0]~0 .extended_lut = "off";
defparam \dp|src1mux|y[0]~0 .lut_mask = 64'h000080007FFFFFFF;
defparam \dp|src1mux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N0
cyclonev_lcell_comb \dp|alunit|_~5 (
// Equation(s):
// \dp|alunit|_~5_sumout  = SUM(( !\dp|src2mux|Mux7~0_combout  $ (!\dp|src1mux|y[0]~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \dp|alunit|_~6  = CARRY(( !\dp|src2mux|Mux7~0_combout  $ (!\dp|src1mux|y[0]~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \dp|alunit|_~7  = SHARE((!\dp|src2mux|Mux7~0_combout  & (\ac|Selector0~0_combout )) # (\dp|src2mux|Mux7~0_combout  & ((\dp|src1mux|y[0]~0_combout ))))

	.dataa(!\ac|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\dp|src2mux|Mux7~0_combout ),
	.datad(!\dp|src1mux|y[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alunit|_~5_sumout ),
	.cout(\dp|alunit|_~6 ),
	.shareout(\dp|alunit|_~7 ));
// synopsys translate_off
defparam \dp|alunit|_~5 .extended_lut = "off";
defparam \dp|alunit|_~5 .lut_mask = 64'h0000505F00000FF0;
defparam \dp|alunit|_~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N3
cyclonev_lcell_comb \dp|alunit|_~29 (
// Equation(s):
// \dp|alunit|_~29_sumout  = SUM(( !\ac|Selector0~0_combout  $ (!\dp|src1mux|y[1]~6_combout  $ (((\cont|WideOr4~combout  & \dp|src2mux|Mux6~0_combout )))) ) + ( \dp|alunit|_~7  ) + ( \dp|alunit|_~6  ))
// \dp|alunit|_~30  = CARRY(( !\ac|Selector0~0_combout  $ (!\dp|src1mux|y[1]~6_combout  $ (((\cont|WideOr4~combout  & \dp|src2mux|Mux6~0_combout )))) ) + ( \dp|alunit|_~7  ) + ( \dp|alunit|_~6  ))
// \dp|alunit|_~31  = SHARE((\dp|src1mux|y[1]~6_combout  & (!\ac|Selector0~0_combout  $ (((!\cont|WideOr4~combout ) # (!\dp|src2mux|Mux6~0_combout ))))))

	.dataa(!\ac|Selector0~0_combout ),
	.datab(!\cont|WideOr4~combout ),
	.datac(!\dp|src2mux|Mux6~0_combout ),
	.datad(!\dp|src1mux|y[1]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alunit|_~6 ),
	.sharein(\dp|alunit|_~7 ),
	.combout(),
	.sumout(\dp|alunit|_~29_sumout ),
	.cout(\dp|alunit|_~30 ),
	.shareout(\dp|alunit|_~31 ));
// synopsys translate_off
defparam \dp|alunit|_~29 .extended_lut = "off";
defparam \dp|alunit|_~29 .lut_mask = 64'h00000056000056A9;
defparam \dp|alunit|_~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N12
cyclonev_lcell_comb \dp|pcreg|q~3 (
// Equation(s):
// \dp|pcreg|q~3_combout  = ( \dp|alunit|Mux5~1_combout  & ( \dp|res|q [2] & ( (\reset~input_o  & ((!\cont|state.JEX~q ) # ((\cont|state.BEQEX~q ) # (\dp|ir0|q [0])))) ) ) ) # ( !\dp|alunit|Mux5~1_combout  & ( \dp|res|q [2] & ( (\reset~input_o  & 
// (((\cont|state.JEX~q  & \dp|ir0|q [0])) # (\cont|state.BEQEX~q ))) ) ) ) # ( \dp|alunit|Mux5~1_combout  & ( !\dp|res|q [2] & ( (\reset~input_o  & (!\cont|state.BEQEX~q  & ((!\cont|state.JEX~q ) # (\dp|ir0|q [0])))) ) ) ) # ( !\dp|alunit|Mux5~1_combout  & 
// ( !\dp|res|q [2] & ( (\cont|state.JEX~q  & (\reset~input_o  & (\dp|ir0|q [0] & !\cont|state.BEQEX~q ))) ) ) )

	.dataa(!\cont|state.JEX~q ),
	.datab(!\reset~input_o ),
	.datac(!\dp|ir0|q [0]),
	.datad(!\cont|state.BEQEX~q ),
	.datae(!\dp|alunit|Mux5~1_combout ),
	.dataf(!\dp|res|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~3 .extended_lut = "off";
defparam \dp|pcreg|q~3 .lut_mask = 64'h0100230001332333;
defparam \dp|pcreg|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N14
dffeas \dp|pcreg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|pcreg|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|pcreg|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|pcreg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|pcreg|q[2] .is_wysiwyg = "true";
defparam \dp|pcreg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N3
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[12]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N5
dffeas \dp|rf|RAM_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N2
dffeas \dp|rf|RAM_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N0
cyclonev_lcell_comb \dp|rf|rd1[2]~7 (
// Equation(s):
// \dp|rf|rd1[2]~7_combout  = ( \dp|rf|RAM_rtl_0|auto_generated|ram_block1a2  & ( (!\dp|rf|WideOr0~combout  & (((!\dp|rf|RAM~3_combout  & \dp|rf|RAM_rtl_0_bypass [12])) # (\dp|rf|RAM_rtl_0_bypass [11]))) ) ) # ( !\dp|rf|RAM_rtl_0|auto_generated|ram_block1a2  
// & ( (!\dp|rf|WideOr0~combout  & (\dp|rf|RAM_rtl_0_bypass [11] & ((!\dp|rf|RAM_rtl_0_bypass [12]) # (\dp|rf|RAM~3_combout )))) ) )

	.dataa(!\dp|rf|RAM~3_combout ),
	.datab(!\dp|rf|WideOr0~combout ),
	.datac(!\dp|rf|RAM_rtl_0_bypass [12]),
	.datad(!\dp|rf|RAM_rtl_0_bypass [11]),
	.datae(gnd),
	.dataf(!\dp|rf|RAM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd1[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd1[2]~7 .extended_lut = "off";
defparam \dp|rf|rd1[2]~7 .lut_mask = 64'h00C400C408CC08CC;
defparam \dp|rf|rd1[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N14
dffeas \dp|areg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|rf|rd1[2]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|areg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|areg|q[2] .is_wysiwyg = "true";
defparam \dp|areg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N39
cyclonev_lcell_comb \dp|src1mux|y[2]~7 (
// Equation(s):
// \dp|src1mux|y[2]~7_combout  = ( \dp|pcreg|q [2] & ( \dp|areg|q [2] ) ) # ( !\dp|pcreg|q [2] & ( \dp|areg|q [2] & ( (((\cont|state.RTYPEEX~q ) # (\cont|state.ADDIEX~q )) # (\cont|state.BEQEX~q )) # (\cont|state.MEMADR~q ) ) ) ) # ( \dp|pcreg|q [2] & ( 
// !\dp|areg|q [2] & ( (!\cont|state.MEMADR~q  & (!\cont|state.BEQEX~q  & (!\cont|state.ADDIEX~q  & !\cont|state.RTYPEEX~q ))) ) ) )

	.dataa(!\cont|state.MEMADR~q ),
	.datab(!\cont|state.BEQEX~q ),
	.datac(!\cont|state.ADDIEX~q ),
	.datad(!\cont|state.RTYPEEX~q ),
	.datae(!\dp|pcreg|q [2]),
	.dataf(!\dp|areg|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src1mux|y[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src1mux|y[2]~7 .extended_lut = "off";
defparam \dp|src1mux|y[2]~7 .lut_mask = 64'h000080007FFFFFFF;
defparam \dp|src1mux|y[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N6
cyclonev_lcell_comb \dp|alunit|_~25 (
// Equation(s):
// \dp|alunit|_~25_sumout  = SUM(( !\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux5~0_combout  $ (\dp|src1mux|y[2]~7_combout )) ) + ( \dp|alunit|_~31  ) + ( \dp|alunit|_~30  ))
// \dp|alunit|_~26  = CARRY(( !\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux5~0_combout  $ (\dp|src1mux|y[2]~7_combout )) ) + ( \dp|alunit|_~31  ) + ( \dp|alunit|_~30  ))
// \dp|alunit|_~27  = SHARE((\dp|src1mux|y[2]~7_combout  & (!\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux5~0_combout ))))

	.dataa(!\ac|Selector0~0_combout ),
	.datab(!\dp|src2mux|Mux5~0_combout ),
	.datac(!\dp|src1mux|y[2]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alunit|_~30 ),
	.sharein(\dp|alunit|_~31 ),
	.combout(),
	.sumout(\dp|alunit|_~25_sumout ),
	.cout(\dp|alunit|_~26 ),
	.shareout(\dp|alunit|_~27 ));
// synopsys translate_off
defparam \dp|alunit|_~25 .extended_lut = "off";
defparam \dp|alunit|_~25 .lut_mask = 64'h0000060600006969;
defparam \dp|alunit|_~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N42
cyclonev_lcell_comb \cont|pcen~1 (
// Equation(s):
// \cont|pcen~1_combout  = ( \dp|alunit|_~29_sumout  & ( \dp|alunit|_~25_sumout  & ( (\cont|state.BEQEX~q  & (\dp|alunit|Mux0~0_combout  & (!\dp|alunit|Mux5~0_combout  & !\dp|alunit|Mux6~0_combout ))) ) ) ) # ( !\dp|alunit|_~29_sumout  & ( 
// \dp|alunit|_~25_sumout  & ( (\cont|state.BEQEX~q  & (\dp|alunit|Mux0~0_combout  & (!\dp|alunit|Mux5~0_combout  & !\dp|alunit|Mux6~0_combout ))) ) ) ) # ( \dp|alunit|_~29_sumout  & ( !\dp|alunit|_~25_sumout  & ( (\cont|state.BEQEX~q  & 
// (\dp|alunit|Mux0~0_combout  & (!\dp|alunit|Mux5~0_combout  & !\dp|alunit|Mux6~0_combout ))) ) ) ) # ( !\dp|alunit|_~29_sumout  & ( !\dp|alunit|_~25_sumout  & ( (\cont|state.BEQEX~q  & (!\dp|alunit|Mux5~0_combout  & !\dp|alunit|Mux6~0_combout )) ) ) )

	.dataa(!\cont|state.BEQEX~q ),
	.datab(!\dp|alunit|Mux0~0_combout ),
	.datac(!\dp|alunit|Mux5~0_combout ),
	.datad(!\dp|alunit|Mux6~0_combout ),
	.datae(!\dp|alunit|_~29_sumout ),
	.dataf(!\dp|alunit|_~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|pcen~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|pcen~1 .extended_lut = "off";
defparam \cont|pcen~1 .lut_mask = 64'h5000100010001000;
defparam \cont|pcen~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N24
cyclonev_lcell_comb \cont|pcen~2 (
// Equation(s):
// \cont|pcen~2_combout  = ( !\dp|alunit|Mux3~1_combout  & ( \cont|pcen~1_combout  & ( (!\dp|alunit|Mux4~0_combout  & (!\dp|alunit|Mux0~2_combout  & ((!\dp|alunit|_~1_sumout ) # (\dp|alunit|Mux0~0_combout )))) ) ) )

	.dataa(!\dp|alunit|Mux4~0_combout ),
	.datab(!\dp|alunit|Mux0~0_combout ),
	.datac(!\dp|alunit|_~1_sumout ),
	.datad(!\dp|alunit|Mux0~2_combout ),
	.datae(!\dp|alunit|Mux3~1_combout ),
	.dataf(!\cont|pcen~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|pcen~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|pcen~2 .extended_lut = "off";
defparam \cont|pcen~2 .lut_mask = 64'h00000000A2000000;
defparam \cont|pcen~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N42
cyclonev_lcell_comb \dp|pcreg|q[1]~1 (
// Equation(s):
// \dp|pcreg|q[1]~1_combout  = ( \dp|alunit|Mux7~0_combout  & ( \cont|pcen~2_combout  & ( ((!\cont|WideOr4~0_combout ) # (!\reset~input_o )) # (\cont|state.JEX~q ) ) ) ) # ( !\dp|alunit|Mux7~0_combout  & ( \cont|pcen~2_combout  & ( ((!\cont|WideOr4~0_combout 
// ) # ((!\reset~input_o ) # (\cont|pcen~0_combout ))) # (\cont|state.JEX~q ) ) ) ) # ( \dp|alunit|Mux7~0_combout  & ( !\cont|pcen~2_combout  & ( ((!\cont|WideOr4~0_combout ) # (!\reset~input_o )) # (\cont|state.JEX~q ) ) ) ) # ( !\dp|alunit|Mux7~0_combout  
// & ( !\cont|pcen~2_combout  & ( ((!\cont|WideOr4~0_combout ) # (!\reset~input_o )) # (\cont|state.JEX~q ) ) ) )

	.dataa(!\cont|state.JEX~q ),
	.datab(!\cont|WideOr4~0_combout ),
	.datac(!\cont|pcen~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\dp|alunit|Mux7~0_combout ),
	.dataf(!\cont|pcen~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q[1]~1 .extended_lut = "off";
defparam \dp|pcreg|q[1]~1 .lut_mask = 64'hFFDDFFDDFFDFFFDD;
defparam \dp|pcreg|q[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N56
dffeas \dp|pcreg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|pcreg|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|pcreg|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|pcreg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|pcreg|q[5] .is_wysiwyg = "true";
defparam \dp|pcreg|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N28
dffeas \dp|rf|RAM_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N6
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[18]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N8
dffeas \dp|rf|RAM_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N27
cyclonev_lcell_comb \dp|rf|rd1[5]~1 (
// Equation(s):
// \dp|rf|rd1[5]~1_combout  = ( \dp|rf|RAM_rtl_0|auto_generated|ram_block1a5  & ( (!\dp|rf|WideOr0~combout  & (((\dp|rf|RAM_rtl_0_bypass [18] & !\dp|rf|RAM~3_combout )) # (\dp|rf|RAM_rtl_0_bypass [17]))) ) ) # ( !\dp|rf|RAM_rtl_0|auto_generated|ram_block1a5  
// & ( (\dp|rf|RAM_rtl_0_bypass [17] & (!\dp|rf|WideOr0~combout  & ((!\dp|rf|RAM_rtl_0_bypass [18]) # (\dp|rf|RAM~3_combout )))) ) )

	.dataa(!\dp|rf|RAM_rtl_0_bypass [17]),
	.datab(!\dp|rf|WideOr0~combout ),
	.datac(!\dp|rf|RAM_rtl_0_bypass [18]),
	.datad(!\dp|rf|RAM~3_combout ),
	.datae(gnd),
	.dataf(!\dp|rf|RAM_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd1[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd1[5]~1 .extended_lut = "off";
defparam \dp|rf|rd1[5]~1 .lut_mask = 64'h404440444C444C44;
defparam \dp|rf|rd1[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N28
dffeas \dp|areg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd1[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|areg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|areg|q[5] .is_wysiwyg = "true";
defparam \dp|areg|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N57
cyclonev_lcell_comb \dp|src1mux|y[5]~1 (
// Equation(s):
// \dp|src1mux|y[5]~1_combout  = ( \dp|pcreg|q [5] & ( \dp|areg|q [5] ) ) # ( !\dp|pcreg|q [5] & ( \dp|areg|q [5] & ( (((\cont|state.ADDIEX~q ) # (\cont|state.BEQEX~q )) # (\cont|state.RTYPEEX~q )) # (\cont|state.MEMADR~q ) ) ) ) # ( \dp|pcreg|q [5] & ( 
// !\dp|areg|q [5] & ( (!\cont|state.MEMADR~q  & (!\cont|state.RTYPEEX~q  & (!\cont|state.BEQEX~q  & !\cont|state.ADDIEX~q ))) ) ) )

	.dataa(!\cont|state.MEMADR~q ),
	.datab(!\cont|state.RTYPEEX~q ),
	.datac(!\cont|state.BEQEX~q ),
	.datad(!\cont|state.ADDIEX~q ),
	.datae(!\dp|pcreg|q [5]),
	.dataf(!\dp|areg|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src1mux|y[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src1mux|y[5]~1 .extended_lut = "off";
defparam \dp|src1mux|y[5]~1 .lut_mask = 64'h000080007FFFFFFF;
defparam \dp|src1mux|y[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N21
cyclonev_lcell_comb \dp|pcreg|q~6 (
// Equation(s):
// \dp|pcreg|q~6_combout  = ( \dp|ir0|q [2] & ( \cont|state.JEX~q  & ( (\reset~input_o  & ((!\cont|state.BEQEX~q ) # (\dp|res|q [4]))) ) ) ) # ( !\dp|ir0|q [2] & ( \cont|state.JEX~q  & ( (\reset~input_o  & (\cont|state.BEQEX~q  & \dp|res|q [4])) ) ) ) # ( 
// \dp|ir0|q [2] & ( !\cont|state.JEX~q  & ( (\reset~input_o  & (\cont|state.BEQEX~q  & \dp|res|q [4])) ) ) ) # ( !\dp|ir0|q [2] & ( !\cont|state.JEX~q  & ( (\reset~input_o  & (\cont|state.BEQEX~q  & \dp|res|q [4])) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cont|state.BEQEX~q ),
	.datac(gnd),
	.datad(!\dp|res|q [4]),
	.datae(!\dp|ir0|q [2]),
	.dataf(!\cont|state.JEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~6 .extended_lut = "off";
defparam \dp|pcreg|q~6 .lut_mask = 64'h0011001100114455;
defparam \dp|pcreg|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N6
cyclonev_lcell_comb \dp|pcreg|q~4 (
// Equation(s):
// \dp|pcreg|q~4_combout  = ( \cont|state.BEQEX~q  & ( \dp|res|q [3] & ( \reset~input_o  ) ) ) # ( !\cont|state.BEQEX~q  & ( \dp|res|q [3] & ( (\reset~input_o  & ((!\cont|state.JEX~q  & ((\dp|alunit|Mux4~0_combout ))) # (\cont|state.JEX~q  & (\dp|ir0|q 
// [1])))) ) ) ) # ( !\cont|state.BEQEX~q  & ( !\dp|res|q [3] & ( (\reset~input_o  & ((!\cont|state.JEX~q  & ((\dp|alunit|Mux4~0_combout ))) # (\cont|state.JEX~q  & (\dp|ir0|q [1])))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\dp|ir0|q [1]),
	.datac(!\cont|state.JEX~q ),
	.datad(!\dp|alunit|Mux4~0_combout ),
	.datae(!\cont|state.BEQEX~q ),
	.dataf(!\dp|res|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~4 .extended_lut = "off";
defparam \dp|pcreg|q~4 .lut_mask = 64'h0151000001515555;
defparam \dp|pcreg|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N8
dffeas \dp|pcreg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|pcreg|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|pcreg|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|pcreg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|pcreg|q[3] .is_wysiwyg = "true";
defparam \dp|pcreg|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N46
dffeas \dp|rf|RAM_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N33
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[14]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N34
dffeas \dp|rf|RAM_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N3
cyclonev_lcell_comb \dp|rf|rd1[3]~3 (
// Equation(s):
// \dp|rf|rd1[3]~3_combout  = ( \dp|rf|RAM_rtl_0|auto_generated|ram_block1a3  & ( (!\dp|rf|WideOr0~combout  & (((\dp|rf|RAM_rtl_0_bypass [14] & !\dp|rf|RAM~3_combout )) # (\dp|rf|RAM_rtl_0_bypass [13]))) ) ) # ( !\dp|rf|RAM_rtl_0|auto_generated|ram_block1a3  
// & ( (\dp|rf|RAM_rtl_0_bypass [13] & (!\dp|rf|WideOr0~combout  & ((!\dp|rf|RAM_rtl_0_bypass [14]) # (\dp|rf|RAM~3_combout )))) ) )

	.dataa(!\dp|rf|RAM_rtl_0_bypass [13]),
	.datab(!\dp|rf|RAM_rtl_0_bypass [14]),
	.datac(!\dp|rf|WideOr0~combout ),
	.datad(!\dp|rf|RAM~3_combout ),
	.datae(gnd),
	.dataf(!\dp|rf|RAM_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd1[3]~3 .extended_lut = "off";
defparam \dp|rf|rd1[3]~3 .lut_mask = 64'h4050405070507050;
defparam \dp|rf|rd1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N4
dffeas \dp|areg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd1[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|areg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|areg|q[3] .is_wysiwyg = "true";
defparam \dp|areg|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N18
cyclonev_lcell_comb \dp|src1mux|y[3]~3 (
// Equation(s):
// \dp|src1mux|y[3]~3_combout  = ( \dp|pcreg|q [3] & ( \dp|areg|q [3] ) ) # ( !\dp|pcreg|q [3] & ( \dp|areg|q [3] & ( (((\cont|state.BEQEX~q ) # (\cont|state.ADDIEX~q )) # (\cont|state.RTYPEEX~q )) # (\cont|state.MEMADR~q ) ) ) ) # ( \dp|pcreg|q [3] & ( 
// !\dp|areg|q [3] & ( (!\cont|state.MEMADR~q  & (!\cont|state.RTYPEEX~q  & (!\cont|state.ADDIEX~q  & !\cont|state.BEQEX~q ))) ) ) )

	.dataa(!\cont|state.MEMADR~q ),
	.datab(!\cont|state.RTYPEEX~q ),
	.datac(!\cont|state.ADDIEX~q ),
	.datad(!\cont|state.BEQEX~q ),
	.datae(!\dp|pcreg|q [3]),
	.dataf(!\dp|areg|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src1mux|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src1mux|y[3]~3 .extended_lut = "off";
defparam \dp|src1mux|y[3]~3 .lut_mask = 64'h000080007FFFFFFF;
defparam \dp|src1mux|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N9
cyclonev_lcell_comb \dp|alunit|_~17 (
// Equation(s):
// \dp|alunit|_~17_sumout  = SUM(( !\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux4~0_combout  $ (\dp|src1mux|y[3]~3_combout )) ) + ( \dp|alunit|_~27  ) + ( \dp|alunit|_~26  ))
// \dp|alunit|_~18  = CARRY(( !\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux4~0_combout  $ (\dp|src1mux|y[3]~3_combout )) ) + ( \dp|alunit|_~27  ) + ( \dp|alunit|_~26  ))
// \dp|alunit|_~19  = SHARE((\dp|src1mux|y[3]~3_combout  & (!\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux4~0_combout ))))

	.dataa(!\ac|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\dp|src2mux|Mux4~0_combout ),
	.datad(!\dp|src1mux|y[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alunit|_~26 ),
	.sharein(\dp|alunit|_~27 ),
	.combout(),
	.sumout(\dp|alunit|_~17_sumout ),
	.cout(\dp|alunit|_~18 ),
	.shareout(\dp|alunit|_~19 ));
// synopsys translate_off
defparam \dp|alunit|_~17 .extended_lut = "off";
defparam \dp|alunit|_~17 .lut_mask = 64'h0000005A00005AA5;
defparam \dp|alunit|_~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N12
cyclonev_lcell_comb \dp|alunit|_~21 (
// Equation(s):
// \dp|alunit|_~21_sumout  = SUM(( !\ac|Selector0~0_combout  $ (!\dp|src1mux|y[4]~4_combout  $ (\dp|src2mux|Mux3~0_combout )) ) + ( \dp|alunit|_~19  ) + ( \dp|alunit|_~18  ))
// \dp|alunit|_~22  = CARRY(( !\ac|Selector0~0_combout  $ (!\dp|src1mux|y[4]~4_combout  $ (\dp|src2mux|Mux3~0_combout )) ) + ( \dp|alunit|_~19  ) + ( \dp|alunit|_~18  ))
// \dp|alunit|_~23  = SHARE((\dp|src1mux|y[4]~4_combout  & (!\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux3~0_combout ))))

	.dataa(!\ac|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\dp|src1mux|y[4]~4_combout ),
	.datad(!\dp|src2mux|Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alunit|_~18 ),
	.sharein(\dp|alunit|_~19 ),
	.combout(),
	.sumout(\dp|alunit|_~21_sumout ),
	.cout(\dp|alunit|_~22 ),
	.shareout(\dp|alunit|_~23 ));
// synopsys translate_off
defparam \dp|alunit|_~21 .extended_lut = "off";
defparam \dp|alunit|_~21 .lut_mask = 64'h0000050A00005AA5;
defparam \dp|alunit|_~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N3
cyclonev_lcell_comb \dp|pcreg|q~7 (
// Equation(s):
// \dp|pcreg|q~7_combout  = ( \dp|alunit|Mux3~0_combout  & ( (\dp|pcreg|q~6_combout ) # (\dp|pcreg|q~5_combout ) ) ) # ( !\dp|alunit|Mux3~0_combout  & ( ((!\dp|alunit|Mux0~0_combout  & (\dp|pcreg|q~5_combout  & \dp|alunit|_~21_sumout ))) # 
// (\dp|pcreg|q~6_combout ) ) )

	.dataa(!\dp|alunit|Mux0~0_combout ),
	.datab(!\dp|pcreg|q~5_combout ),
	.datac(!\dp|pcreg|q~6_combout ),
	.datad(!\dp|alunit|_~21_sumout ),
	.datae(gnd),
	.dataf(!\dp|alunit|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~7 .extended_lut = "off";
defparam \dp|pcreg|q~7 .lut_mask = 64'h0F2F0F2F3F3F3F3F;
defparam \dp|pcreg|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N5
dffeas \dp|pcreg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|pcreg|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|pcreg|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|pcreg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|pcreg|q[4] .is_wysiwyg = "true";
defparam \dp|pcreg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N12
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[15]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[15]~feeder_combout  = ( \dp|wdmux|y[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|wdmux|y[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[15]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N13
dffeas \dp|rf|RAM_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N24
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[16]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N25
dffeas \dp|rf|RAM_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N48
cyclonev_lcell_comb \dp|rf|rd1[4]~4 (
// Equation(s):
// \dp|rf|rd1[4]~4_combout  = ( \dp|rf|RAM_rtl_0|auto_generated|ram_block1a4  & ( \dp|rf|RAM_rtl_0_bypass [16] & ( (!\dp|rf|WideOr0~combout  & ((!\dp|rf|RAM~3_combout ) # (\dp|rf|RAM_rtl_0_bypass [15]))) ) ) ) # ( 
// !\dp|rf|RAM_rtl_0|auto_generated|ram_block1a4  & ( \dp|rf|RAM_rtl_0_bypass [16] & ( (!\dp|rf|WideOr0~combout  & (\dp|rf|RAM_rtl_0_bypass [15] & \dp|rf|RAM~3_combout )) ) ) ) # ( \dp|rf|RAM_rtl_0|auto_generated|ram_block1a4  & ( !\dp|rf|RAM_rtl_0_bypass 
// [16] & ( (!\dp|rf|WideOr0~combout  & \dp|rf|RAM_rtl_0_bypass [15]) ) ) ) # ( !\dp|rf|RAM_rtl_0|auto_generated|ram_block1a4  & ( !\dp|rf|RAM_rtl_0_bypass [16] & ( (!\dp|rf|WideOr0~combout  & \dp|rf|RAM_rtl_0_bypass [15]) ) ) )

	.dataa(gnd),
	.datab(!\dp|rf|WideOr0~combout ),
	.datac(!\dp|rf|RAM_rtl_0_bypass [15]),
	.datad(!\dp|rf|RAM~3_combout ),
	.datae(!\dp|rf|RAM_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\dp|rf|RAM_rtl_0_bypass [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd1[4]~4 .extended_lut = "off";
defparam \dp|rf|rd1[4]~4 .lut_mask = 64'h0C0C0C0C000CCC0C;
defparam \dp|rf|rd1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N50
dffeas \dp|areg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd1[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|areg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|areg|q[4] .is_wysiwyg = "true";
defparam \dp|areg|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N21
cyclonev_lcell_comb \dp|src1mux|y[4]~4 (
// Equation(s):
// \dp|src1mux|y[4]~4_combout  = ( \dp|pcreg|q [4] & ( \dp|areg|q [4] ) ) # ( !\dp|pcreg|q [4] & ( \dp|areg|q [4] & ( (((\cont|state.ADDIEX~q ) # (\cont|state.BEQEX~q )) # (\cont|state.RTYPEEX~q )) # (\cont|state.MEMADR~q ) ) ) ) # ( \dp|pcreg|q [4] & ( 
// !\dp|areg|q [4] & ( (!\cont|state.MEMADR~q  & (!\cont|state.RTYPEEX~q  & (!\cont|state.BEQEX~q  & !\cont|state.ADDIEX~q ))) ) ) )

	.dataa(!\cont|state.MEMADR~q ),
	.datab(!\cont|state.RTYPEEX~q ),
	.datac(!\cont|state.BEQEX~q ),
	.datad(!\cont|state.ADDIEX~q ),
	.datae(!\dp|pcreg|q [4]),
	.dataf(!\dp|areg|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src1mux|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src1mux|y[4]~4 .extended_lut = "off";
defparam \dp|src1mux|y[4]~4 .lut_mask = 64'h000080007FFFFFFF;
defparam \dp|src1mux|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N15
cyclonev_lcell_comb \dp|alunit|_~13 (
// Equation(s):
// \dp|alunit|_~13_sumout  = SUM(( !\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux2~0_combout  $ (\dp|src1mux|y[5]~1_combout )) ) + ( \dp|alunit|_~23  ) + ( \dp|alunit|_~22  ))
// \dp|alunit|_~14  = CARRY(( !\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux2~0_combout  $ (\dp|src1mux|y[5]~1_combout )) ) + ( \dp|alunit|_~23  ) + ( \dp|alunit|_~22  ))
// \dp|alunit|_~15  = SHARE((\dp|src1mux|y[5]~1_combout  & (!\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux2~0_combout ))))

	.dataa(!\ac|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\dp|src2mux|Mux2~0_combout ),
	.datad(!\dp|src1mux|y[5]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alunit|_~22 ),
	.sharein(\dp|alunit|_~23 ),
	.combout(),
	.sumout(\dp|alunit|_~13_sumout ),
	.cout(\dp|alunit|_~14 ),
	.shareout(\dp|alunit|_~15 ));
// synopsys translate_off
defparam \dp|alunit|_~13 .extended_lut = "off";
defparam \dp|alunit|_~13 .lut_mask = 64'h0000005A00005AA5;
defparam \dp|alunit|_~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N18
cyclonev_lcell_comb \dp|alunit|_~9 (
// Equation(s):
// \dp|alunit|_~9_sumout  = SUM(( !\ac|Selector0~0_combout  $ (!\dp|src1mux|y[6]~2_combout  $ (\dp|src2mux|Mux1~0_combout )) ) + ( \dp|alunit|_~15  ) + ( \dp|alunit|_~14  ))
// \dp|alunit|_~10  = CARRY(( !\ac|Selector0~0_combout  $ (!\dp|src1mux|y[6]~2_combout  $ (\dp|src2mux|Mux1~0_combout )) ) + ( \dp|alunit|_~15  ) + ( \dp|alunit|_~14  ))
// \dp|alunit|_~11  = SHARE((\dp|src1mux|y[6]~2_combout  & (!\ac|Selector0~0_combout  $ (!\dp|src2mux|Mux1~0_combout ))))

	.dataa(!\ac|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\dp|src1mux|y[6]~2_combout ),
	.datad(!\dp|src2mux|Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alunit|_~14 ),
	.sharein(\dp|alunit|_~15 ),
	.combout(),
	.sumout(\dp|alunit|_~9_sumout ),
	.cout(\dp|alunit|_~10 ),
	.shareout(\dp|alunit|_~11 ));
// synopsys translate_off
defparam \dp|alunit|_~9 .extended_lut = "off";
defparam \dp|alunit|_~9 .lut_mask = 64'h0000050A00005AA5;
defparam \dp|alunit|_~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N21
cyclonev_lcell_comb \dp|alunit|_~1 (
// Equation(s):
// \dp|alunit|_~1_sumout  = SUM(( !\ac|Selector0~0_combout  $ (!\dp|src1mux|y[7]~5_combout  $ (\dp|src2mux|Mux0~0_combout )) ) + ( \dp|alunit|_~11  ) + ( \dp|alunit|_~10  ))

	.dataa(!\ac|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\dp|src1mux|y[7]~5_combout ),
	.datad(!\dp|src2mux|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alunit|_~10 ),
	.sharein(\dp|alunit|_~11 ),
	.combout(),
	.sumout(\dp|alunit|_~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|_~1 .extended_lut = "off";
defparam \dp|alunit|_~1 .lut_mask = 64'h0000000000005AA5;
defparam \dp|alunit|_~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N36
cyclonev_lcell_comb \dp|pcreg|q~12 (
// Equation(s):
// \dp|pcreg|q~12_combout  = ( \dp|ir0|q [5] & ( \cont|state.JEX~q  & ( (\reset~input_o  & ((!\cont|state.BEQEX~q ) # (\dp|res|q [7]))) ) ) ) # ( !\dp|ir0|q [5] & ( \cont|state.JEX~q  & ( (\cont|state.BEQEX~q  & (\reset~input_o  & \dp|res|q [7])) ) ) ) # ( 
// \dp|ir0|q [5] & ( !\cont|state.JEX~q  & ( (\cont|state.BEQEX~q  & (\reset~input_o  & \dp|res|q [7])) ) ) ) # ( !\dp|ir0|q [5] & ( !\cont|state.JEX~q  & ( (\cont|state.BEQEX~q  & (\reset~input_o  & \dp|res|q [7])) ) ) )

	.dataa(!\cont|state.BEQEX~q ),
	.datab(!\reset~input_o ),
	.datac(!\dp|res|q [7]),
	.datad(gnd),
	.datae(!\dp|ir0|q [5]),
	.dataf(!\cont|state.JEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~12 .extended_lut = "off";
defparam \dp|pcreg|q~12 .lut_mask = 64'h0101010101012323;
defparam \dp|pcreg|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N57
cyclonev_lcell_comb \dp|pcreg|q~13 (
// Equation(s):
// \dp|pcreg|q~13_combout  = ( \dp|pcreg|q~12_combout  ) # ( !\dp|pcreg|q~12_combout  & ( (\dp|pcreg|q~5_combout  & (((!\dp|alunit|Mux0~0_combout  & \dp|alunit|_~1_sumout )) # (\dp|alunit|Mux0~2_combout ))) ) )

	.dataa(!\dp|alunit|Mux0~0_combout ),
	.datab(!\dp|pcreg|q~5_combout ),
	.datac(!\dp|alunit|Mux0~2_combout ),
	.datad(!\dp|alunit|_~1_sumout ),
	.datae(gnd),
	.dataf(!\dp|pcreg|q~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~13 .extended_lut = "off";
defparam \dp|pcreg|q~13 .lut_mask = 64'h03230323FFFFFFFF;
defparam \dp|pcreg|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N59
dffeas \dp|pcreg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|pcreg|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|pcreg|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|pcreg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|pcreg|q[7] .is_wysiwyg = "true";
defparam \dp|pcreg|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N38
dffeas \dp|rf|RAM_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N54
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[22]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N56
dffeas \dp|rf|RAM_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N39
cyclonev_lcell_comb \dp|rf|rd1[7]~5 (
// Equation(s):
// \dp|rf|rd1[7]~5_combout  = ( \dp|rf|RAM_rtl_0_bypass [22] & ( \dp|rf|RAM~3_combout  & ( (!\dp|rf|WideOr0~combout  & \dp|rf|RAM_rtl_0_bypass [21]) ) ) ) # ( !\dp|rf|RAM_rtl_0_bypass [22] & ( \dp|rf|RAM~3_combout  & ( (!\dp|rf|WideOr0~combout  & 
// \dp|rf|RAM_rtl_0_bypass [21]) ) ) ) # ( \dp|rf|RAM_rtl_0_bypass [22] & ( !\dp|rf|RAM~3_combout  & ( (\dp|rf|RAM_rtl_0|auto_generated|ram_block1a7  & !\dp|rf|WideOr0~combout ) ) ) ) # ( !\dp|rf|RAM_rtl_0_bypass [22] & ( !\dp|rf|RAM~3_combout  & ( 
// (!\dp|rf|WideOr0~combout  & \dp|rf|RAM_rtl_0_bypass [21]) ) ) )

	.dataa(!\dp|rf|RAM_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(!\dp|rf|WideOr0~combout ),
	.datad(!\dp|rf|RAM_rtl_0_bypass [21]),
	.datae(!\dp|rf|RAM_rtl_0_bypass [22]),
	.dataf(!\dp|rf|RAM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd1[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd1[7]~5 .extended_lut = "off";
defparam \dp|rf|rd1[7]~5 .lut_mask = 64'h00F0505000F000F0;
defparam \dp|rf|rd1[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N40
dffeas \dp|areg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd1[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|areg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|areg|q[7] .is_wysiwyg = "true";
defparam \dp|areg|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N54
cyclonev_lcell_comb \dp|src1mux|y[7]~5 (
// Equation(s):
// \dp|src1mux|y[7]~5_combout  = ( \dp|pcreg|q [7] & ( \dp|areg|q [7] ) ) # ( !\dp|pcreg|q [7] & ( \dp|areg|q [7] & ( (((\cont|state.BEQEX~q ) # (\cont|state.ADDIEX~q )) # (\cont|state.RTYPEEX~q )) # (\cont|state.MEMADR~q ) ) ) ) # ( \dp|pcreg|q [7] & ( 
// !\dp|areg|q [7] & ( (!\cont|state.MEMADR~q  & (!\cont|state.RTYPEEX~q  & (!\cont|state.ADDIEX~q  & !\cont|state.BEQEX~q ))) ) ) )

	.dataa(!\cont|state.MEMADR~q ),
	.datab(!\cont|state.RTYPEEX~q ),
	.datac(!\cont|state.ADDIEX~q ),
	.datad(!\cont|state.BEQEX~q ),
	.datae(!\dp|pcreg|q [7]),
	.dataf(!\dp|areg|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src1mux|y[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src1mux|y[7]~5 .extended_lut = "off";
defparam \dp|src1mux|y[7]~5 .lut_mask = 64'h000080007FFFFFFF;
defparam \dp|src1mux|y[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N12
cyclonev_lcell_comb \dp|alunit|Mux0~2 (
// Equation(s):
// \dp|alunit|Mux0~2_combout  = ( \ac|WideOr2~0_combout  & ( \dp|src1mux|y[7]~5_combout  & ( (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~1_combout ) # ((\dp|src2mux|Mux0~0_combout  & !\ac|WideOr1~0_combout )))) ) ) ) # ( !\ac|WideOr2~0_combout  & ( 
// \dp|src1mux|y[7]~5_combout  & ( (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~0_combout ) # (!\ac|WideOr1~1_combout ))) ) ) ) # ( \ac|WideOr2~0_combout  & ( !\dp|src1mux|y[7]~5_combout  & ( (\dp|src2mux|Mux0~0_combout  & (\cont|state.RTYPEEX~q  & 
// !\ac|WideOr1~1_combout )) ) ) ) # ( !\ac|WideOr2~0_combout  & ( !\dp|src1mux|y[7]~5_combout  & ( (\dp|src2mux|Mux0~0_combout  & (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~0_combout ) # (!\ac|WideOr1~1_combout )))) ) ) )

	.dataa(!\dp|src2mux|Mux0~0_combout ),
	.datab(!\cont|state.RTYPEEX~q ),
	.datac(!\ac|WideOr1~0_combout ),
	.datad(!\ac|WideOr1~1_combout ),
	.datae(!\ac|WideOr2~0_combout ),
	.dataf(!\dp|src1mux|y[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux0~2 .extended_lut = "off";
defparam \dp|alunit|Mux0~2 .lut_mask = 64'h1110110033303310;
defparam \dp|alunit|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N45
cyclonev_lcell_comb \dp|alunit|Mux0~3 (
// Equation(s):
// \dp|alunit|Mux0~3_combout  = ( \dp|alunit|_~1_sumout  & ( (!\dp|alunit|Mux0~0_combout ) # (\dp|alunit|Mux0~2_combout ) ) ) # ( !\dp|alunit|_~1_sumout  & ( \dp|alunit|Mux0~2_combout  ) )

	.dataa(gnd),
	.datab(!\dp|alunit|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\dp|alunit|Mux0~2_combout ),
	.datae(gnd),
	.dataf(!\dp|alunit|_~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux0~3 .extended_lut = "off";
defparam \dp|alunit|Mux0~3 .lut_mask = 64'h00FF00FFCCFFCCFF;
defparam \dp|alunit|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N47
dffeas \dp|res|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|alunit|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|res|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|res|q[7] .is_wysiwyg = "true";
defparam \dp|res|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N32
dffeas \dp|mdr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|mdr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|mdr|q[7] .is_wysiwyg = "true";
defparam \dp|mdr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N30
cyclonev_lcell_comb \dp|wdmux|y[7]~7 (
// Equation(s):
// \dp|wdmux|y[7]~7_combout  = ( \cont|state.LBWR~q  & ( \dp|mdr|q [7] ) ) # ( !\cont|state.LBWR~q  & ( \dp|res|q [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp|res|q [7]),
	.datad(!\dp|mdr|q [7]),
	.datae(gnd),
	.dataf(!\cont|state.LBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|wdmux|y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|wdmux|y[7]~7 .extended_lut = "off";
defparam \dp|wdmux|y[7]~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \dp|wdmux|y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N48
cyclonev_lcell_comb \dp|rf|rd2[6]~6 (
// Equation(s):
// \dp|rf|rd2[6]~6_combout  = ( \dp|rf|RAM_rtl_1|auto_generated|ram_block1a6  & ( (!\dp|rf|WideOr1~combout  & (((!\dp|rf|RAM~1_combout  & \dp|rf|RAM_rtl_1_bypass [20])) # (\dp|rf|RAM_rtl_1_bypass [19]))) ) ) # ( !\dp|rf|RAM_rtl_1|auto_generated|ram_block1a6  
// & ( (!\dp|rf|WideOr1~combout  & (\dp|rf|RAM_rtl_1_bypass [19] & ((!\dp|rf|RAM_rtl_1_bypass [20]) # (\dp|rf|RAM~1_combout )))) ) )

	.dataa(!\dp|rf|RAM~1_combout ),
	.datab(!\dp|rf|WideOr1~combout ),
	.datac(!\dp|rf|RAM_rtl_1_bypass [19]),
	.datad(!\dp|rf|RAM_rtl_1_bypass [20]),
	.datae(gnd),
	.dataf(!\dp|rf|RAM_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd2[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd2[6]~6 .extended_lut = "off";
defparam \dp|rf|rd2[6]~6 .lut_mask = 64'h0C040C040C8C0C8C;
defparam \dp|rf|rd2[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N53
dffeas \dp|wrd|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|rf|rd2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|wrd|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|wrd|q[6] .is_wysiwyg = "true";
defparam \dp|wrd|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N14
dffeas \dp|ir0|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|ir0|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|ir0|q[6] .is_wysiwyg = "true";
defparam \dp|ir0|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N33
cyclonev_lcell_comb \dp|src2mux|Mux1~0 (
// Equation(s):
// \dp|src2mux|Mux1~0_combout  = ( \cont|WideOr4~combout  & ( (!\cont|WideOr3~combout  & ((\dp|ir0|q [6]))) # (\cont|WideOr3~combout  & (\dp|wrd|q [6])) ) ) # ( !\cont|WideOr4~combout  & ( (\dp|ir0|q [4] & !\cont|WideOr3~combout ) ) )

	.dataa(!\dp|wrd|q [6]),
	.datab(!\dp|ir0|q [4]),
	.datac(!\dp|ir0|q [6]),
	.datad(!\cont|WideOr3~combout ),
	.datae(gnd),
	.dataf(!\cont|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src2mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src2mux|Mux1~0 .extended_lut = "off";
defparam \dp|src2mux|Mux1~0 .lut_mask = 64'h330033000F550F55;
defparam \dp|src2mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N0
cyclonev_lcell_comb \dp|pcreg|q~11 (
// Equation(s):
// \dp|pcreg|q~11_combout  = ( \dp|alunit|_~9_sumout  & ( ((\dp|pcreg|q~5_combout  & ((!\dp|alunit|Mux0~0_combout ) # (\dp|alunit|Mux1~0_combout )))) # (\dp|pcreg|q~10_combout ) ) ) # ( !\dp|alunit|_~9_sumout  & ( ((\dp|pcreg|q~5_combout  & 
// \dp|alunit|Mux1~0_combout )) # (\dp|pcreg|q~10_combout ) ) )

	.dataa(!\dp|alunit|Mux0~0_combout ),
	.datab(!\dp|pcreg|q~5_combout ),
	.datac(!\dp|alunit|Mux1~0_combout ),
	.datad(!\dp|pcreg|q~10_combout ),
	.datae(gnd),
	.dataf(!\dp|alunit|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|pcreg|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|pcreg|q~11 .extended_lut = "off";
defparam \dp|pcreg|q~11 .lut_mask = 64'h03FF03FF23FF23FF;
defparam \dp|pcreg|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N2
dffeas \dp|pcreg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|pcreg|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|pcreg|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|pcreg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|pcreg|q[6] .is_wysiwyg = "true";
defparam \dp|pcreg|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N26
dffeas \dp|rf|RAM_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N54
cyclonev_lcell_comb \dp|rf|RAM_rtl_0_bypass[20]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N56
dffeas \dp|rf|RAM_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N57
cyclonev_lcell_comb \dp|rf|rd1[6]~2 (
// Equation(s):
// \dp|rf|rd1[6]~2_combout  = ( \dp|rf|RAM~3_combout  & ( (!\dp|rf|WideOr0~combout  & \dp|rf|RAM_rtl_0_bypass [19]) ) ) # ( !\dp|rf|RAM~3_combout  & ( (!\dp|rf|WideOr0~combout  & ((!\dp|rf|RAM_rtl_0_bypass [20] & (\dp|rf|RAM_rtl_0_bypass [19])) # 
// (\dp|rf|RAM_rtl_0_bypass [20] & ((\dp|rf|RAM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\dp|rf|WideOr0~combout ),
	.datab(!\dp|rf|RAM_rtl_0_bypass [19]),
	.datac(!\dp|rf|RAM_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\dp|rf|RAM_rtl_0_bypass [20]),
	.datae(gnd),
	.dataf(!\dp|rf|RAM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd1[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd1[6]~2 .extended_lut = "off";
defparam \dp|rf|rd1[6]~2 .lut_mask = 64'h220A220A22222222;
defparam \dp|rf|rd1[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N59
dffeas \dp|areg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd1[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|areg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|areg|q[6] .is_wysiwyg = "true";
defparam \dp|areg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N36
cyclonev_lcell_comb \dp|src1mux|y[6]~2 (
// Equation(s):
// \dp|src1mux|y[6]~2_combout  = ( \dp|pcreg|q [6] & ( \dp|areg|q [6] ) ) # ( !\dp|pcreg|q [6] & ( \dp|areg|q [6] & ( (((\cont|state.ADDIEX~q ) # (\cont|state.RTYPEEX~q )) # (\cont|state.BEQEX~q )) # (\cont|state.MEMADR~q ) ) ) ) # ( \dp|pcreg|q [6] & ( 
// !\dp|areg|q [6] & ( (!\cont|state.MEMADR~q  & (!\cont|state.BEQEX~q  & (!\cont|state.RTYPEEX~q  & !\cont|state.ADDIEX~q ))) ) ) )

	.dataa(!\cont|state.MEMADR~q ),
	.datab(!\cont|state.BEQEX~q ),
	.datac(!\cont|state.RTYPEEX~q ),
	.datad(!\cont|state.ADDIEX~q ),
	.datae(!\dp|pcreg|q [6]),
	.dataf(!\dp|areg|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src1mux|y[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src1mux|y[6]~2 .extended_lut = "off";
defparam \dp|src1mux|y[6]~2 .lut_mask = 64'h000080007FFFFFFF;
defparam \dp|src1mux|y[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N33
cyclonev_lcell_comb \dp|alunit|Mux1~0 (
// Equation(s):
// \dp|alunit|Mux1~0_combout  = ( \dp|src1mux|y[6]~2_combout  & ( \dp|src2mux|Mux1~0_combout  & ( (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~0_combout ) # (!\ac|WideOr1~1_combout ))) ) ) ) # ( !\dp|src1mux|y[6]~2_combout  & ( \dp|src2mux|Mux1~0_combout  & ( 
// (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~1_combout ) # ((!\ac|WideOr1~0_combout  & !\ac|WideOr2~0_combout )))) ) ) ) # ( \dp|src1mux|y[6]~2_combout  & ( !\dp|src2mux|Mux1~0_combout  & ( (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~1_combout ) # 
// ((!\ac|WideOr1~0_combout  & !\ac|WideOr2~0_combout )))) ) ) )

	.dataa(!\cont|state.RTYPEEX~q ),
	.datab(!\ac|WideOr1~0_combout ),
	.datac(!\ac|WideOr1~1_combout ),
	.datad(!\ac|WideOr2~0_combout ),
	.datae(!\dp|src1mux|y[6]~2_combout ),
	.dataf(!\dp|src2mux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux1~0 .extended_lut = "off";
defparam \dp|alunit|Mux1~0 .lut_mask = 64'h0000545054505454;
defparam \dp|alunit|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N0
cyclonev_lcell_comb \dp|alunit|Mux1~1 (
// Equation(s):
// \dp|alunit|Mux1~1_combout  = ( \dp|alunit|_~9_sumout  & ( (!\dp|alunit|Mux0~0_combout ) # (\dp|alunit|Mux1~0_combout ) ) ) # ( !\dp|alunit|_~9_sumout  & ( \dp|alunit|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp|alunit|Mux1~0_combout ),
	.datad(!\dp|alunit|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\dp|alunit|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux1~1 .extended_lut = "off";
defparam \dp|alunit|Mux1~1 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \dp|alunit|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N2
dffeas \dp|res|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|alunit|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|res|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|res|q[6] .is_wysiwyg = "true";
defparam \dp|res|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N24
cyclonev_lcell_comb \dp|mdr|q[6]~feeder (
// Equation(s):
// \dp|mdr|q[6]~feeder_combout  = ( \memdata[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memdata[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|mdr|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|mdr|q[6]~feeder .extended_lut = "off";
defparam \dp|mdr|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|mdr|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N25
dffeas \dp|mdr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|mdr|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|mdr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|mdr|q[6] .is_wysiwyg = "true";
defparam \dp|mdr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N36
cyclonev_lcell_comb \dp|wdmux|y[6]~6 (
// Equation(s):
// \dp|wdmux|y[6]~6_combout  = ( \cont|state.LBWR~q  & ( \dp|mdr|q [6] ) ) # ( !\cont|state.LBWR~q  & ( \dp|res|q [6] ) )

	.dataa(gnd),
	.datab(!\dp|res|q [6]),
	.datac(!\dp|mdr|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cont|state.LBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|wdmux|y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|wdmux|y[6]~6 .extended_lut = "off";
defparam \dp|wdmux|y[6]~6 .lut_mask = 64'h333333330F0F0F0F;
defparam \dp|wdmux|y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N18
cyclonev_lcell_comb \dp|rf|RAM_rtl_1_bypass[18]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_1_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[18]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_1_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_1_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N19
dffeas \dp|rf|RAM_rtl_1_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N21
cyclonev_lcell_comb \dp|rf|rd2[5]~5 (
// Equation(s):
// \dp|rf|rd2[5]~5_combout  = ( \dp|rf|RAM_rtl_1_bypass [18] & ( (!\dp|rf|WideOr1~combout  & ((!\dp|rf|RAM~1_combout  & ((\dp|rf|RAM_rtl_1|auto_generated|ram_block1a5 ))) # (\dp|rf|RAM~1_combout  & (\dp|rf|RAM_rtl_1_bypass [17])))) ) ) # ( 
// !\dp|rf|RAM_rtl_1_bypass [18] & ( (\dp|rf|RAM_rtl_1_bypass [17] & !\dp|rf|WideOr1~combout ) ) )

	.dataa(!\dp|rf|RAM~1_combout ),
	.datab(!\dp|rf|RAM_rtl_1_bypass [17]),
	.datac(!\dp|rf|WideOr1~combout ),
	.datad(!\dp|rf|RAM_rtl_1|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\dp|rf|RAM_rtl_1_bypass [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd2[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd2[5]~5 .extended_lut = "off";
defparam \dp|rf|rd2[5]~5 .lut_mask = 64'h3030303010B010B0;
defparam \dp|rf|rd2[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N23
dffeas \dp|wrd|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd2[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|wrd|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|wrd|q[5] .is_wysiwyg = "true";
defparam \dp|wrd|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N18
cyclonev_lcell_comb \dp|src2mux|Mux2~0 (
// Equation(s):
// \dp|src2mux|Mux2~0_combout  = ( \cont|WideOr4~combout  & ( (!\cont|WideOr3~combout  & (\dp|ir0|q [5])) # (\cont|WideOr3~combout  & ((\dp|wrd|q [5]))) ) ) # ( !\cont|WideOr4~combout  & ( (!\cont|WideOr3~combout  & \dp|ir0|q [3]) ) )

	.dataa(!\cont|WideOr3~combout ),
	.datab(!\dp|ir0|q [3]),
	.datac(!\dp|ir0|q [5]),
	.datad(!\dp|wrd|q [5]),
	.datae(gnd),
	.dataf(!\cont|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src2mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src2mux|Mux2~0 .extended_lut = "off";
defparam \dp|src2mux|Mux2~0 .lut_mask = 64'h222222220A5F0A5F;
defparam \dp|src2mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N42
cyclonev_lcell_comb \dp|alunit|Mux2~1 (
// Equation(s):
// \dp|alunit|Mux2~1_combout  = ( \dp|alunit|Mux2~0_combout  ) # ( !\dp|alunit|Mux2~0_combout  & ( (!\dp|alunit|Mux0~0_combout  & \dp|alunit|_~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\dp|alunit|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\dp|alunit|_~13_sumout ),
	.datae(gnd),
	.dataf(!\dp|alunit|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux2~1 .extended_lut = "off";
defparam \dp|alunit|Mux2~1 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \dp|alunit|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N44
dffeas \dp|res|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|alunit|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|res|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|res|q[5] .is_wysiwyg = "true";
defparam \dp|res|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N44
dffeas \dp|mdr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|mdr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|mdr|q[5] .is_wysiwyg = "true";
defparam \dp|mdr|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N30
cyclonev_lcell_comb \dp|wdmux|y[5]~5 (
// Equation(s):
// \dp|wdmux|y[5]~5_combout  = ( \dp|mdr|q [5] & ( (\cont|state.LBWR~q ) # (\dp|res|q [5]) ) ) # ( !\dp|mdr|q [5] & ( (\dp|res|q [5] & !\cont|state.LBWR~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp|res|q [5]),
	.datad(!\cont|state.LBWR~q ),
	.datae(gnd),
	.dataf(!\dp|mdr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|wdmux|y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|wdmux|y[5]~5 .extended_lut = "off";
defparam \dp|wdmux|y[5]~5 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \dp|wdmux|y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N24
cyclonev_lcell_comb \dp|rf|rd2[4]~4 (
// Equation(s):
// \dp|rf|rd2[4]~4_combout  = ( \dp|rf|RAM_rtl_1|auto_generated|ram_block1a4  & ( (!\dp|rf|WideOr1~combout  & (((!\dp|rf|RAM~1_combout  & \dp|rf|RAM_rtl_1_bypass [16])) # (\dp|rf|RAM_rtl_1_bypass [15]))) ) ) # ( !\dp|rf|RAM_rtl_1|auto_generated|ram_block1a4  
// & ( (!\dp|rf|WideOr1~combout  & (\dp|rf|RAM_rtl_1_bypass [15] & ((!\dp|rf|RAM_rtl_1_bypass [16]) # (\dp|rf|RAM~1_combout )))) ) )

	.dataa(!\dp|rf|WideOr1~combout ),
	.datab(!\dp|rf|RAM~1_combout ),
	.datac(!\dp|rf|RAM_rtl_1_bypass [15]),
	.datad(!\dp|rf|RAM_rtl_1_bypass [16]),
	.datae(gnd),
	.dataf(!\dp|rf|RAM_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd2[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd2[4]~4 .extended_lut = "off";
defparam \dp|rf|rd2[4]~4 .lut_mask = 64'h0A020A020A8A0A8A;
defparam \dp|rf|rd2[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N26
dffeas \dp|wrd|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd2[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|wrd|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|wrd|q[4] .is_wysiwyg = "true";
defparam \dp|wrd|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N54
cyclonev_lcell_comb \dp|src2mux|Mux3~0 (
// Equation(s):
// \dp|src2mux|Mux3~0_combout  = ( \cont|WideOr4~combout  & ( (!\cont|WideOr3~combout  & ((\dp|ir0|q [4]))) # (\cont|WideOr3~combout  & (\dp|wrd|q [4])) ) ) # ( !\cont|WideOr4~combout  & ( (\dp|ir0|q [2] & !\cont|WideOr3~combout ) ) )

	.dataa(!\dp|wrd|q [4]),
	.datab(!\dp|ir0|q [4]),
	.datac(!\dp|ir0|q [2]),
	.datad(!\cont|WideOr3~combout ),
	.datae(gnd),
	.dataf(!\cont|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src2mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src2mux|Mux3~0 .extended_lut = "off";
defparam \dp|src2mux|Mux3~0 .lut_mask = 64'h0F000F0033553355;
defparam \dp|src2mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N42
cyclonev_lcell_comb \dp|alunit|Mux3~0 (
// Equation(s):
// \dp|alunit|Mux3~0_combout  = ( \ac|WideOr1~1_combout  & ( \dp|src1mux|y[4]~4_combout  & ( (\cont|state.RTYPEEX~q  & (!\ac|WideOr1~0_combout  & ((!\ac|WideOr2~0_combout ) # (\dp|src2mux|Mux3~0_combout )))) ) ) ) # ( !\ac|WideOr1~1_combout  & ( 
// \dp|src1mux|y[4]~4_combout  & ( \cont|state.RTYPEEX~q  ) ) ) # ( \ac|WideOr1~1_combout  & ( !\dp|src1mux|y[4]~4_combout  & ( (!\ac|WideOr2~0_combout  & (\cont|state.RTYPEEX~q  & (\dp|src2mux|Mux3~0_combout  & !\ac|WideOr1~0_combout ))) ) ) ) # ( 
// !\ac|WideOr1~1_combout  & ( !\dp|src1mux|y[4]~4_combout  & ( (\cont|state.RTYPEEX~q  & \dp|src2mux|Mux3~0_combout ) ) ) )

	.dataa(!\ac|WideOr2~0_combout ),
	.datab(!\cont|state.RTYPEEX~q ),
	.datac(!\dp|src2mux|Mux3~0_combout ),
	.datad(!\ac|WideOr1~0_combout ),
	.datae(!\ac|WideOr1~1_combout ),
	.dataf(!\dp|src1mux|y[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux3~0 .extended_lut = "off";
defparam \dp|alunit|Mux3~0 .lut_mask = 64'h0303020033332300;
defparam \dp|alunit|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N36
cyclonev_lcell_comb \dp|alunit|Mux3~1 (
// Equation(s):
// \dp|alunit|Mux3~1_combout  = ( \dp|alunit|_~21_sumout  & ( (!\dp|alunit|Mux0~0_combout ) # (\dp|alunit|Mux3~0_combout ) ) ) # ( !\dp|alunit|_~21_sumout  & ( \dp|alunit|Mux3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp|alunit|Mux3~0_combout ),
	.datad(!\dp|alunit|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\dp|alunit|_~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux3~1 .extended_lut = "off";
defparam \dp|alunit|Mux3~1 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \dp|alunit|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N38
dffeas \dp|res|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|alunit|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|res|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|res|q[4] .is_wysiwyg = "true";
defparam \dp|res|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N50
dffeas \dp|mdr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|mdr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|mdr|q[4] .is_wysiwyg = "true";
defparam \dp|mdr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N48
cyclonev_lcell_comb \dp|wdmux|y[4]~4 (
// Equation(s):
// \dp|wdmux|y[4]~4_combout  = ( \dp|mdr|q [4] & ( \cont|state.LBWR~q  ) ) # ( \dp|mdr|q [4] & ( !\cont|state.LBWR~q  & ( \dp|res|q [4] ) ) ) # ( !\dp|mdr|q [4] & ( !\cont|state.LBWR~q  & ( \dp|res|q [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp|res|q [4]),
	.datad(gnd),
	.datae(!\dp|mdr|q [4]),
	.dataf(!\cont|state.LBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|wdmux|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|wdmux|y[4]~4 .extended_lut = "off";
defparam \dp|wdmux|y[4]~4 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \dp|wdmux|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N21
cyclonev_lcell_comb \dp|rf|rd2[3]~3 (
// Equation(s):
// \dp|rf|rd2[3]~3_combout  = ( \dp|rf|RAM_rtl_1|auto_generated|ram_block1a3  & ( (!\dp|rf|WideOr1~combout  & (((!\dp|rf|RAM~1_combout  & \dp|rf|RAM_rtl_1_bypass [14])) # (\dp|rf|RAM_rtl_1_bypass [13]))) ) ) # ( !\dp|rf|RAM_rtl_1|auto_generated|ram_block1a3  
// & ( (!\dp|rf|WideOr1~combout  & (\dp|rf|RAM_rtl_1_bypass [13] & ((!\dp|rf|RAM_rtl_1_bypass [14]) # (\dp|rf|RAM~1_combout )))) ) )

	.dataa(!\dp|rf|WideOr1~combout ),
	.datab(!\dp|rf|RAM_rtl_1_bypass [13]),
	.datac(!\dp|rf|RAM~1_combout ),
	.datad(!\dp|rf|RAM_rtl_1_bypass [14]),
	.datae(gnd),
	.dataf(!\dp|rf|RAM_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd2[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd2[3]~3 .extended_lut = "off";
defparam \dp|rf|rd2[3]~3 .lut_mask = 64'h2202220222A222A2;
defparam \dp|rf|rd2[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N26
dffeas \dp|wrd|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|rf|rd2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|wrd|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|wrd|q[3] .is_wysiwyg = "true";
defparam \dp|wrd|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N45
cyclonev_lcell_comb \dp|src2mux|Mux4~0 (
// Equation(s):
// \dp|src2mux|Mux4~0_combout  = ( \cont|WideOr4~combout  & ( (!\cont|WideOr3~combout  & ((\dp|ir0|q [3]))) # (\cont|WideOr3~combout  & (\dp|wrd|q [3])) ) ) # ( !\cont|WideOr4~combout  & ( (\dp|ir0|q [1] & !\cont|WideOr3~combout ) ) )

	.dataa(!\dp|ir0|q [1]),
	.datab(!\dp|wrd|q [3]),
	.datac(!\dp|ir0|q [3]),
	.datad(!\cont|WideOr3~combout ),
	.datae(gnd),
	.dataf(!\cont|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src2mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src2mux|Mux4~0 .extended_lut = "off";
defparam \dp|src2mux|Mux4~0 .lut_mask = 64'h550055000F330F33;
defparam \dp|src2mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N54
cyclonev_lcell_comb \dp|alunit|Mux4~0 (
// Equation(s):
// \dp|alunit|Mux4~0_combout  = ( \dp|alunit|_~17_sumout  & ( (!\dp|alunit|Mux0~1_combout  & ((!\ac|alucont[0]~1_combout ) # ((\dp|src1mux|y[3]~3_combout ) # (\dp|src2mux|Mux4~0_combout )))) # (\dp|alunit|Mux0~1_combout  & (!\ac|alucont[0]~1_combout  & 
// (\dp|src2mux|Mux4~0_combout  & \dp|src1mux|y[3]~3_combout ))) ) ) # ( !\dp|alunit|_~17_sumout  & ( (!\dp|alunit|Mux0~1_combout  & (\ac|alucont[0]~1_combout  & ((\dp|src1mux|y[3]~3_combout ) # (\dp|src2mux|Mux4~0_combout )))) # (\dp|alunit|Mux0~1_combout  
// & (!\ac|alucont[0]~1_combout  & (\dp|src2mux|Mux4~0_combout  & \dp|src1mux|y[3]~3_combout ))) ) )

	.dataa(!\dp|alunit|Mux0~1_combout ),
	.datab(!\ac|alucont[0]~1_combout ),
	.datac(!\dp|src2mux|Mux4~0_combout ),
	.datad(!\dp|src1mux|y[3]~3_combout ),
	.datae(gnd),
	.dataf(!\dp|alunit|_~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux4~0 .extended_lut = "off";
defparam \dp|alunit|Mux4~0 .lut_mask = 64'h022602268AAE8AAE;
defparam \dp|alunit|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N56
dffeas \dp|res|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|alunit|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|res|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|res|q[3] .is_wysiwyg = "true";
defparam \dp|res|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N30
cyclonev_lcell_comb \dp|wdmux|y[3]~3 (
// Equation(s):
// \dp|wdmux|y[3]~3_combout  = ( \dp|mdr|q [3] & ( \dp|res|q [3] ) ) # ( !\dp|mdr|q [3] & ( \dp|res|q [3] & ( !\cont|state.LBWR~q  ) ) ) # ( \dp|mdr|q [3] & ( !\dp|res|q [3] & ( \cont|state.LBWR~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.LBWR~q ),
	.datad(gnd),
	.datae(!\dp|mdr|q [3]),
	.dataf(!\dp|res|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|wdmux|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|wdmux|y[3]~3 .extended_lut = "off";
defparam \dp|wdmux|y[3]~3 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \dp|wdmux|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N45
cyclonev_lcell_comb \dp|rf|rd2[2]~2 (
// Equation(s):
// \dp|rf|rd2[2]~2_combout  = ( \dp|rf|RAM~1_combout  & ( (\dp|rf|RAM_rtl_1_bypass [11] & !\dp|rf|WideOr1~combout ) ) ) # ( !\dp|rf|RAM~1_combout  & ( (!\dp|rf|WideOr1~combout  & ((!\dp|rf|RAM_rtl_1_bypass [12] & (\dp|rf|RAM_rtl_1_bypass [11])) # 
// (\dp|rf|RAM_rtl_1_bypass [12] & ((\dp|rf|RAM_rtl_1|auto_generated|ram_block1a2 ))))) ) )

	.dataa(!\dp|rf|RAM_rtl_1_bypass [12]),
	.datab(!\dp|rf|RAM_rtl_1_bypass [11]),
	.datac(!\dp|rf|WideOr1~combout ),
	.datad(!\dp|rf|RAM_rtl_1|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\dp|rf|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd2[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd2[2]~2 .extended_lut = "off";
defparam \dp|rf|rd2[2]~2 .lut_mask = 64'h2070207030303030;
defparam \dp|rf|rd2[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N47
dffeas \dp|wrd|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd2[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|wrd|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|wrd|q[2] .is_wysiwyg = "true";
defparam \dp|wrd|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N39
cyclonev_lcell_comb \dp|src2mux|Mux5~0 (
// Equation(s):
// \dp|src2mux|Mux5~0_combout  = ( \cont|WideOr3~combout  & ( (\dp|wrd|q [2] & \cont|WideOr4~combout ) ) ) # ( !\cont|WideOr3~combout  & ( (!\cont|WideOr4~combout  & (\dp|ir0|q [0])) # (\cont|WideOr4~combout  & ((\dp|ir0|q [2]))) ) )

	.dataa(!\dp|ir0|q [0]),
	.datab(!\dp|ir0|q [2]),
	.datac(!\dp|wrd|q [2]),
	.datad(!\cont|WideOr4~combout ),
	.datae(gnd),
	.dataf(!\cont|WideOr3~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src2mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src2mux|Mux5~0 .extended_lut = "off";
defparam \dp|src2mux|Mux5~0 .lut_mask = 64'h55335533000F000F;
defparam \dp|src2mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N30
cyclonev_lcell_comb \dp|alunit|Mux5~0 (
// Equation(s):
// \dp|alunit|Mux5~0_combout  = ( \dp|src2mux|Mux5~0_combout  & ( \dp|src1mux|y[2]~7_combout  & ( (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~0_combout ) # (!\ac|WideOr1~1_combout ))) ) ) ) # ( !\dp|src2mux|Mux5~0_combout  & ( \dp|src1mux|y[2]~7_combout  & ( 
// (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~1_combout ) # ((!\ac|WideOr1~0_combout  & !\ac|WideOr2~0_combout )))) ) ) ) # ( \dp|src2mux|Mux5~0_combout  & ( !\dp|src1mux|y[2]~7_combout  & ( (\cont|state.RTYPEEX~q  & ((!\ac|WideOr1~1_combout ) # 
// ((!\ac|WideOr1~0_combout  & !\ac|WideOr2~0_combout )))) ) ) )

	.dataa(!\cont|state.RTYPEEX~q ),
	.datab(!\ac|WideOr1~0_combout ),
	.datac(!\ac|WideOr2~0_combout ),
	.datad(!\ac|WideOr1~1_combout ),
	.datae(!\dp|src2mux|Mux5~0_combout ),
	.dataf(!\dp|src1mux|y[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux5~0 .extended_lut = "off";
defparam \dp|alunit|Mux5~0 .lut_mask = 64'h0000554055405544;
defparam \dp|alunit|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N36
cyclonev_lcell_comb \dp|alunit|Mux5~1 (
// Equation(s):
// \dp|alunit|Mux5~1_combout  = ( \dp|alunit|_~25_sumout  & ( (!\dp|alunit|Mux0~0_combout ) # (\dp|alunit|Mux5~0_combout ) ) ) # ( !\dp|alunit|_~25_sumout  & ( \dp|alunit|Mux5~0_combout  ) )

	.dataa(gnd),
	.datab(!\dp|alunit|Mux5~0_combout ),
	.datac(gnd),
	.datad(!\dp|alunit|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\dp|alunit|_~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux5~1 .extended_lut = "off";
defparam \dp|alunit|Mux5~1 .lut_mask = 64'h33333333FF33FF33;
defparam \dp|alunit|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N38
dffeas \dp|res|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|alunit|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|res|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|res|q[2] .is_wysiwyg = "true";
defparam \dp|res|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y9_N26
dffeas \dp|mdr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|mdr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|mdr|q[2] .is_wysiwyg = "true";
defparam \dp|mdr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N24
cyclonev_lcell_comb \dp|wdmux|y[2]~2 (
// Equation(s):
// \dp|wdmux|y[2]~2_combout  = ( \dp|mdr|q [2] & ( \cont|state.LBWR~q  ) ) # ( \dp|mdr|q [2] & ( !\cont|state.LBWR~q  & ( \dp|res|q [2] ) ) ) # ( !\dp|mdr|q [2] & ( !\cont|state.LBWR~q  & ( \dp|res|q [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp|res|q [2]),
	.datad(gnd),
	.datae(!\dp|mdr|q [2]),
	.dataf(!\cont|state.LBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|wdmux|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|wdmux|y[2]~2 .extended_lut = "off";
defparam \dp|wdmux|y[2]~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \dp|wdmux|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N54
cyclonev_lcell_comb \dp|rf|rd2[1]~1 (
// Equation(s):
// \dp|rf|rd2[1]~1_combout  = ( !\dp|rf|WideOr1~combout  & ( \dp|rf|RAM_rtl_1|auto_generated|ram_block1a1  & ( ((\dp|rf|RAM_rtl_1_bypass [10] & !\dp|rf|RAM~1_combout )) # (\dp|rf|RAM_rtl_1_bypass [9]) ) ) ) # ( !\dp|rf|WideOr1~combout  & ( 
// !\dp|rf|RAM_rtl_1|auto_generated|ram_block1a1  & ( (\dp|rf|RAM_rtl_1_bypass [9] & ((!\dp|rf|RAM_rtl_1_bypass [10]) # (\dp|rf|RAM~1_combout ))) ) ) )

	.dataa(!\dp|rf|RAM_rtl_1_bypass [10]),
	.datab(!\dp|rf|RAM_rtl_1_bypass [9]),
	.datac(!\dp|rf|RAM~1_combout ),
	.datad(gnd),
	.datae(!\dp|rf|WideOr1~combout ),
	.dataf(!\dp|rf|RAM_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd2[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd2[1]~1 .extended_lut = "off";
defparam \dp|rf|rd2[1]~1 .lut_mask = 64'h2323000073730000;
defparam \dp|rf|rd2[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N11
dffeas \dp|wrd|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|rf|rd2[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|wrd|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|wrd|q[1] .is_wysiwyg = "true";
defparam \dp|wrd|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N24
cyclonev_lcell_comb \dp|src2mux|Mux6~0 (
// Equation(s):
// \dp|src2mux|Mux6~0_combout  = ( \dp|wrd|q [1] & ( ((!\cont|state.DECODE~q  & (!\cont|state.ADDIEX~q  & !\cont|state.MEMADR~q ))) # (\dp|ir0|q [1]) ) ) # ( !\dp|wrd|q [1] & ( (\dp|ir0|q [1] & (((\cont|state.MEMADR~q ) # (\cont|state.ADDIEX~q )) # 
// (\cont|state.DECODE~q ))) ) )

	.dataa(!\cont|state.DECODE~q ),
	.datab(!\cont|state.ADDIEX~q ),
	.datac(!\dp|ir0|q [1]),
	.datad(!\cont|state.MEMADR~q ),
	.datae(gnd),
	.dataf(!\dp|wrd|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src2mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src2mux|Mux6~0 .extended_lut = "off";
defparam \dp|src2mux|Mux6~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \dp|src2mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N57
cyclonev_lcell_comb \dp|alunit|Mux6~0 (
// Equation(s):
// \dp|alunit|Mux6~0_combout  = ( \cont|WideOr4~combout  & ( (!\dp|alunit|Mux0~1_combout  & (\ac|alucont[0]~1_combout  & ((\dp|src1mux|y[1]~6_combout ) # (\dp|src2mux|Mux6~0_combout )))) # (\dp|alunit|Mux0~1_combout  & (!\ac|alucont[0]~1_combout  & 
// (\dp|src2mux|Mux6~0_combout  & \dp|src1mux|y[1]~6_combout ))) ) ) # ( !\cont|WideOr4~combout  & ( (!\dp|alunit|Mux0~1_combout  & (\ac|alucont[0]~1_combout  & \dp|src1mux|y[1]~6_combout )) ) )

	.dataa(!\dp|alunit|Mux0~1_combout ),
	.datab(!\ac|alucont[0]~1_combout ),
	.datac(!\dp|src2mux|Mux6~0_combout ),
	.datad(!\dp|src1mux|y[1]~6_combout ),
	.datae(gnd),
	.dataf(!\cont|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux6~0 .extended_lut = "off";
defparam \dp|alunit|Mux6~0 .lut_mask = 64'h0022002202260226;
defparam \dp|alunit|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N48
cyclonev_lcell_comb \dp|alunit|Mux6~1 (
// Equation(s):
// \dp|alunit|Mux6~1_combout  = ((\dp|alunit|_~29_sumout  & !\dp|alunit|Mux0~0_combout )) # (\dp|alunit|Mux6~0_combout )

	.dataa(gnd),
	.datab(!\dp|alunit|Mux6~0_combout ),
	.datac(!\dp|alunit|_~29_sumout ),
	.datad(!\dp|alunit|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux6~1 .extended_lut = "off";
defparam \dp|alunit|Mux6~1 .lut_mask = 64'h3F333F333F333F33;
defparam \dp|alunit|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N50
dffeas \dp|res|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|alunit|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|res|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|res|q[1] .is_wysiwyg = "true";
defparam \dp|res|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N48
cyclonev_lcell_comb \dp|wdmux|y[1]~1 (
// Equation(s):
// \dp|wdmux|y[1]~1_combout  = ( \dp|res|q [1] & ( (!\cont|state.LBWR~q ) # (\dp|mdr|q [1]) ) ) # ( !\dp|res|q [1] & ( (\cont|state.LBWR~q  & \dp|mdr|q [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.LBWR~q ),
	.datad(!\dp|mdr|q [1]),
	.datae(gnd),
	.dataf(!\dp|res|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|wdmux|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|wdmux|y[1]~1 .extended_lut = "off";
defparam \dp|wdmux|y[1]~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \dp|wdmux|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N57
cyclonev_lcell_comb \dp|rf|RAM_rtl_1_bypass[8]~feeder (
// Equation(s):
// \dp|rf|RAM_rtl_1_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|RAM_rtl_1_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[8]~feeder .extended_lut = "off";
defparam \dp|rf|RAM_rtl_1_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dp|rf|RAM_rtl_1_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N58
dffeas \dp|rf|RAM_rtl_1_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|RAM_rtl_1_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N43
dffeas \dp|rf|RAM_rtl_1_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|wdmux|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|rf|RAM_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|rf|RAM_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \dp|rf|RAM_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N3
cyclonev_lcell_comb \dp|rf|rd2[0]~0 (
// Equation(s):
// \dp|rf|rd2[0]~0_combout  = ( \dp|rf|RAM_rtl_1_bypass [7] & ( (!\dp|rf|WideOr1~combout  & (((!\dp|rf|RAM_rtl_1_bypass [8]) # (\dp|rf|RAM~1_combout )) # (\dp|rf|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ))) ) ) # ( !\dp|rf|RAM_rtl_1_bypass [7] & ( 
// (!\dp|rf|WideOr1~combout  & (\dp|rf|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & (!\dp|rf|RAM~1_combout  & \dp|rf|RAM_rtl_1_bypass [8]))) ) )

	.dataa(!\dp|rf|WideOr1~combout ),
	.datab(!\dp|rf|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\dp|rf|RAM~1_combout ),
	.datad(!\dp|rf|RAM_rtl_1_bypass [8]),
	.datae(gnd),
	.dataf(!\dp|rf|RAM_rtl_1_bypass [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|rf|rd2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|rf|rd2[0]~0 .extended_lut = "off";
defparam \dp|rf|rd2[0]~0 .lut_mask = 64'h00200020AA2AAA2A;
defparam \dp|rf|rd2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N5
dffeas \dp|wrd|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|rf|rd2[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|wrd|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|wrd|q[0] .is_wysiwyg = "true";
defparam \dp|wrd|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N51
cyclonev_lcell_comb \dp|src2mux|Mux7~0 (
// Equation(s):
// \dp|src2mux|Mux7~0_combout  = ( \cont|WideOr3~combout  & ( (!\cont|WideOr4~combout ) # (\dp|wrd|q [0]) ) ) # ( !\cont|WideOr3~combout  & ( (\dp|ir0|q [0] & \cont|WideOr4~combout ) ) )

	.dataa(!\dp|wrd|q [0]),
	.datab(gnd),
	.datac(!\dp|ir0|q [0]),
	.datad(!\cont|WideOr4~combout ),
	.datae(gnd),
	.dataf(!\cont|WideOr3~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|src2mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|src2mux|Mux7~0 .extended_lut = "off";
defparam \dp|src2mux|Mux7~0 .lut_mask = 64'h000F000FFF55FF55;
defparam \dp|src2mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N24
cyclonev_lcell_comb \ac|alucont[1]~0 (
// Equation(s):
// \ac|alucont[1]~0_combout  = ( \ac|WideOr1~0_combout  & ( (\cont|state.RTYPEEX~q  & !\ac|WideOr1~1_combout ) ) ) # ( !\ac|WideOr1~0_combout  & ( \cont|state.RTYPEEX~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|state.RTYPEEX~q ),
	.datad(!\ac|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\ac|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|alucont[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|alucont[1]~0 .extended_lut = "off";
defparam \ac|alucont[1]~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \ac|alucont[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N30
cyclonev_lcell_comb \dp|alunit|Mux7~0 (
// Equation(s):
// \dp|alunit|Mux7~0_combout  = ( \ac|alucont[0]~1_combout  & ( \dp|alunit|_~1_sumout  & ( (!\ac|alucont[1]~0_combout ) # ((\dp|src1mux|y[0]~0_combout ) # (\dp|src2mux|Mux7~0_combout )) ) ) ) # ( !\ac|alucont[0]~1_combout  & ( \dp|alunit|_~1_sumout  & ( 
// (!\ac|alucont[1]~0_combout  & (\dp|alunit|_~5_sumout )) # (\ac|alucont[1]~0_combout  & (((\dp|src2mux|Mux7~0_combout  & \dp|src1mux|y[0]~0_combout )))) ) ) ) # ( \ac|alucont[0]~1_combout  & ( !\dp|alunit|_~1_sumout  & ( (\ac|alucont[1]~0_combout  & 
// ((\dp|src1mux|y[0]~0_combout ) # (\dp|src2mux|Mux7~0_combout ))) ) ) ) # ( !\ac|alucont[0]~1_combout  & ( !\dp|alunit|_~1_sumout  & ( (!\ac|alucont[1]~0_combout  & (\dp|alunit|_~5_sumout )) # (\ac|alucont[1]~0_combout  & (((\dp|src2mux|Mux7~0_combout  & 
// \dp|src1mux|y[0]~0_combout )))) ) ) )

	.dataa(!\dp|alunit|_~5_sumout ),
	.datab(!\ac|alucont[1]~0_combout ),
	.datac(!\dp|src2mux|Mux7~0_combout ),
	.datad(!\dp|src1mux|y[0]~0_combout ),
	.datae(!\ac|alucont[0]~1_combout ),
	.dataf(!\dp|alunit|_~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alunit|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alunit|Mux7~0 .extended_lut = "off";
defparam \dp|alunit|Mux7~0 .lut_mask = 64'h444703334447CFFF;
defparam \dp|alunit|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N32
dffeas \dp|res|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|alunit|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|res|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|res|q[0] .is_wysiwyg = "true";
defparam \dp|res|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N57
cyclonev_lcell_comb \dp|adrmux|y[0]~0 (
// Equation(s):
// \dp|adrmux|y[0]~0_combout  = ( \cont|state.LBRD~q  & ( \dp|pcreg|q [0] & ( \dp|res|q [0] ) ) ) # ( !\cont|state.LBRD~q  & ( \dp|pcreg|q [0] & ( (!\cont|state.SBWR~q ) # (\dp|res|q [0]) ) ) ) # ( \cont|state.LBRD~q  & ( !\dp|pcreg|q [0] & ( \dp|res|q [0] ) 
// ) ) # ( !\cont|state.LBRD~q  & ( !\dp|pcreg|q [0] & ( (\cont|state.SBWR~q  & \dp|res|q [0]) ) ) )

	.dataa(!\cont|state.SBWR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp|res|q [0]),
	.datae(!\cont|state.LBRD~q ),
	.dataf(!\dp|pcreg|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|adrmux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|adrmux|y[0]~0 .extended_lut = "off";
defparam \dp|adrmux|y[0]~0 .lut_mask = 64'h005500FFAAFF00FF;
defparam \dp|adrmux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N21
cyclonev_lcell_comb \dp|adrmux|y[1]~1 (
// Equation(s):
// \dp|adrmux|y[1]~1_combout  = ( \dp|res|q [1] & ( ((\cont|state.SBWR~q ) # (\dp|pcreg|q [1])) # (\cont|state.LBRD~q ) ) ) # ( !\dp|res|q [1] & ( (!\cont|state.LBRD~q  & (\dp|pcreg|q [1] & !\cont|state.SBWR~q )) ) )

	.dataa(!\cont|state.LBRD~q ),
	.datab(gnd),
	.datac(!\dp|pcreg|q [1]),
	.datad(!\cont|state.SBWR~q ),
	.datae(gnd),
	.dataf(!\dp|res|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|adrmux|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|adrmux|y[1]~1 .extended_lut = "off";
defparam \dp|adrmux|y[1]~1 .lut_mask = 64'h0A000A005FFF5FFF;
defparam \dp|adrmux|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N15
cyclonev_lcell_comb \dp|adrmux|y[2]~2 (
// Equation(s):
// \dp|adrmux|y[2]~2_combout  = ( \cont|state.LBRD~q  & ( \dp|res|q [2] ) ) # ( !\cont|state.LBRD~q  & ( (!\cont|state.SBWR~q  & ((\dp|pcreg|q [2]))) # (\cont|state.SBWR~q  & (\dp|res|q [2])) ) )

	.dataa(!\dp|res|q [2]),
	.datab(gnd),
	.datac(!\cont|state.SBWR~q ),
	.datad(!\dp|pcreg|q [2]),
	.datae(gnd),
	.dataf(!\cont|state.LBRD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|adrmux|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|adrmux|y[2]~2 .extended_lut = "off";
defparam \dp|adrmux|y[2]~2 .lut_mask = 64'h05F505F555555555;
defparam \dp|adrmux|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N18
cyclonev_lcell_comb \dp|adrmux|y[3]~3 (
// Equation(s):
// \dp|adrmux|y[3]~3_combout  = ( \dp|pcreg|q [3] & ( \dp|res|q [3] ) ) # ( !\dp|pcreg|q [3] & ( \dp|res|q [3] & ( (\cont|state.LBRD~q ) # (\cont|state.SBWR~q ) ) ) ) # ( \dp|pcreg|q [3] & ( !\dp|res|q [3] & ( (!\cont|state.SBWR~q  & !\cont|state.LBRD~q ) ) 
// ) )

	.dataa(gnd),
	.datab(!\cont|state.SBWR~q ),
	.datac(!\cont|state.LBRD~q ),
	.datad(gnd),
	.datae(!\dp|pcreg|q [3]),
	.dataf(!\dp|res|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|adrmux|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|adrmux|y[3]~3 .extended_lut = "off";
defparam \dp|adrmux|y[3]~3 .lut_mask = 64'h0000C0C03F3FFFFF;
defparam \dp|adrmux|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N39
cyclonev_lcell_comb \dp|adrmux|y[4]~4 (
// Equation(s):
// \dp|adrmux|y[4]~4_combout  = ( \cont|state.SBWR~q  & ( \dp|res|q [4] ) ) # ( !\cont|state.SBWR~q  & ( (!\cont|state.LBRD~q  & ((\dp|pcreg|q [4]))) # (\cont|state.LBRD~q  & (\dp|res|q [4])) ) )

	.dataa(!\cont|state.LBRD~q ),
	.datab(gnd),
	.datac(!\dp|res|q [4]),
	.datad(!\dp|pcreg|q [4]),
	.datae(gnd),
	.dataf(!\cont|state.SBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|adrmux|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|adrmux|y[4]~4 .extended_lut = "off";
defparam \dp|adrmux|y[4]~4 .lut_mask = 64'h05AF05AF0F0F0F0F;
defparam \dp|adrmux|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N0
cyclonev_lcell_comb \dp|adrmux|y[5]~5 (
// Equation(s):
// \dp|adrmux|y[5]~5_combout  = ( \cont|state.LBRD~q  & ( \dp|pcreg|q [5] & ( \dp|res|q [5] ) ) ) # ( !\cont|state.LBRD~q  & ( \dp|pcreg|q [5] & ( (!\cont|state.SBWR~q ) # (\dp|res|q [5]) ) ) ) # ( \cont|state.LBRD~q  & ( !\dp|pcreg|q [5] & ( \dp|res|q [5] ) 
// ) ) # ( !\cont|state.LBRD~q  & ( !\dp|pcreg|q [5] & ( (\dp|res|q [5] & \cont|state.SBWR~q ) ) ) )

	.dataa(!\dp|res|q [5]),
	.datab(gnd),
	.datac(!\cont|state.SBWR~q ),
	.datad(gnd),
	.datae(!\cont|state.LBRD~q ),
	.dataf(!\dp|pcreg|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|adrmux|y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|adrmux|y[5]~5 .extended_lut = "off";
defparam \dp|adrmux|y[5]~5 .lut_mask = 64'h05055555F5F55555;
defparam \dp|adrmux|y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N6
cyclonev_lcell_comb \dp|adrmux|y[6]~6 (
// Equation(s):
// \dp|adrmux|y[6]~6_combout  = ( \dp|pcreg|q [6] & ( \dp|res|q [6] ) ) # ( !\dp|pcreg|q [6] & ( \dp|res|q [6] & ( (\cont|state.LBRD~q ) # (\cont|state.SBWR~q ) ) ) ) # ( \dp|pcreg|q [6] & ( !\dp|res|q [6] & ( (!\cont|state.SBWR~q  & !\cont|state.LBRD~q ) ) 
// ) )

	.dataa(gnd),
	.datab(!\cont|state.SBWR~q ),
	.datac(!\cont|state.LBRD~q ),
	.datad(gnd),
	.datae(!\dp|pcreg|q [6]),
	.dataf(!\dp|res|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|adrmux|y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|adrmux|y[6]~6 .extended_lut = "off";
defparam \dp|adrmux|y[6]~6 .lut_mask = 64'h0000C0C03F3FFFFF;
defparam \dp|adrmux|y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N3
cyclonev_lcell_comb \dp|adrmux|y[7]~7 (
// Equation(s):
// \dp|adrmux|y[7]~7_combout  = ( \dp|res|q [7] & ( ((\cont|state.LBRD~q ) # (\cont|state.SBWR~q )) # (\dp|pcreg|q [7]) ) ) # ( !\dp|res|q [7] & ( (\dp|pcreg|q [7] & (!\cont|state.SBWR~q  & !\cont|state.LBRD~q )) ) )

	.dataa(!\dp|pcreg|q [7]),
	.datab(gnd),
	.datac(!\cont|state.SBWR~q ),
	.datad(!\cont|state.LBRD~q ),
	.datae(gnd),
	.dataf(!\dp|res|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|adrmux|y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|adrmux|y[7]~7 .extended_lut = "off";
defparam \dp|adrmux|y[7]~7 .lut_mask = 64'h500050005FFF5FFF;
defparam \dp|adrmux|y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
