0.6
2019.2
Nov  6 2019
21:42:20
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/ReLu.v,1627174986,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/clock_divider.v,,ReLu,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/accQuant.v,1627662427,verilog,,,,accQuant,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/clock_divider.v,1627199021,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/clock_divider_max.v,,clock_divider,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/clock_divider_max.v,1627204941,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/controlMemoryAddressConv.v,,clock_divider_max,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/controlMemoryAddressConv.v,1627538134,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/controlMemoryAddressImg.v,,controlMemoryAddressConv;counter_col_max;counter_row_max,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/controlMemoryAddressImg.v,1627196131,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/convolution.v,,controlMemoryAddressImg;counter_col;counter_row,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/convolution.v,1627587693,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/counterPositionRstlConv.v,,convolution,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/counterPositionRstlConv.v,1627587626,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/counterPositionRstlMax.v,,counterPositionRstlConv,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/counterPositionRstlMax.v,1627587791,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/maxpooling.v,,counterPositionRstlMax,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/maxpooling.v,1627587891,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_filter_1.v,,maxpooling,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_filter_1.v,1627661381,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_filter_2.v,,memory_filter_1,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_filter_2.v,1627662160,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_filter_3.v,,memory_filter_2,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_filter_3.v,1627662150,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_image.v,,memory_filter_3,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_image.v,1627763698,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_rstl_conv_1.v,,memory_image,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_rstl_conv_1.v,1627662933,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_rstl_conv_2.v,,memory_rstl_conv_1,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_rstl_conv_2.v,1627662969,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_rstl_conv_3.v,,memory_rstl_conv_2,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_rstl_conv_3.v,1627662990,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_rstl_max_1.v,,memory_rstl_conv_3,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_rstl_max_1.v,1627638839,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/quantization.v,,memory_rstl_max_1,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/quantization.v,1627174847,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/accQuant.v,,quantization,,,,,,,,
