[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SignedWire/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 34
LIB: work
FILE: ${SURELOG_DIR}/tests/SignedWire/dut.sv
n<> u<33> t<Top_level_rule> c<1> l<1:1> el<4:1>
  n<> u<1> t<Null_rule> p<33> s<32> l<1:1>
  n<> u<32> t<Source_text> p<33> c<31> l<1:1> el<3:10>
    n<> u<31> t<Description> p<32> c<30> l<1:1> el<3:10>
      n<> u<30> t<Module_declaration> p<31> c<5> l<1:1> el<3:10>
        n<> u<5> t<Module_nonansi_header> p<30> c<2> s<28> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<28> t<Module_item> p<30> c<27> s<29> l<2:1> el<2:32>
          n<> u<27> t<Non_port_module_item> p<28> c<26> l<2:1> el<2:32>
            n<> u<26> t<Module_or_generate_item> p<27> c<25> l<2:1> el<2:32>
              n<> u<25> t<Module_common_item> p<26> c<24> l<2:1> el<2:32>
                n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<2:1> el<2:32>
                  n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<2:1> el<2:32>
                    n<> u<22> t<Net_declaration> p<23> c<6> l<2:1> el<2:32>
                      n<> u<6> t<NetType_Wire> p<22> s<18> l<2:1> el<2:5>
                      n<> u<18> t<Data_type_or_implicit> p<22> c<7> s<21> l<2:6> el<2:19>
                        n<> u<7> t<Signing_Signed> p<18> s<17> l<2:6> el<2:12>
                        n<> u<17> t<Packed_dimension> p<18> c<16> l<2:13> el<2:19>
                          n<> u<16> t<Constant_range> p<17> c<11> l<2:14> el<2:18>
                            n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:14> el<2:16>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<2:14> el<2:16>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<2:14> el<2:16>
                                  n<15> u<8> t<INT_CONST> p<9> l<2:14> el<2:16>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<2:17> el<2:18>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<2:17> el<2:18>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<2:17> el<2:18>
                                  n<0> u<12> t<INT_CONST> p<13> l<2:17> el<2:18>
                      n<> u<21> t<List_of_net_decl_assignments> p<22> c<20> l<2:20> el<2:31>
                        n<> u<20> t<Net_decl_assignment> p<21> c<19> l<2:20> el<2:31>
                          n<wire_merged> u<19> t<STRING_CONST> p<20> l<2:20> el<2:31>
        n<> u<29> t<ENDMODULE> p<30> l<3:1> el<3:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SignedWire/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SignedWire/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 1
Range                                                  1
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SignedWire/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SignedWire/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:2:1, endln:2:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SignedWire/dut.sv, line:1:1, endln:3:10
    |vpiRange:
    \_Range: , line:2:13, endln:2:19
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:19
      |vpiLeftRange:
      \_Constant: , line:2:14, endln:2:16
        |vpiParent:
        \_Range: , line:2:13, endln:2:19
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:17, endln:2:18
        |vpiParent:
        \_Range: , line:2:13, endln:2:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:1, endln:2:19
  |vpiImportTypespec:
  \_LogicNet: (work@top.wire_merged), line:2:20, endln:2:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SignedWire/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@top.wire_merged), line:2:1, endln:2:5
      |vpiParent:
      \_LogicNet: (work@top.wire_merged), line:2:20, endln:2:31
      |vpiFullName:work@top.wire_merged
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:19
    |vpiName:wire_merged
    |vpiFullName:work@top.wire_merged
    |vpiNetType:1
    |vpiSigned:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.wire_merged), line:2:20, endln:2:31
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
