Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  3 15:15:17 2022
| Host         : eugenio-HP-Pavilion-Laptop-15-eg0xxx running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 115
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 72         |
| TIMING-18 | Warning  | Missing input or output delay | 7          |
| TIMING-20 | Warning  | Non-clocked latch             | 36         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[0]_C/CLR, fir_filter_1/data_out_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[1]_C/CLR, fir_filter_1/data_out_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[2]_C/CLR, fir_filter_1/data_out_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[3]_C/CLR, fir_filter_1/data_out_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[4]_C/CLR, fir_filter_1/data_out_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[5]_C/CLR, fir_filter_1/data_out_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[6]_C/CLR, fir_filter_1/data_out_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/data_out_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/data_out_reg[7]_C/CLR, fir_filter_1/data_out_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/valid_out_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/valid_out_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell fir_filter_0/valid_out_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/valid_out_reg_C/CLR, fir_filter_1/valid_out_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[0]_C/CLR, fir_filter_2/data_out_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[1]_C/CLR, fir_filter_2/data_out_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[2]_C/CLR, fir_filter_2/data_out_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[3]_C/CLR, fir_filter_2/data_out_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[4]_C/CLR, fir_filter_2/data_out_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[5]_C/CLR, fir_filter_2/data_out_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[6]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[6]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[6]_C/CLR, fir_filter_2/data_out_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[7]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/data_out_reg[7]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/data_out_reg[7]_C/CLR, fir_filter_2/data_out_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/valid_out_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_1/valid_out_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell fir_filter_1/valid_out_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/valid_out_reg_C/CLR, fir_filter_2/valid_out_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[0]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[0]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[0]_C/CLR, fir_filter_3/data_out_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[1]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[1]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[1]_C/CLR, fir_filter_3/data_out_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[2]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[2]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[2]_C/CLR, fir_filter_3/data_out_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[3]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[3]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[3]_C/CLR, fir_filter_3/data_out_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[4]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[4]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[4]_C/CLR, fir_filter_3/data_out_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[5]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[5]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[5]_C/CLR, fir_filter_3/data_out_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[6]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[6]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[6]_C/CLR, fir_filter_3/data_out_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[7]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/data_out_reg[7]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/data_out_reg[7]_C/CLR, fir_filter_3/data_out_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/valid_out_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_2/valid_out_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell fir_filter_2/valid_out_reg_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/valid_out_reg_C/CLR, fir_filter_3/valid_out_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell fir_filter_3/valid_out_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_3/valid_out_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[0]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[0]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[0]_C/CLR, fir_filter_0/data_out_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[1]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[1]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[1]_C/CLR, fir_filter_0/data_out_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[2]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[2]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[2]_C/CLR, fir_filter_0/data_out_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[3]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[3]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[3]_C/CLR, fir_filter_0/data_out_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[4]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[4]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[4]_C/CLR, fir_filter_0/data_out_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[5]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[5]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[5]_C/CLR, fir_filter_0/data_out_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[6]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[6]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[6]_C/CLR, fir_filter_0/data_out_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[7]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/data_out_reg[7]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/data_out_reg[7]_C/CLR, fir_filter_0/data_out_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell uart_receiver_1/valid_out_reg_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fir_filter_0/valid_out_reg_C/CLR, fir_filter_0/valid_out_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sel_1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sel_2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sel_3 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on uart_txd_in relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on busy relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on uart_rxd_out relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch fir_filter_0/data_out_reg[0]_LDC cannot be properly analyzed as its control pin fir_filter_0/data_out_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch fir_filter_0/data_out_reg[1]_LDC cannot be properly analyzed as its control pin fir_filter_0/data_out_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch fir_filter_0/data_out_reg[2]_LDC cannot be properly analyzed as its control pin fir_filter_0/data_out_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch fir_filter_0/data_out_reg[3]_LDC cannot be properly analyzed as its control pin fir_filter_0/data_out_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch fir_filter_0/data_out_reg[4]_LDC cannot be properly analyzed as its control pin fir_filter_0/data_out_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch fir_filter_0/data_out_reg[5]_LDC cannot be properly analyzed as its control pin fir_filter_0/data_out_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch fir_filter_0/data_out_reg[6]_LDC cannot be properly analyzed as its control pin fir_filter_0/data_out_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch fir_filter_0/data_out_reg[7]_LDC cannot be properly analyzed as its control pin fir_filter_0/data_out_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch fir_filter_0/valid_out_reg_LDC cannot be properly analyzed as its control pin fir_filter_0/valid_out_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch fir_filter_1/data_out_reg[0]_LDC cannot be properly analyzed as its control pin fir_filter_1/data_out_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch fir_filter_1/data_out_reg[1]_LDC cannot be properly analyzed as its control pin fir_filter_1/data_out_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch fir_filter_1/data_out_reg[2]_LDC cannot be properly analyzed as its control pin fir_filter_1/data_out_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch fir_filter_1/data_out_reg[3]_LDC cannot be properly analyzed as its control pin fir_filter_1/data_out_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch fir_filter_1/data_out_reg[4]_LDC cannot be properly analyzed as its control pin fir_filter_1/data_out_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch fir_filter_1/data_out_reg[5]_LDC cannot be properly analyzed as its control pin fir_filter_1/data_out_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch fir_filter_1/data_out_reg[6]_LDC cannot be properly analyzed as its control pin fir_filter_1/data_out_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch fir_filter_1/data_out_reg[7]_LDC cannot be properly analyzed as its control pin fir_filter_1/data_out_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch fir_filter_1/valid_out_reg_LDC cannot be properly analyzed as its control pin fir_filter_1/valid_out_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch fir_filter_2/data_out_reg[0]_LDC cannot be properly analyzed as its control pin fir_filter_2/data_out_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch fir_filter_2/data_out_reg[1]_LDC cannot be properly analyzed as its control pin fir_filter_2/data_out_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch fir_filter_2/data_out_reg[2]_LDC cannot be properly analyzed as its control pin fir_filter_2/data_out_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch fir_filter_2/data_out_reg[3]_LDC cannot be properly analyzed as its control pin fir_filter_2/data_out_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch fir_filter_2/data_out_reg[4]_LDC cannot be properly analyzed as its control pin fir_filter_2/data_out_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch fir_filter_2/data_out_reg[5]_LDC cannot be properly analyzed as its control pin fir_filter_2/data_out_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch fir_filter_2/data_out_reg[6]_LDC cannot be properly analyzed as its control pin fir_filter_2/data_out_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch fir_filter_2/data_out_reg[7]_LDC cannot be properly analyzed as its control pin fir_filter_2/data_out_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch fir_filter_2/valid_out_reg_LDC cannot be properly analyzed as its control pin fir_filter_2/valid_out_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch fir_filter_3/data_out_reg[0]_LDC cannot be properly analyzed as its control pin fir_filter_3/data_out_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch fir_filter_3/data_out_reg[1]_LDC cannot be properly analyzed as its control pin fir_filter_3/data_out_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch fir_filter_3/data_out_reg[2]_LDC cannot be properly analyzed as its control pin fir_filter_3/data_out_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch fir_filter_3/data_out_reg[3]_LDC cannot be properly analyzed as its control pin fir_filter_3/data_out_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch fir_filter_3/data_out_reg[4]_LDC cannot be properly analyzed as its control pin fir_filter_3/data_out_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch fir_filter_3/data_out_reg[5]_LDC cannot be properly analyzed as its control pin fir_filter_3/data_out_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch fir_filter_3/data_out_reg[6]_LDC cannot be properly analyzed as its control pin fir_filter_3/data_out_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch fir_filter_3/data_out_reg[7]_LDC cannot be properly analyzed as its control pin fir_filter_3/data_out_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch fir_filter_3/valid_out_reg_LDC cannot be properly analyzed as its control pin fir_filter_3/valid_out_reg_LDC/G is not reached by a timing clock
Related violations: <none>


