// Seed: 1272940756
module module_0 (
    output tri1  id_0
    , id_12,
    output uwire id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output uwire id_4,
    output uwire id_5,
    input  tri   id_6,
    input  tri0  id_7,
    input  tri   id_8,
    output uwire id_9,
    input  wand  id_10
);
  logic [-1 'b0 : -1] id_13, id_14;
  assign module_1.id_1 = 0;
endmodule
module module_0 #(
    parameter id_1 = 32'd74
) (
    output tri0 id_0,
    input uwire _id_1,
    input supply1 id_2,
    input wand id_3
);
  assign id_0 = id_2;
  wire [-1 'b0 : id_1  >=  -1] id_5;
  module_1 id_6;
  ;
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_0,
      id_3
  );
endmodule
