// Seed: 302696627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_7 :
  assert property (@(negedge -1) (id_7))
  else $signed(37);
  ;
  id_8 :
  assert property (@(posedge -1 - -1'b0) id_7)
  else $unsigned(48);
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd90
) (
    input tri0 id_0,
    output wand id_1
    , id_8,
    output supply1 id_2
    , id_9,
    output logic id_3,
    input wor _id_4,
    input tri0 id_5,
    output uwire id_6
);
  assign id_8 = -1;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8
  );
  wire \id_10 ;
  logic [-1 : ~  id_4] id_11;
  always_latch @(\id_10 ) id_3 = id_5;
endmodule
