<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='867' type='bool'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='878' u='w' c='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='893' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='893' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='900' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='910' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeSPValueEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='912' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeSPValueEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='948' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='948' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_'/>
<offset>2</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='865'>/// If this is set, neither input or output denormals are flushed for most f32
  /// instructions.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='242' u='r' c='_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1366' u='w' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1726' u='w' c='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1735' u='w' c='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE'/>
