<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\impl\gwsynthesis\shinrabansho_fpga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\shinrabansho_fpga.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\shinrabansho_fpga.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Apr  5 20:41:19 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8119</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4312</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>44</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>i_clk_27MHz </td>
</tr>
<tr>
<td>2</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.666</td>
<td>6.000
<td>0.000</td>
<td>83.333</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>250.000</td>
<td>4.000
<td>0.000</td>
<td>125.000</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>12.011(MHz)</td>
<td>43</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">71.770(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-3.401</td>
<td>13</td>
</tr>
<tr>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-43.502</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
<td>core/io_bus/vc/vram_sync/n41_s0/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>42.111</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-43.338</td>
<td>core/m_inst_mod/g_bank[4].q_6_s1/Q</td>
<td>core/io_bus/vc/vram_sync/n41_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>41.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-23.508</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>21.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-23.223</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>21.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-23.223</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>21.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-23.047</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>21.300</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-17.383</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>15.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-16.904</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>15.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-16.755</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>15.364</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-16.531</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>15.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.190</td>
<td>core/io_bus/vc/r_col_table[6]_12_s0/Q</td>
<td>core/io_bus/vc/r_green_4_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>5.442</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.817</td>
<td>core/io_bus/vc/r_col_table[9]_15_s0/Q</td>
<td>core/io_bus/vc/r_green_7_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>5.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.748</td>
<td>core/io_bus/vc/r_col_table[10]_20_s0/Q</td>
<td>core/io_bus/vc/r_blue_4_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>5.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.641</td>
<td>core/io_bus/vc/r_col_table[11]_22_s0/Q</td>
<td>core/io_bus/vc/r_blue_6_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.893</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.448</td>
<td>core/io_bus/vc/r_col_table[8]_23_s0/Q</td>
<td>core/io_bus/vc/r_blue_7_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.436</td>
<td>core/io_bus/vc/r_col_table[2]_19_s0/Q</td>
<td>core/io_bus/vc/r_blue_3_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.436</td>
<td>core/io_bus/vc/r_col_table[2]_13_s0/Q</td>
<td>core/io_bus/vc/r_green_5_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.333</td>
<td>core/io_bus/vc/r_col_table[9]_0_s0/Q</td>
<td>core/io_bus/vc/r_red_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.299</td>
<td>core/io_bus/vc/r_col_table[10]_18_s0/Q</td>
<td>core/io_bus/vc/r_blue_2_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.266</td>
<td>core/io_bus/vc/r_col_table[1]_8_s0/Q</td>
<td>core/io_bus/vc/r_green_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.067</td>
<td>core/io_bus/vc/r_col_table[14]_10_s0/Q</td>
<td>core/io_bus/vc/r_green_2_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.320</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.952</td>
<td>core/io_bus/vc/r_col_table[3]_21_s0/Q</td>
<td>core/io_bus/vc/r_blue_5_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.952</td>
<td>core/io_bus/vc/r_col_table[6]_14_s0/Q</td>
<td>core/io_bus/vc/r_green_6_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.952</td>
<td>core/io_bus/vc/r_col_table[4]_5_s0/Q</td>
<td>core/io_bus/vc/r_red_5_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.922</td>
<td>core/io_bus/vc/r_col_table[15]_17_s0/Q</td>
<td>core/io_bus/vc/r_blue_1_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>4.174</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.479</td>
<td>core/io_bus/vc/r_green_3_s0/Q</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s/DI[11]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/Q</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/Q</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1/Q</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>core/io_bus/uart_rx/r_rate_counter_2_s1/Q</td>
<td>core/io_bus/uart_rx/r_rate_counter_2_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>core/io_bus/uart_rx/r_bit_counter_3_s1/Q</td>
<td>core/io_bus/uart_rx/r_bit_counter_3_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/Q</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0/Q</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/Q</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/Q</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1/Q</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/framecount_4_s0/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_4_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>core/io_bus/counter/r_ms_count_0_s0/Q</td>
<td>core/io_bus/counter/r_ms_count_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s3/Q</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s3/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1/Q</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>core/io_bus/uart_tx/r_bit_counter_1_s1/Q</td>
<td>core/io_bus/uart_tx/r_bit_counter_1_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>core/io_bus/uart_tx/r_rate_counter_3_s1/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_3_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>u_tx/gen_data.u_data/counter_reg_2_s1/Q</td>
<td>u_tx/gen_data.u_data/counter_reg_2_s1/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>core/io_bus/vc/r_line_counter_7_s0/Q</td>
<td>core/io_bus/vc/r_line_counter_7_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>u_tx/gen_data.u_data/datacount_3_s0/Q</td>
<td>u_tx/gen_data.u_data/datacount_3_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.711</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1/Q</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>24</td>
<td>0.711</td>
<td>u_tx/gen_audio.u_audio/framecount_2_s0/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_2_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.711</td>
<td>core/io_bus/vc/r_line_counter_4_s0/Q</td>
<td>core/io_bus/vc/r_line_counter_4_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>core/io_bus/vc/r_red_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1</td>
</tr>
<tr>
<td>4</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_213_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_181_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_165_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_157_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_153_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_151_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_150_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>461.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R25C13[2][A]</td>
<td style=" font-weight:bold;">core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>421.670</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][B]</td>
<td>core/m_inst_mod/o_qb_23_s14/I0</td>
</tr>
<tr>
<td>422.702</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R21C6[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>424.061</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>core/m_inst_mod/o_qb_15_s18/I3</td>
</tr>
<tr>
<td>424.687</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_15_s18/F</td>
</tr>
<tr>
<td>424.693</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>core/m_inst_mod/o_qb_15_s17/I3</td>
</tr>
<tr>
<td>425.792</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_15_s17/F</td>
</tr>
<tr>
<td>425.797</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>core/m_inst_mod/o_qb_15_s15/I3</td>
</tr>
<tr>
<td>426.619</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_15_s15/F</td>
</tr>
<tr>
<td>428.760</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>429.019</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>430.473</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>core/m_regfile_ER_RS_s517/I0</td>
</tr>
<tr>
<td>431.572</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s517/F</td>
</tr>
<tr>
<td>431.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][A]</td>
<td>core/m_regfile_ER_RS_s443/I1</td>
</tr>
<tr>
<td>431.721</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s443/O</td>
</tr>
<tr>
<td>432.535</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[3][B]</td>
<td>core/m_regfile_ER_RS_s483/I0</td>
</tr>
<tr>
<td>433.634</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s483/F</td>
</tr>
<tr>
<td>433.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>core/m_regfile_ER_init_s42/I0</td>
</tr>
<tr>
<td>434.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s42/F</td>
</tr>
<tr>
<td>435.547</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>core/w_a_17_s2/I0</td>
</tr>
<tr>
<td>436.646</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" background: #97FFFF;">core/w_a_17_s2/F</td>
</tr>
<tr>
<td>438.414</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td>core/w_a_17_s1/I3</td>
</tr>
<tr>
<td>439.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C16[3][A]</td>
<td style=" background: #97FFFF;">core/w_a_17_s1/F</td>
</tr>
<tr>
<td>440.752</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>core/w_a_17_s0/I2</td>
</tr>
<tr>
<td>441.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">core/w_a_17_s0/F</td>
</tr>
<tr>
<td>443.908</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>core/alu/n50_s6/I3</td>
</tr>
<tr>
<td>444.710</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">core/alu/n50_s6/F</td>
</tr>
<tr>
<td>445.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>core/alu/n50_s2/I1</td>
</tr>
<tr>
<td>445.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n50_s2/F</td>
</tr>
<tr>
<td>446.783</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>core/alu/w_out_9_s18/I1</td>
</tr>
<tr>
<td>447.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_9_s18/F</td>
</tr>
<tr>
<td>449.280</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>core/alu/w_out_9_s15/I0</td>
</tr>
<tr>
<td>450.379</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_9_s15/F</td>
</tr>
<tr>
<td>450.384</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td>core/alu/w_out_9_s7/I2</td>
</tr>
<tr>
<td>451.186</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_9_s7/F</td>
</tr>
<tr>
<td>451.605</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>core/alu/w_out_9_s4/I1</td>
</tr>
<tr>
<td>452.637</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_9_s4/F</td>
</tr>
<tr>
<td>453.776</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>core/alu/w_out_9_s3/I0</td>
</tr>
<tr>
<td>454.808</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_9_s3/F</td>
</tr>
<tr>
<td>457.583</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s10/I2</td>
</tr>
<tr>
<td>458.682</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s10/F</td>
</tr>
<tr>
<td>459.503</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>core/io_bus/vc/vram_sync/n41_s6/I3</td>
</tr>
<tr>
<td>460.128</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s6/F</td>
</tr>
<tr>
<td>460.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>core/io_bus/vc/vram_sync/n41_s2/I3</td>
</tr>
<tr>
<td>461.172</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s2/F</td>
</tr>
<tr>
<td>461.508</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/n41_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.350, 45.951%; route: 22.302, 52.961%; tC2Q: 0.458, 1.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>460.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].q_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>core/m_inst_mod/g_bank[4].q_6_s1/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C10[0][B]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].q_6_s1/Q</td>
</tr>
<tr>
<td>421.801</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td>core/m_inst_mod/o_qb_38_s13/I0</td>
</tr>
<tr>
<td>422.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C7[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_38_s13/F</td>
</tr>
<tr>
<td>425.014</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>core/m_inst_mod/o_qb_22_s15/I0</td>
</tr>
<tr>
<td>426.075</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_22_s15/F</td>
</tr>
<tr>
<td>426.494</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>core/m_inst_mod/o_qb_22_s13/I3</td>
</tr>
<tr>
<td>427.316</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_22_s13/F</td>
</tr>
<tr>
<td>430.767</td>
<td>3.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s2/RAD[2]</td>
</tr>
<tr>
<td>431.026</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s2/DO</td>
</tr>
<tr>
<td>432.165</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[3][A]</td>
<td>core/m_regfile_ER_RS_s424/I1</td>
</tr>
<tr>
<td>432.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s424/F</td>
</tr>
<tr>
<td>434.446</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>core/m_regfile_ER_RS_s505/I1</td>
</tr>
<tr>
<td>435.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s505/F</td>
</tr>
<tr>
<td>435.551</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>core/m_regfile_ER_init_s40/I0</td>
</tr>
<tr>
<td>436.373</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s40/F</td>
</tr>
<tr>
<td>439.992</td>
<td>3.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[3][B]</td>
<td>core/w_b_4_s2/I0</td>
</tr>
<tr>
<td>440.794</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C8[3][B]</td>
<td style=" background: #97FFFF;">core/w_b_4_s2/F</td>
</tr>
<tr>
<td>441.213</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td>core/w_b_4_s1/I0</td>
</tr>
<tr>
<td>441.839</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R14C8[3][B]</td>
<td style=" background: #97FFFF;">core/w_b_4_s1/F</td>
</tr>
<tr>
<td>443.683</td>
<td>1.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>core/w_b_4_s0/I3</td>
</tr>
<tr>
<td>444.505</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">core/w_b_4_s0/F</td>
</tr>
<tr>
<td>446.343</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td>core/alu/n198_s/I1</td>
</tr>
<tr>
<td>446.893</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n198_s/COUT</td>
</tr>
<tr>
<td>446.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td>core/alu/n197_s/CIN</td>
</tr>
<tr>
<td>446.950</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">core/alu/n197_s/COUT</td>
</tr>
<tr>
<td>446.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td>core/alu/n196_s/CIN</td>
</tr>
<tr>
<td>447.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">core/alu/n196_s/COUT</td>
</tr>
<tr>
<td>447.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][B]</td>
<td>core/alu/n195_s/CIN</td>
</tr>
<tr>
<td>447.064</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">core/alu/n195_s/COUT</td>
</tr>
<tr>
<td>447.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>core/alu/n194_s/CIN</td>
</tr>
<tr>
<td>447.121</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n194_s/COUT</td>
</tr>
<tr>
<td>447.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>core/alu/n193_s/CIN</td>
</tr>
<tr>
<td>447.178</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n193_s/COUT</td>
</tr>
<tr>
<td>447.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>core/alu/n192_s/CIN</td>
</tr>
<tr>
<td>447.235</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n192_s/COUT</td>
</tr>
<tr>
<td>447.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][B]</td>
<td>core/alu/n191_s/CIN</td>
</tr>
<tr>
<td>447.292</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">core/alu/n191_s/COUT</td>
</tr>
<tr>
<td>447.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td>core/alu/n190_s/CIN</td>
</tr>
<tr>
<td>447.349</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">core/alu/n190_s/COUT</td>
</tr>
<tr>
<td>447.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td>core/alu/n189_s/CIN</td>
</tr>
<tr>
<td>447.406</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">core/alu/n189_s/COUT</td>
</tr>
<tr>
<td>447.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][A]</td>
<td>core/alu/n188_s/CIN</td>
</tr>
<tr>
<td>447.463</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n188_s/COUT</td>
</tr>
<tr>
<td>447.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td>core/alu/n187_s/CIN</td>
</tr>
<tr>
<td>447.520</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n187_s/COUT</td>
</tr>
<tr>
<td>447.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[2][A]</td>
<td>core/alu/n186_s/CIN</td>
</tr>
<tr>
<td>447.577</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n186_s/COUT</td>
</tr>
<tr>
<td>447.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td>core/alu/n185_s/CIN</td>
</tr>
<tr>
<td>447.634</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">core/alu/n185_s/COUT</td>
</tr>
<tr>
<td>447.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>core/alu/n184_s/CIN</td>
</tr>
<tr>
<td>447.691</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">core/alu/n184_s/COUT</td>
</tr>
<tr>
<td>447.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>core/alu/n183_s/CIN</td>
</tr>
<tr>
<td>447.748</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">core/alu/n183_s/COUT</td>
</tr>
<tr>
<td>447.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][A]</td>
<td>core/alu/n182_s/CIN</td>
</tr>
<tr>
<td>447.805</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n182_s/COUT</td>
</tr>
<tr>
<td>447.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][B]</td>
<td>core/alu/n181_s/CIN</td>
</tr>
<tr>
<td>447.862</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n181_s/COUT</td>
</tr>
<tr>
<td>447.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[2][A]</td>
<td>core/alu/n180_s/CIN</td>
</tr>
<tr>
<td>447.919</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n180_s/COUT</td>
</tr>
<tr>
<td>447.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[2][B]</td>
<td>core/alu/n179_s/CIN</td>
</tr>
<tr>
<td>447.976</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">core/alu/n179_s/COUT</td>
</tr>
<tr>
<td>447.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C12[0][A]</td>
<td>core/alu/n178_s/CIN</td>
</tr>
<tr>
<td>448.033</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">core/alu/n178_s/COUT</td>
</tr>
<tr>
<td>448.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C12[0][B]</td>
<td>core/alu/n177_s/CIN</td>
</tr>
<tr>
<td>448.090</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">core/alu/n177_s/COUT</td>
</tr>
<tr>
<td>448.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C12[1][A]</td>
<td>core/alu/n176_s/CIN</td>
</tr>
<tr>
<td>448.147</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n176_s/COUT</td>
</tr>
<tr>
<td>448.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C12[1][B]</td>
<td>core/alu/n175_s/CIN</td>
</tr>
<tr>
<td>448.204</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n175_s/COUT</td>
</tr>
<tr>
<td>448.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C12[2][A]</td>
<td>core/alu/n174_s/CIN</td>
</tr>
<tr>
<td>448.261</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n174_s/COUT</td>
</tr>
<tr>
<td>448.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C12[2][B]</td>
<td>core/alu/n173_s/CIN</td>
</tr>
<tr>
<td>448.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">core/alu/n173_s/COUT</td>
</tr>
<tr>
<td>448.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][A]</td>
<td>core/alu/n172_s/CIN</td>
</tr>
<tr>
<td>448.846</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">core/alu/n172_s/SUM</td>
</tr>
<tr>
<td>449.265</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>core/w_pc_fetching_30_s24/I2</td>
</tr>
<tr>
<td>450.087</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s24/F</td>
</tr>
<tr>
<td>451.540</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>core/w_pc_fetching_30_s11/I3</td>
</tr>
<tr>
<td>452.572</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s11/F</td>
</tr>
<tr>
<td>452.578</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>core/w_pc_fetching_30_s7/I3</td>
</tr>
<tr>
<td>453.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s7/F</td>
</tr>
<tr>
<td>455.404</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>core/io_bus/if_vdata_in.valid_0_s3/I0</td>
</tr>
<tr>
<td>456.436</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s3/F</td>
</tr>
<tr>
<td>456.958</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>core/io_bus/if_vdata_in.valid_0_s2/I3</td>
</tr>
<tr>
<td>458.057</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s2/F</td>
</tr>
<tr>
<td>458.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>core/io_bus/if_vdata_in.valid_0_s1/I2</td>
</tr>
<tr>
<td>458.688</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s1/F</td>
</tr>
<tr>
<td>460.362</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>core/io_bus/if_vdata_in.valid_0_s4/I2</td>
</tr>
<tr>
<td>460.988</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s4/F</td>
</tr>
<tr>
<td>460.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/n41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.006, 40.890%; route: 24.126, 58.008%; tC2Q: 0.458, 1.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>441.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R25C13[2][A]</td>
<td style=" font-weight:bold;">core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>421.670</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][B]</td>
<td>core/m_inst_mod/o_qb_23_s14/I0</td>
</tr>
<tr>
<td>422.702</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R21C6[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>424.718</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>core/m_inst_mod/o_qb_8_s20/I3</td>
</tr>
<tr>
<td>425.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s20/F</td>
</tr>
<tr>
<td>425.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td>core/m_inst_mod/o_qb_8_s19/I3</td>
</tr>
<tr>
<td>426.381</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s19/F</td>
</tr>
<tr>
<td>426.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>core/m_inst_mod/o_qb_8_s17/I3</td>
</tr>
<tr>
<td>427.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>90</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s17/F</td>
</tr>
<tr>
<td>430.964</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I2</td>
</tr>
<tr>
<td>432.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>433.517</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>434.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>435.585</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>436.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>441.158</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.809, 31.290%; route: 14.493, 66.604%; tC2Q: 0.458, 2.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>440.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R25C13[2][A]</td>
<td style=" font-weight:bold;">core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>421.670</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][B]</td>
<td>core/m_inst_mod/o_qb_23_s14/I0</td>
</tr>
<tr>
<td>422.702</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R21C6[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>424.718</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>core/m_inst_mod/o_qb_8_s20/I3</td>
</tr>
<tr>
<td>425.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s20/F</td>
</tr>
<tr>
<td>425.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td>core/m_inst_mod/o_qb_8_s19/I3</td>
</tr>
<tr>
<td>426.381</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s19/F</td>
</tr>
<tr>
<td>426.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>core/m_inst_mod/o_qb_8_s17/I3</td>
</tr>
<tr>
<td>427.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>90</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s17/F</td>
</tr>
<tr>
<td>430.964</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I2</td>
</tr>
<tr>
<td>432.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>433.517</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>434.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>435.585</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>436.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>440.873</td>
<td>4.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_2_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.809, 31.706%; route: 14.208, 66.160%; tC2Q: 0.458, 2.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>440.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R25C13[2][A]</td>
<td style=" font-weight:bold;">core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>421.670</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][B]</td>
<td>core/m_inst_mod/o_qb_23_s14/I0</td>
</tr>
<tr>
<td>422.702</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R21C6[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>424.718</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>core/m_inst_mod/o_qb_8_s20/I3</td>
</tr>
<tr>
<td>425.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s20/F</td>
</tr>
<tr>
<td>425.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td>core/m_inst_mod/o_qb_8_s19/I3</td>
</tr>
<tr>
<td>426.381</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s19/F</td>
</tr>
<tr>
<td>426.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>core/m_inst_mod/o_qb_8_s17/I3</td>
</tr>
<tr>
<td>427.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>90</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s17/F</td>
</tr>
<tr>
<td>430.964</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I2</td>
</tr>
<tr>
<td>432.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>433.517</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>434.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>435.585</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>436.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>440.873</td>
<td>4.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.809, 31.706%; route: 14.208, 66.160%; tC2Q: 0.458, 2.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>440.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R25C13[2][A]</td>
<td style=" font-weight:bold;">core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>421.670</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][B]</td>
<td>core/m_inst_mod/o_qb_23_s14/I0</td>
</tr>
<tr>
<td>422.702</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R21C6[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>424.718</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>core/m_inst_mod/o_qb_8_s20/I3</td>
</tr>
<tr>
<td>425.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s20/F</td>
</tr>
<tr>
<td>425.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td>core/m_inst_mod/o_qb_8_s19/I3</td>
</tr>
<tr>
<td>426.381</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s19/F</td>
</tr>
<tr>
<td>426.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>core/m_inst_mod/o_qb_8_s17/I3</td>
</tr>
<tr>
<td>427.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>90</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s17/F</td>
</tr>
<tr>
<td>430.964</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I2</td>
</tr>
<tr>
<td>432.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>433.517</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>434.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>435.585</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>436.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>440.697</td>
<td>4.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_3_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.809, 31.967%; route: 14.032, 65.881%; tC2Q: 0.458, 2.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>435.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R25C13[2][A]</td>
<td style=" font-weight:bold;">core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>421.670</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][B]</td>
<td>core/m_inst_mod/o_qb_23_s14/I0</td>
</tr>
<tr>
<td>422.702</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R21C6[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>424.718</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>core/m_inst_mod/o_qb_8_s20/I3</td>
</tr>
<tr>
<td>425.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s20/F</td>
</tr>
<tr>
<td>425.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td>core/m_inst_mod/o_qb_8_s19/I3</td>
</tr>
<tr>
<td>426.381</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s19/F</td>
</tr>
<tr>
<td>426.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>core/m_inst_mod/o_qb_8_s17/I3</td>
</tr>
<tr>
<td>427.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>90</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s17/F</td>
</tr>
<tr>
<td>430.991</td>
<td>3.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C37</td>
<td>core/m_regfile_m_regfile_1_0_s2/AD[0]</td>
</tr>
<tr>
<td>431.250</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_0_s2/DO[3]</td>
</tr>
<tr>
<td>432.710</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[3][A]</td>
<td>core/m_regfile_DOL_3_G[0]_s6/I1</td>
</tr>
<tr>
<td>433.771</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C33[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_3_G[0]_s6/F</td>
</tr>
<tr>
<td>435.390</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_3_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.109, 31.948%; route: 10.425, 65.186%; tC2Q: 0.458, 2.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R25C13[2][A]</td>
<td style=" font-weight:bold;">core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>421.670</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][B]</td>
<td>core/m_inst_mod/o_qb_23_s14/I0</td>
</tr>
<tr>
<td>422.702</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R21C6[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>424.718</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>core/m_inst_mod/o_qb_8_s20/I3</td>
</tr>
<tr>
<td>425.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s20/F</td>
</tr>
<tr>
<td>425.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td>core/m_inst_mod/o_qb_8_s19/I3</td>
</tr>
<tr>
<td>426.381</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s19/F</td>
</tr>
<tr>
<td>426.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>core/m_inst_mod/o_qb_8_s17/I3</td>
</tr>
<tr>
<td>427.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>90</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s17/F</td>
</tr>
<tr>
<td>430.991</td>
<td>3.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C37</td>
<td>core/m_regfile_m_regfile_1_0_s2/AD[0]</td>
</tr>
<tr>
<td>431.250</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_0_s2/DO[2]</td>
</tr>
<tr>
<td>432.225</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>core/m_regfile_DOL_2_G[0]_s6/I1</td>
</tr>
<tr>
<td>433.286</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_2_G[0]_s6/F</td>
</tr>
<tr>
<td>434.911</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_2_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.109, 32.934%; route: 9.946, 64.112%; tC2Q: 0.458, 2.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R25C13[2][A]</td>
<td style=" font-weight:bold;">core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>421.670</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][B]</td>
<td>core/m_inst_mod/o_qb_23_s14/I0</td>
</tr>
<tr>
<td>422.702</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R21C6[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>424.718</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>core/m_inst_mod/o_qb_8_s20/I3</td>
</tr>
<tr>
<td>425.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s20/F</td>
</tr>
<tr>
<td>425.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td>core/m_inst_mod/o_qb_8_s19/I3</td>
</tr>
<tr>
<td>426.381</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s19/F</td>
</tr>
<tr>
<td>426.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>core/m_inst_mod/o_qb_8_s17/I3</td>
</tr>
<tr>
<td>427.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>90</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s17/F</td>
</tr>
<tr>
<td>430.991</td>
<td>3.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C37</td>
<td>core/m_regfile_m_regfile_1_0_s2/AD[0]</td>
</tr>
<tr>
<td>431.250</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_0_s2/DO[1]</td>
</tr>
<tr>
<td>432.390</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>core/m_regfile_DOL_1_G[0]_s6/I1</td>
</tr>
<tr>
<td>433.192</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_1_G[0]_s6/F</td>
</tr>
<tr>
<td>434.761</td>
<td>1.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_1_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.850, 31.569%; route: 10.055, 65.448%; tC2Q: 0.458, 2.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R25C13[2][A]</td>
<td style=" font-weight:bold;">core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>421.670</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][B]</td>
<td>core/m_inst_mod/o_qb_23_s14/I0</td>
</tr>
<tr>
<td>422.702</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R21C6[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>424.718</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>core/m_inst_mod/o_qb_8_s20/I3</td>
</tr>
<tr>
<td>425.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s20/F</td>
</tr>
<tr>
<td>425.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td>core/m_inst_mod/o_qb_8_s19/I3</td>
</tr>
<tr>
<td>426.381</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s19/F</td>
</tr>
<tr>
<td>426.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>core/m_inst_mod/o_qb_8_s17/I3</td>
</tr>
<tr>
<td>427.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>90</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_8_s17/F</td>
</tr>
<tr>
<td>430.991</td>
<td>3.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C37</td>
<td>core/m_regfile_m_regfile_1_0_s2/AD[0]</td>
</tr>
<tr>
<td>431.250</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_0_s2/DO[0]</td>
</tr>
<tr>
<td>432.390</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>core/m_regfile_DOL_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>433.015</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_0_G[0]_s6/F</td>
</tr>
<tr>
<td>434.538</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_0_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.673, 30.865%; route: 10.009, 66.107%; tC2Q: 0.458, 3.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>424.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[6]_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>core/io_bus/vc/r_col_table[6]_12_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[6]_12_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>core/io_bus/vc/w_draw_green_4_s38/I0</td>
</tr>
<tr>
<td>421.481</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_4_s38/F</td>
</tr>
<tr>
<td>421.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>core/io_bus/vc/w_draw_green_4_s32/I1</td>
</tr>
<tr>
<td>421.630</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_4_s32/O</td>
</tr>
<tr>
<td>421.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>core/io_bus/vc/w_draw_green_4_s27/I1</td>
</tr>
<tr>
<td>421.793</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_4_s27/O</td>
</tr>
<tr>
<td>423.741</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>core/io_bus/vc/n2059_s3/I0</td>
</tr>
<tr>
<td>424.840</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2059_s3/F</td>
</tr>
<tr>
<td>424.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>core/io_bus/vc/r_green_4_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_4_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>core/io_bus/vc/r_green_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.233, 41.033%; route: 2.751, 50.545%; tC2Q: 0.458, 8.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>424.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[9]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>core/io_bus/vc/r_col_table[9]_15_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[9]_15_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>core/io_bus/vc/w_draw_green_7_s39/I1</td>
</tr>
<tr>
<td>421.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s39/F</td>
</tr>
<tr>
<td>421.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>core/io_bus/vc/w_draw_green_7_s33/I0</td>
</tr>
<tr>
<td>421.907</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s33/O</td>
</tr>
<tr>
<td>421.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>core/io_bus/vc/w_draw_green_7_s28/I0</td>
</tr>
<tr>
<td>422.070</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s28/O</td>
</tr>
<tr>
<td>423.368</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>core/io_bus/vc/n2056_s3/I1</td>
</tr>
<tr>
<td>424.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2056_s3/F</td>
</tr>
<tr>
<td>424.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>core/io_bus/vc/r_green_7_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_7_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>core/io_bus/vc/r_green_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.510, 49.508%; route: 2.102, 41.451%; tC2Q: 0.458, 9.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>424.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[10]_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>core/io_bus/vc/r_col_table[10]_20_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[10]_20_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>core/io_bus/vc/w_draw_blue_4_s40/I0</td>
</tr>
<tr>
<td>421.481</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_4_s40/F</td>
</tr>
<tr>
<td>421.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][A]</td>
<td>core/io_bus/vc/w_draw_blue_4_s33/I1</td>
</tr>
<tr>
<td>421.630</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_4_s33/O</td>
</tr>
<tr>
<td>421.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>core/io_bus/vc/w_draw_blue_4_s28/I0</td>
</tr>
<tr>
<td>421.793</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_4_s28/O</td>
</tr>
<tr>
<td>423.576</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>core/io_bus/vc/n2067_s3/I1</td>
</tr>
<tr>
<td>424.398</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2067_s3/F</td>
</tr>
<tr>
<td>424.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>core/io_bus/vc/r_blue_4_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_4_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>core/io_bus/vc/r_blue_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.956, 39.117%; route: 2.586, 51.717%; tC2Q: 0.458, 9.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>424.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[11]_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>core/io_bus/vc/r_col_table[11]_22_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[11]_22_s0/Q</td>
</tr>
<tr>
<td>420.274</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td>core/io_bus/vc/w_draw_blue_6_s40/I1</td>
</tr>
<tr>
<td>421.373</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_6_s40/F</td>
</tr>
<tr>
<td>421.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][A]</td>
<td>core/io_bus/vc/w_draw_blue_6_s33/I1</td>
</tr>
<tr>
<td>421.522</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_6_s33/O</td>
</tr>
<tr>
<td>421.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>core/io_bus/vc/w_draw_blue_6_s28/I0</td>
</tr>
<tr>
<td>421.685</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_6_s28/O</td>
</tr>
<tr>
<td>423.469</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>core/io_bus/vc/n2065_s3/I1</td>
</tr>
<tr>
<td>424.290</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2065_s3/F</td>
</tr>
<tr>
<td>424.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>core/io_bus/vc/r_blue_6_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_6_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>core/io_bus/vc/r_blue_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.233, 45.637%; route: 2.202, 44.996%; tC2Q: 0.458, 9.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>424.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[8]_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>core/io_bus/vc/r_col_table[8]_23_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[8]_23_s0/Q</td>
</tr>
<tr>
<td>420.345</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[3][A]</td>
<td>core/io_bus/vc/w_draw_blue_7_s39/I0</td>
</tr>
<tr>
<td>421.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_7_s39/F</td>
</tr>
<tr>
<td>421.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[3][A]</td>
<td>core/io_bus/vc/w_draw_blue_7_s33/I0</td>
</tr>
<tr>
<td>421.526</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_7_s33/O</td>
</tr>
<tr>
<td>421.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][B]</td>
<td>core/io_bus/vc/w_draw_blue_7_s28/I0</td>
</tr>
<tr>
<td>421.689</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_7_s28/O</td>
</tr>
<tr>
<td>423.472</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>core/io_bus/vc/n2064_s3/I1</td>
</tr>
<tr>
<td>424.098</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2064_s3/F</td>
</tr>
<tr>
<td>424.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>core/io_bus/vc/r_blue_7_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_7_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>core/io_bus/vc/r_blue_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.970, 41.914%; route: 2.272, 48.334%; tC2Q: 0.458, 9.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>424.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[2]_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>core/io_bus/vc/r_col_table[2]_19_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[2]_19_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][B]</td>
<td>core/io_bus/vc/w_draw_blue_3_s36/I0</td>
</tr>
<tr>
<td>421.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_3_s36/F</td>
</tr>
<tr>
<td>421.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>core/io_bus/vc/w_draw_blue_3_s31/I1</td>
</tr>
<tr>
<td>421.907</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_3_s31/O</td>
</tr>
<tr>
<td>421.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>core/io_bus/vc/w_draw_blue_3_s27/I0</td>
</tr>
<tr>
<td>422.070</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_3_s27/O</td>
</tr>
<tr>
<td>423.054</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>core/io_bus/vc/n2068_s3/I0</td>
</tr>
<tr>
<td>424.086</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2068_s3/F</td>
</tr>
<tr>
<td>424.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>core/io_bus/vc/r_blue_3_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_3_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>core/io_bus/vc/r_blue_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 52.106%; route: 1.787, 38.118%; tC2Q: 0.458, 9.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>424.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[2]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>core/io_bus/vc/r_col_table[2]_13_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[2]_13_s0/Q</td>
</tr>
<tr>
<td>420.345</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>core/io_bus/vc/w_draw_green_5_s36/I0</td>
</tr>
<tr>
<td>421.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_5_s36/F</td>
</tr>
<tr>
<td>421.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>core/io_bus/vc/w_draw_green_5_s31/I1</td>
</tr>
<tr>
<td>421.593</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_5_s31/O</td>
</tr>
<tr>
<td>421.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>core/io_bus/vc/w_draw_green_5_s27/I0</td>
</tr>
<tr>
<td>421.756</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_5_s27/O</td>
</tr>
<tr>
<td>423.054</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>core/io_bus/vc/n2058_s3/I0</td>
</tr>
<tr>
<td>424.086</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2058_s3/F</td>
</tr>
<tr>
<td>424.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>core/io_bus/vc/r_green_5_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_5_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>core/io_bus/vc/r_green_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 52.106%; route: 1.787, 38.118%; tC2Q: 0.458, 9.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>423.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[9]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_red_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>core/io_bus/vc/r_col_table[9]_0_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[9]_0_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>core/io_bus/vc/w_draw_red_0_s39/I1</td>
</tr>
<tr>
<td>421.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_0_s39/F</td>
</tr>
<tr>
<td>421.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>core/io_bus/vc/w_draw_red_0_s33/I0</td>
</tr>
<tr>
<td>421.907</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_0_s33/O</td>
</tr>
<tr>
<td>421.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>core/io_bus/vc/w_draw_red_0_s28/I0</td>
</tr>
<tr>
<td>422.070</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_0_s28/O</td>
</tr>
<tr>
<td>422.884</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>core/io_bus/vc/n2055_s3/I1</td>
</tr>
<tr>
<td>423.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2055_s3/F</td>
</tr>
<tr>
<td>423.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_red_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>core/io_bus/vc/r_red_0_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_red_0_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>core/io_bus/vc/r_red_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.510, 54.740%; route: 1.617, 35.264%; tC2Q: 0.458, 9.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>423.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[10]_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>core/io_bus/vc/r_col_table[10]_18_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[10]_18_s0/Q</td>
</tr>
<tr>
<td>420.675</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>core/io_bus/vc/w_draw_blue_2_s40/I0</td>
</tr>
<tr>
<td>421.707</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_2_s40/F</td>
</tr>
<tr>
<td>421.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>core/io_bus/vc/w_draw_blue_2_s33/I1</td>
</tr>
<tr>
<td>421.856</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_2_s33/O</td>
</tr>
<tr>
<td>421.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>core/io_bus/vc/w_draw_blue_2_s28/I0</td>
</tr>
<tr>
<td>422.019</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_2_s28/O</td>
</tr>
<tr>
<td>422.850</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>core/io_bus/vc/n2069_s3/I1</td>
</tr>
<tr>
<td>423.949</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2069_s3/F</td>
</tr>
<tr>
<td>423.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>core/io_bus/vc/r_blue_2_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_2_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>core/io_bus/vc/r_blue_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 53.677%; route: 1.650, 36.252%; tC2Q: 0.458, 10.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>423.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[1]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td>core/io_bus/vc/r_col_table[1]_8_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[1]_8_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>core/io_bus/vc/w_draw_green_0_s35/I1</td>
</tr>
<tr>
<td>421.691</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_0_s35/F</td>
</tr>
<tr>
<td>421.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>core/io_bus/vc/w_draw_green_0_s31/I0</td>
</tr>
<tr>
<td>421.840</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_0_s31/O</td>
</tr>
<tr>
<td>421.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[2][B]</td>
<td>core/io_bus/vc/w_draw_green_0_s27/I0</td>
</tr>
<tr>
<td>422.003</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C28[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_0_s27/O</td>
</tr>
<tr>
<td>422.817</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>core/io_bus/vc/n2063_s3/I0</td>
</tr>
<tr>
<td>423.916</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2063_s3/F</td>
</tr>
<tr>
<td>423.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>core/io_bus/vc/r_green_0_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_0_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>core/io_bus/vc/r_green_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 54.069%; route: 1.617, 35.787%; tC2Q: 0.458, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>423.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[14]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td>core/io_bus/vc/r_col_table[14]_10_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[14]_10_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[2][B]</td>
<td>core/io_bus/vc/w_draw_green_2_s42/I0</td>
</tr>
<tr>
<td>421.481</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C31[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s42/F</td>
</tr>
<tr>
<td>421.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[2][A]</td>
<td>core/io_bus/vc/w_draw_green_2_s34/I1</td>
</tr>
<tr>
<td>421.630</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C31[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s34/O</td>
</tr>
<tr>
<td>421.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[2][B]</td>
<td>core/io_bus/vc/w_draw_green_2_s28/I1</td>
</tr>
<tr>
<td>421.793</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C31[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s28/O</td>
</tr>
<tr>
<td>423.091</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>core/io_bus/vc/n2061_s3/I1</td>
</tr>
<tr>
<td>423.717</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2061_s3/F</td>
</tr>
<tr>
<td>423.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>core/io_bus/vc/r_green_2_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_2_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>core/io_bus/vc/r_green_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.760, 40.742%; route: 2.102, 48.648%; tC2Q: 0.458, 10.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>423.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[3]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>core/io_bus/vc/r_col_table[3]_21_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[3]_21_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>core/io_bus/vc/w_draw_blue_5_s36/I1</td>
</tr>
<tr>
<td>421.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_5_s36/F</td>
</tr>
<tr>
<td>421.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>core/io_bus/vc/w_draw_blue_5_s31/I1</td>
</tr>
<tr>
<td>421.907</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_5_s31/O</td>
</tr>
<tr>
<td>421.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>core/io_bus/vc/w_draw_blue_5_s27/I0</td>
</tr>
<tr>
<td>422.070</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_5_s27/O</td>
</tr>
<tr>
<td>422.570</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>core/io_bus/vc/n2066_s3/I0</td>
</tr>
<tr>
<td>423.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2066_s3/F</td>
</tr>
<tr>
<td>423.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>core/io_bus/vc/r_blue_5_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_5_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>core/io_bus/vc/r_blue_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 58.112%; route: 1.303, 30.986%; tC2Q: 0.458, 10.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>423.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[6]_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>core/io_bus/vc/r_col_table[6]_14_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[6]_14_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>core/io_bus/vc/w_draw_green_6_s38/I0</td>
</tr>
<tr>
<td>421.691</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_6_s38/F</td>
</tr>
<tr>
<td>421.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>core/io_bus/vc/w_draw_green_6_s32/I1</td>
</tr>
<tr>
<td>421.840</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_6_s32/O</td>
</tr>
<tr>
<td>421.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>core/io_bus/vc/w_draw_green_6_s27/I1</td>
</tr>
<tr>
<td>422.003</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_6_s27/O</td>
</tr>
<tr>
<td>422.503</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>core/io_bus/vc/n2057_s3/I0</td>
</tr>
<tr>
<td>423.602</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2057_s3/F</td>
</tr>
<tr>
<td>423.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>core/io_bus/vc/r_green_6_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_6_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>core/io_bus/vc/r_green_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 58.112%; route: 1.303, 30.986%; tC2Q: 0.458, 10.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>423.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[4]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_red_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td>core/io_bus/vc/r_col_table[4]_5_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[4]_5_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>core/io_bus/vc/w_draw_red_5_s37/I0</td>
</tr>
<tr>
<td>421.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_5_s37/F</td>
</tr>
<tr>
<td>421.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>core/io_bus/vc/w_draw_red_5_s32/I0</td>
</tr>
<tr>
<td>421.907</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_5_s32/O</td>
</tr>
<tr>
<td>421.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>core/io_bus/vc/w_draw_red_5_s27/I1</td>
</tr>
<tr>
<td>422.070</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_5_s27/O</td>
</tr>
<tr>
<td>422.570</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>core/io_bus/vc/n2050_s3/I0</td>
</tr>
<tr>
<td>423.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2050_s3/F</td>
</tr>
<tr>
<td>423.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_red_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>core/io_bus/vc/r_red_5_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_red_5_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>core/io_bus/vc/r_red_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 58.112%; route: 1.303, 30.986%; tC2Q: 0.458, 10.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>423.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[15]_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>core/io_bus/vc/r_col_table[15]_17_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[15]_17_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>core/io_bus/vc/w_draw_blue_1_s42/I1</td>
</tr>
<tr>
<td>421.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_1_s42/F</td>
</tr>
<tr>
<td>421.720</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>core/io_bus/vc/w_draw_blue_1_s34/I1</td>
</tr>
<tr>
<td>421.870</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_1_s34/O</td>
</tr>
<tr>
<td>421.870</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>core/io_bus/vc/w_draw_blue_1_s28/I1</td>
</tr>
<tr>
<td>422.047</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_1_s28/O</td>
</tr>
<tr>
<td>422.473</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>core/io_bus/vc/n2070_s3/I1</td>
</tr>
<tr>
<td>423.572</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2070_s3/F</td>
</tr>
<tr>
<td>423.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>core/io_bus/vc/r_blue_1_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_1_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>core/io_bus/vc/r_blue_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.487, 59.581%; route: 1.229, 29.439%; tC2Q: 0.458, 10.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_green_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>core/io_bus/vc/r_green_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_3_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.599</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_vram_write_ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_vram_write_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_vram_write_ready_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td>core/io_bus/vc/n1667_s1/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n1667_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_vram_write_ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C24[0][A]</td>
<td>core/io_bus/vc/r_vram_write_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/counter/r_ms_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/counter/r_ms_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>core/io_bus/counter/n328_s2/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/counter/n328_s2/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>core/io_bus/counter/r_ms_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_1_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>core/io_bus/uart_rx/n152_s4/I3</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n152_s4/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_rate_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_rate_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_2_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_2_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>core/io_bus/uart_rx/n151_s3/I2</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n151_s3/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_bit_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_bit_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_3_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_3_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>core/io_bus/uart_rx/n154_s2/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n154_s2/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_3_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C40[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/pr_bit_reg_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/n435_s11/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n435_s11/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/pr_bit_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C41[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/pl_bit_reg_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/n433_s13/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n433_s13/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/pl_bit_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C45[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/n9_s3/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/u_fifo/n9_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C45[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/n6_s4/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/u_fifo/n6_s4/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/bytecounter_reg_2_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/n13_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n13_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/bytecounter_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_4_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/n43_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n43_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/counter/r_ms_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/counter/r_ms_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>core/io_bus/counter/r_ms_count_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_count_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>core/io_bus/counter/n295_s2/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/counter/n295_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>core/io_bus/counter/r_ms_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>core/io_bus/counter/r_ms_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s3/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_0_s3/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>core/io_bus/uart_rx/n157_s4/I2</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n157_s4/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s3/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_0_s3/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][A]</td>
<td>core/io_bus/uart_tx/n127_s6/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C23[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n127_s6/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C23[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_0_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td>core/io_bus/uart_tx/n23_s2/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n23_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C23[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_bit_counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_bit_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_1_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_1_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td>core/io_bus/uart_tx/n22_s2/I1</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n22_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_1_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C23[1][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_3_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_3_s1/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td>core/io_bus/uart_tx/n124_s3/I2</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n124_s3/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_3_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C23[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_data.u_data/counter_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_data.u_data/counter_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_tx/gen_data.u_data/counter_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_data.u_data/counter_reg_2_s1/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_tx/gen_data.u_data/n51_s1/I2</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_data.u_data/n51_s1/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_data.u_data/counter_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_tx/gen_data.u_data/counter_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_tx/gen_data.u_data/counter_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C40[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_7_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/n40_s2/I1</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n40_s2/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_line_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_line_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>core/io_bus/vc/r_line_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C28[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_line_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>core/io_bus/vc/n1923_s2/I2</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n1923_s2/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_line_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>core/io_bus/vc/r_line_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>core/io_bus/vc/r_line_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_data.u_data/datacount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_data.u_data/datacount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>u_tx/gen_data.u_data/datacount_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_data.u_data/datacount_3_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>u_tx/gen_data.u_data/n95_s2/I0</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_data.u_data/n95_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_data.u_data/datacount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>u_tx/gen_data.u_data/datacount_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>u_tx/gen_data.u_data/datacount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/n12_s8/I0</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/u_fifo/n12_s8/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_2_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_tx/gen_audio.u_audio/n45_s2/I2</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n45_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_line_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_line_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>core/io_bus/vc/r_line_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R3C27[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_line_counter_4_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>core/io_bus/vc/n1926_s2/I3</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n1926_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_line_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>core/io_bus/vc/r_line_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>core/io_bus/vc/r_line_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core/io_bus/vc/r_red_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>core/io_bus/vc/r_red_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>core/io_bus/vc/r_red_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_audio.u_audio/bytecounter_reg_2_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_213_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_213_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_213_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_181_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_181_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_181_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_165_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_165_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_165_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_157_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_157_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_157_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_153_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_153_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_153_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_151_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_151_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_151_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_150_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_150_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_150_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>823</td>
<td>i_clk</td>
<td>-43.502</td>
<td>0.262</td>
</tr>
<tr>
<td>671</td>
<td>i_clk_dvi</td>
<td>-0.465</td>
<td>0.257</td>
</tr>
<tr>
<td>326</td>
<td>dataenable_sig</td>
<td>0.354</td>
<td>3.719</td>
</tr>
<tr>
<td>192</td>
<td>w_draw_data_0_18</td>
<td>0.654</td>
<td>2.342</td>
</tr>
<tr>
<td>113</td>
<td>o_qb[10]</td>
<td>-20.869</td>
<td>3.817</td>
</tr>
<tr>
<td>111</td>
<td>o_qb[11]</td>
<td>-20.106</td>
<td>3.864</td>
</tr>
<tr>
<td>97</td>
<td>m_regfile_ER_init_198</td>
<td>-23.508</td>
<td>4.752</td>
</tr>
<tr>
<td>96</td>
<td>w_draw_data_1_18</td>
<td>-0.145</td>
<td>5.223</td>
</tr>
<tr>
<td>91</td>
<td>r_pc_fetched[0]</td>
<td>-42.495</td>
<td>2.523</td>
</tr>
<tr>
<td>90</td>
<td>o_qb[8]</td>
<td>-23.508</td>
<td>3.538</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C24</td>
<td>91.67%</td>
</tr>
<tr>
<td>R17C27</td>
<td>88.89%</td>
</tr>
<tr>
<td>R17C29</td>
<td>87.50%</td>
</tr>
<tr>
<td>R3C25</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C40</td>
<td>86.11%</td>
</tr>
<tr>
<td>R8C31</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C28</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C26</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C30</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C31</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {i_clk_27MHz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
