GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER_TOP.v'
Analyzing included file 'top_define.vh'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER_TOP.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER_TOP.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER_TOP.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\static_macro_define.vh'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER_TOP.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER_TOP.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER_TOP.v":2)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER.vp'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER.vp":478)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER.vp":478)
Compiling module 'I2C_MASTER_ip_Top'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER_TOP.v":4)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER.vp":478)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER.vp":478)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\I2CMASTER\data\I2C_MASTER.vp":478)
NOTE  (EX0101) : Current top module is "I2C_MASTER_ip_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\FPGA\TangNano-9K\fpga_project_riscv\src\ip\i2c_master\temp\I2C_MASTER\i2c_master_ip.vg" completed
Generate template file "D:\FPGA\TangNano-9K\fpga_project_riscv\src\ip\i2c_master\temp\I2C_MASTER\i2c_master_ip_tmp.v" completed
[100%] Generate report file "D:\FPGA\TangNano-9K\fpga_project_riscv\src\ip\i2c_master\temp\I2C_MASTER\i2c_master_ip_syn.rpt.html" completed
GowinSynthesis finish
