Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 23 08:34:01 2023
| Host         : DESKTOP-A2QVG51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file modulator_wrapper_timing_summary_routed.rpt -pb modulator_wrapper_timing_summary_routed.pb -rpx modulator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : modulator_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.273        0.000                      0                  227        0.213        0.000                      0                  227        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p               3.273        0.000                      0                  227        0.213        0.000                      0                  227        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 pwmmodulator/sine/sine_s_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 3.974ns (59.747%)  route 2.677ns (40.253%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.842     5.605    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.059 f  pwmmodulator/sine/sine_s_reg/DOADO[2]
                         net (fo=4, routed)           1.037     9.096    pwmmodulator/sine/DOADO[2]
    SLICE_X105Y41        LUT2 (Prop_lut2_I1_O)        0.124     9.220 r  pwmmodulator/sine/gtOp_carry_i_7/O
                         net (fo=1, routed)           0.000     9.220    pwmmodulator/pwmmodule/S[1]
    SLICE_X105Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.770 r  pwmmodulator/pwmmodule/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.770    pwmmodulator/pwmmodule/gtOp_carry_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.927 r  pwmmodulator/pwmmodule/gtOp_carry__0/CO[1]
                         net (fo=3, routed)           0.972    10.899    pwmmodulator/pwmmodule/CO[0]
    SLICE_X105Y39        LUT3 (Prop_lut3_I0_O)        0.357    11.256 r  pwmmodulator/pwmmodule/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.669    11.924    pwmmodulator/pwmmodule/fsm_ce/FSM_sequential_state_reg[0]_0
    SLICE_X105Y39        LUT6 (Prop_lut6_I0_O)        0.332    12.256 r  pwmmodulator/pwmmodule/fsm_ce/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.256    pwmmodulator/pwmmodule/fsm_ce_n_4
    SLICE_X105Y39        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.621    15.104    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.431    15.535    
                         clock uncertainty           -0.035    15.500    
    SLICE_X105Y39        FDRE (Setup_fdre_C_D)        0.029    15.529    pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 pwmmodulator/sine/sine_s_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 3.738ns (62.111%)  route 2.280ns (37.889%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.842     5.605    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.059 f  pwmmodulator/sine/sine_s_reg/DOADO[2]
                         net (fo=4, routed)           1.037     9.096    pwmmodulator/sine/DOADO[2]
    SLICE_X105Y41        LUT2 (Prop_lut2_I1_O)        0.124     9.220 r  pwmmodulator/sine/gtOp_carry_i_7/O
                         net (fo=1, routed)           0.000     9.220    pwmmodulator/pwmmodule/S[1]
    SLICE_X105Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.770 r  pwmmodulator/pwmmodule/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.770    pwmmodulator/pwmmodule/gtOp_carry_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.927 r  pwmmodulator/pwmmodule/gtOp_carry__0/CO[1]
                         net (fo=3, routed)           0.818    10.745    pwmmodulator/sine/CO[0]
    SLICE_X104Y40        LUT6 (Prop_lut6_I3_O)        0.329    11.074 r  pwmmodulator/sine/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.426    11.499    pwmmodulator/pwmmodule/fsm_ce/FSM_sequential_state_reg[0]
    SLICE_X104Y39        LUT6 (Prop_lut6_I3_O)        0.124    11.623 r  pwmmodulator/pwmmodule/fsm_ce/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.623    pwmmodulator/pwmmodule/fsm_ce_n_3
    SLICE_X104Y39        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.621    15.104    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X104Y39        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.431    15.535    
                         clock uncertainty           -0.035    15.500    
    SLICE_X104Y39        FDRE (Setup_fdre_C_D)        0.077    15.577    pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 2.178ns (43.127%)  route 2.872ns (56.873%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.865     5.627    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           1.090     7.235    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X107Y31        LUT2 (Prop_lut2_I1_O)        0.124     7.359 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.359    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.909 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X107Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X107Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.522 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.405     8.927    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.373     9.300 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.378    10.678    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.686    15.169    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[0]/C
                         clock pessimism              0.458    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X108Y29        FDRE (Setup_fdre_C_R)       -0.524    15.068    pwmmodulator/freq_ce/freq_cnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 2.178ns (43.127%)  route 2.872ns (56.873%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.865     5.627    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           1.090     7.235    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X107Y31        LUT2 (Prop_lut2_I1_O)        0.124     7.359 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.359    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.909 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X107Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X107Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.522 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.405     8.927    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.373     9.300 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.378    10.678    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.686    15.169    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
                         clock pessimism              0.458    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X108Y29        FDRE (Setup_fdre_C_R)       -0.524    15.068    pwmmodulator/freq_ce/freq_cnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 2.178ns (43.127%)  route 2.872ns (56.873%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.865     5.627    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           1.090     7.235    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X107Y31        LUT2 (Prop_lut2_I1_O)        0.124     7.359 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.359    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.909 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X107Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X107Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.522 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.405     8.927    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.373     9.300 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.378    10.678    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.686    15.169    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[2]/C
                         clock pessimism              0.458    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X108Y29        FDRE (Setup_fdre_C_R)       -0.524    15.068    pwmmodulator/freq_ce/freq_cnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 2.178ns (43.127%)  route 2.872ns (56.873%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.865     5.627    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           1.090     7.235    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X107Y31        LUT2 (Prop_lut2_I1_O)        0.124     7.359 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.359    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.909 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X107Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X107Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.522 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.405     8.927    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.373     9.300 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.378    10.678    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.686    15.169    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                         clock pessimism              0.458    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X108Y29        FDRE (Setup_fdre_C_R)       -0.524    15.068    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.178ns (44.365%)  route 2.731ns (55.635%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.865     5.627    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           1.090     7.235    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X107Y31        LUT2 (Prop_lut2_I1_O)        0.124     7.359 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.359    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.909 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X107Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X107Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.522 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.405     8.927    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.373     9.300 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.237    10.537    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X108Y30        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.686    15.169    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y30        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C
                         clock pessimism              0.435    15.604    
                         clock uncertainty           -0.035    15.569    
    SLICE_X108Y30        FDRE (Setup_fdre_C_R)       -0.524    15.045    pwmmodulator/freq_ce/freq_cnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.178ns (44.365%)  route 2.731ns (55.635%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.865     5.627    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           1.090     7.235    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X107Y31        LUT2 (Prop_lut2_I1_O)        0.124     7.359 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.359    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.909 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X107Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X107Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.522 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.405     8.927    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.373     9.300 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.237    10.537    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X108Y30        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.686    15.169    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y30        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[5]/C
                         clock pessimism              0.435    15.604    
                         clock uncertainty           -0.035    15.569    
    SLICE_X108Y30        FDRE (Setup_fdre_C_R)       -0.524    15.045    pwmmodulator/freq_ce/freq_cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.178ns (44.365%)  route 2.731ns (55.635%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.865     5.627    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           1.090     7.235    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X107Y31        LUT2 (Prop_lut2_I1_O)        0.124     7.359 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.359    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.909 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X107Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X107Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.522 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.405     8.927    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.373     9.300 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.237    10.537    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X108Y30        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.686    15.169    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y30        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[6]/C
                         clock pessimism              0.435    15.604    
                         clock uncertainty           -0.035    15.569    
    SLICE_X108Y30        FDRE (Setup_fdre_C_R)       -0.524    15.045    pwmmodulator/freq_ce/freq_cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.178ns (44.365%)  route 2.731ns (55.635%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.865     5.627    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           1.090     7.235    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X107Y31        LUT2 (Prop_lut2_I1_O)        0.124     7.359 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.359    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.909 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X107Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X107Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.522 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.405     8.927    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.373     9.300 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.237    10.537    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X108Y30        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.686    15.169    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X108Y30        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[7]/C
                         clock pessimism              0.435    15.604    
                         clock uncertainty           -0.035    15.569    
    SLICE_X108Y30        FDRE (Setup_fdre_C_R)       -0.524    15.045    pwmmodulator/freq_ce/freq_cnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.637     1.584    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y39        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  pwmmodulator/sine/ampl_cnt_s_reg[6]/Q
                         net (fo=1, routed)           0.310     2.034    pwmmodulator/sine/ampl_cnt_s[6]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.480     1.638    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.821    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.251%)  route 0.310ns (68.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.637     1.584    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y39        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  pwmmodulator/sine/ampl_cnt_s_reg[3]/Q
                         net (fo=1, routed)           0.310     2.035    pwmmodulator/sine/ampl_cnt_s[3]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.480     1.638    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.821    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.637     1.584    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  pwmmodulator/counterampl/cnt_out_s_reg[0]/Q
                         net (fo=8, routed)           0.133     1.857    pwmmodulator/counterampl/Q[0]
    SLICE_X107Y39        LUT6 (Prop_lut6_I4_O)        0.045     1.902 r  pwmmodulator/counterampl/cnt_out_s[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    pwmmodulator/counterampl/cnt_out_s[2]_i_1_n_0
    SLICE_X107Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.908     2.102    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
                         clock pessimism             -0.518     1.584    
    SLICE_X107Y39        FDRE (Hold_fdre_C_D)         0.092     1.676    pwmmodulator/counterampl/cnt_out_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/ampl_cnt_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.471%)  route 0.183ns (56.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.637     1.584    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  pwmmodulator/counterampl/cnt_out_s_reg[2]/Q
                         net (fo=6, routed)           0.183     1.908    pwmmodulator/sine/D[2]
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.909     2.103    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[2]/C
                         clock pessimism             -0.502     1.601    
    SLICE_X106Y40        FDRE (Hold_fdre_C_D)         0.070     1.671    pwmmodulator/sine/ampl_cnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.487%)  route 0.178ns (48.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.637     1.584    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  pwmmodulator/counterampl/cnt_out_s_reg[0]/Q
                         net (fo=8, routed)           0.178     1.903    pwmmodulator/counterampl/Q[0]
    SLICE_X107Y40        LUT5 (Prop_lut5_I2_O)        0.048     1.951 r  pwmmodulator/counterampl/cnt_out_s[4]_i_1/O
                         net (fo=1, routed)           0.000     1.951    pwmmodulator/counterampl/plusOp[4]
    SLICE_X107Y40        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.909     2.103    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y40        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
                         clock pessimism             -0.502     1.601    
    SLICE_X107Y40        FDRE (Hold_fdre_C_D)         0.107     1.708    pwmmodulator/counterampl/cnt_out_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.610%)  route 0.304ns (70.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.638     1.585    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.128     1.713 r  pwmmodulator/sine/ampl_cnt_s_reg[5]/Q
                         net (fo=1, routed)           0.304     2.017    pwmmodulator/sine/ampl_cnt_s[5]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.480     1.638    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     1.767    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.637     1.584    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  pwmmodulator/counterampl/cnt_out_s_reg[0]/Q
                         net (fo=8, routed)           0.179     1.904    pwmmodulator/counterampl/Q[0]
    SLICE_X107Y39        LUT5 (Prop_lut5_I3_O)        0.042     1.946 r  pwmmodulator/counterampl/cnt_out_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.946    pwmmodulator/counterampl/cnt_out_s[1]_i_1_n_0
    SLICE_X107Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.908     2.102    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[1]/C
                         clock pessimism             -0.518     1.584    
    SLICE_X107Y39        FDRE (Hold_fdre_C_D)         0.107     1.691    pwmmodulator/counterampl/cnt_out_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.087%)  route 0.178ns (48.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.637     1.584    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  pwmmodulator/counterampl/cnt_out_s_reg[0]/Q
                         net (fo=8, routed)           0.178     1.903    pwmmodulator/counterampl/Q[0]
    SLICE_X107Y40        LUT4 (Prop_lut4_I1_O)        0.045     1.948 r  pwmmodulator/counterampl/cnt_out_s[3]_i_1/O
                         net (fo=1, routed)           0.000     1.948    pwmmodulator/counterampl/plusOp[3]
    SLICE_X107Y40        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.909     2.103    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y40        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
                         clock pessimism             -0.502     1.601    
    SLICE_X107Y40        FDRE (Hold_fdre_C_D)         0.091     1.692    pwmmodulator/counterampl/cnt_out_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.008%)  route 0.313ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.638     1.585    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.128     1.713 r  pwmmodulator/sine/ampl_cnt_s_reg[7]/Q
                         net (fo=1, routed)           0.313     2.026    pwmmodulator/sine/ampl_cnt_s[7]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.480     1.638    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     1.768    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.494%)  route 0.354ns (71.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.638     1.585    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pwmmodulator/sine/ampl_cnt_s_reg[2]/Q
                         net (fo=1, routed)           0.354     2.080    pwmmodulator/sine/ampl_cnt_s[2]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.480     1.638    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.821    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y16   pwmmodulator/sine/sine_s_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_p_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y39  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y39  pwmmodulator/counterampl/cnt_out_s_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y39  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y40  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y40  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y33  pwmmodulator/freq_ce/freq_cnt_s_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y33  pwmmodulator/freq_ce/freq_cnt_s_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y33  pwmmodulator/freq_ce/freq_cnt_s_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y33  pwmmodulator/freq_ce/freq_cnt_s_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y33  pwmmodulator/freq_ce/freq_cnt_s_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y33  pwmmodulator/freq_ce/freq_cnt_s_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y33  pwmmodulator/freq_ce/freq_cnt_s_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y39  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y39  pwmmodulator/counterampl/cnt_out_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y39  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y40  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y40  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y35  pwmmodulator/freq_ce/freq_cnt_s_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y33  pwmmodulator/freq_ce/freq_cnt_s_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y33  pwmmodulator/freq_ce/freq_cnt_s_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y33  pwmmodulator/freq_ce/freq_cnt_s_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y43  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y43  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y43  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y44  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y44  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y44  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y44  pwmmodulator/pwmmodule/fsm_ce/freq_cnt_s_reg[31]/C



