# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../zeabus_hydrophone.srcs/sources_1/ip/fifo_1024x64b_bram/sim/fifo_1024x64b_bram.v" \
"../../../../zeabus_hydrophone.srcs/hydrophone_trigger.v" \
"../../../../zeabus_hydrophone.srcs/hydrophone_trigger_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
