// Seed: 2543036517
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  id_5(
      .id_0(1 & id_3),
      .id_1(1'b0),
      .id_2(1 && id_3),
      .id_3(1),
      .id_4(1 || 1 || ~1),
      .id_5(id_3),
      .id_6(),
      .id_7(1 === 1),
      .id_8(),
      .id_9(id_4),
      .id_10(1 | id_2),
      .id_11(1'h0)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    output wire id_5,
    input tri id_6
    , id_14,
    input uwire id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    input wire id_11,
    input tri0 id_12
);
  id_15(
      .id_0(id_8), .id_1(id_10), .id_2(id_3), .id_3(id_11)
  );
  wire id_16;
  wire id_17;
  module_0(
      id_14, id_17, id_14
  );
endmodule
