  Setting attribute of root '/': 'stdout_log' = genus.log.23-01-26_19-01
  Setting attribute of root '/': 'command_log' = genus.cmd.23-01-26_19-01
WARNING: This version of the tool is 1150 days old.
@genus:root: 1> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 2> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 19:56:05 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 19:56:05 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 19:56:05 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1446)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1884)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2322)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2760)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3198)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3636)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4074)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4512)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4950)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5388)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24300 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24301 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24302 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6264)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6702)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5826)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7140)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7578)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8016)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8454)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8892)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x4' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 10604)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 9748)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 38
  Missing a function attribute in the output pin definition. [LBR-518]: 76
  An attribute is used before it is defined. [LBR-511]: 12
  An unsupported construct was detected in this library. [LBR-40]: 52
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 19:56:06 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 19:56:06 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: sh echo "hellohere"
hellohere
@file(genus.tcl) 65: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 19:56:07 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.80
set wclk_period 0.80
@file(fifo1_sramb.sdc) 19: set rclk_period 0.80
set rclk_period 0.80
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 31: set_false_path -from [get_clocks wclk2x ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk2x ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 32: set_false_path -from [get_clocks rclk ] -to [get_clocks wclk2x ]
set_false_path -from [get_clocks rclk ] -to [get_clocks wclk2x ]
@file(fifo1_sramb.sdc) 44: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 45: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
@file(fifo1_sramb.sdc) 48: set_input_delay -max -0.8 -clock wclk2x {wdata_in[*]}
set_input_delay -max -0.8 -clock wclk2x {wdata_in[*]}
@file(fifo1_sramb.sdc) 49: set_input_delay -max -0.8 -clock rclk {rinc}
set_input_delay -max -0.8 -clock rclk {rinc}
@file(fifo1_sramb.sdc) 50: set_input_delay -max -0.8 -clock wclk {winc}
set_input_delay -max -0.8 -clock wclk {winc}
@file(fifo1_sramb.sdc) 53: set_input_delay -min -0.4 -clock wclk2x {wdata_in[*]}
set_input_delay -min -0.4 -clock wclk2x {wdata_in[*]}
@file(fifo1_sramb.sdc) 54: set_input_delay -min -0.4 -clock rclk {rinc}
set_input_delay -min -0.4 -clock rclk {rinc}
@file(fifo1_sramb.sdc) 55: set_input_delay -min -0.4 -clock wclk {winc}
set_input_delay -min -0.4 -clock wclk {winc}
@file(fifo1_sramb.sdc) 58: set_output_delay -max -0.95 -clock rclk {rdata[*]}
set_output_delay -max -0.95 -clock rclk {rdata[*]}
@file(fifo1_sramb.sdc) 59: set_output_delay -max -0.95 -clock rclk {rempty}
set_output_delay -max -0.95 -clock rclk {rempty}
@file(fifo1_sramb.sdc) 60: set_output_delay -max -0.95 -clock wclk {wfull}
set_output_delay -max -0.95 -clock wclk {wfull}
@file(fifo1_sramb.sdc) 62: set_output_delay -min -0.55 -clock rclk {rdata[*]}
set_output_delay -min -0.55 -clock rclk {rdata[*]}
@file(fifo1_sramb.sdc) 63: set_output_delay -min -0.55 -clock rclk {rempty}
set_output_delay -min -0.55 -clock rclk {rempty}
@file(fifo1_sramb.sdc) 64: set_output_delay -min -0.55 -clock wclk {wfull}
set_output_delay -min -0.55 -clock wclk {wfull}
@file(fifo1_sramb.sdc) 67: set_load 0.0001 [get_ports -filter "direction == out"]
set_load 0.0001 [get_ports -filter "direction == out"]
@file(fifo1_sramb.sdc) 70: set_drive 0.0001 [get_ports -filter "direction == in"]
set_drive 0.0001 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 71: set_input_transition -max 0.600 [get_ports -filter "direction == in"]
set_input_transition -max 0.600 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 72: set_input_transition -min 0.300 [get_ports -filter "direction == in"]
set_input_transition -min 0.300 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 74: set_clock_latency 1 [get_clocks *clk*]
set_clock_latency 1 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 76: set_clock_uncertainty -setup 0.01 [get_clocks *clk*]
set_clock_uncertainty -setup 0.01 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 77: set_clock_uncertainty -hold 0.005 [get_clocks *clk*]
set_clock_uncertainty -hold 0.005 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 79: set_clock_transition 0.33 [get_clocks *clk*]
set_clock_transition 0.33 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 81: set_input_delay 0.0 fifo1_sramb/rrst_n -clock rclk
set_input_delay 0.0 fifo1_sramb/rrst_n -clock rclk
@file(fifo1_sramb.sdc) 82: set_input_delay 0.0 fifo1_sramb/rrst_n -clock wclk
set_input_delay 0.0 fifo1_sramb/rrst_n -clock wclk
@file(fifo1_sramb.sdc) 83: set_input_delay 0.0 fifo1_sramb/rrst_n -clock wclk2x 
set_input_delay 0.0 fifo1_sramb/rrst_n -clock wclk2x 
@file(fifo1_sramb.sdc) 85: set_input_delay 0.0  fifo1_sramb/wrst_n -clock rclk
set_input_delay 0.0  fifo1_sramb/wrst_n -clock rclk
@file(fifo1_sramb.sdc) 86: set_input_delay 0.0  fifo1_sramb/wrst_n -clock wclk
set_input_delay 0.0  fifo1_sramb/wrst_n -clock wclk
@file(fifo1_sramb.sdc) 87: set_input_delay 0.0 fifo1_sramb/wrst_n -clock wclk2x
set_input_delay 0.0 fifo1_sramb/wrst_n -clock wclk2x
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 67: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 69: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.032s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                                Message Text                                                                                                  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                                                                                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For  |
|             |        |      | example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit          |
|             |        |      | assignment.                                                                                                                                                                                                  |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                                                         |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                                                                                                     |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                             |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                                                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                                                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                            |
| CHNM-102    |Info    |  468 |Changed names successfully.                                                                                                                                                                                   |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                                                                                                                                          |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.                                            |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                                                                                        |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.                                        |
| CHNM-110    |Warning |   66 |Failed to change names.                                                                                                                                                                                       |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.                                                      |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                                                                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                               |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                                                         |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                           |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                      |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                                                                                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                                                  |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical  |
|             |        |      | instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the    |
|             |        |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                                                      |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                 |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                                                                                                                                               |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.                                   |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                               |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                    |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                      |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                                                                                                                                              |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                                                            |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                                                                                                                                            |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                                                      |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                                                                                                                                              |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                                                       |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                                                                                                                              |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.                                                                      |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective      |
|             |        |      | values of the 2 given .libs differ.                                                                                                                                                                          |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                                                                                 |
| LBR-40      |Info    |   52 |An unsupported construct was detected in this library.                                                                                                                                                        |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                                                             |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                                                                                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.                                   |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                                                                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                |
| LBR-511     |Warning |   12 |An attribute is used before it is defined.                                                                                                                                                                    |
| LBR-518     |Info    |   76 |Missing a function attribute in the output pin definition.                                                                                                                                                    |
| LBR-525     |Warning |   38 |Missing clock pin in the sequential cell.                                                                                                                                                                     |
|             |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has |
|             |        |      | a 'clocked_on' attribute.                                                                                                                                                                                    |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential cell.                                                                                                                                                              |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                                                                                                                                          |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.                                                                         |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable.                        |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or   |
|             |        |      | automatically inferred.                                                                                                                                                                                      |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                                                                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will    |
|             |        |      | mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. |
|             |        |      | If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus |
|             |        |      | will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                                 |
| TUI-31      |Warning |    2 |Obsolete command.                                                                                                                                                                                             |
|             |        |      |This command is no longer supported.                                                                                                                                                                          |
| TUI-58      |Info    |    4 |Removed object.                                                                                                                                                                                               |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    21 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'wclk' target slack:  -114 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack:    24 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'rclk' target slack:  -132 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 2.4314709999999984
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) | 100.0(100.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |  70.9(100.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |  29.1(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       462    511883       289
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       444    511605       289
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 74: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 76: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 86: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |  70.9(100.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |  29.1(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |  70.9(100.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |  29.1(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    21 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'wclk' target slack:  -133 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack:    24 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'rclk' target slack:  -156 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511193     -377 
            Worst cost_group: rclk, WNS: -211.2
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -156     -211      -6%      800 
          wclk              -133     -166      -4%      800 
       OUTPUTS                21       52               800 
        INPUTS                24      348               800 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:    55 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    16 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

Cost Group 'wclk' target slack:  -159 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

Cost Group 'rclk' target slack:  -199 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511138     -407 
            Worst cost_group: rclk, WNS: -224.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -199     -224      -3%      800 
          wclk              -159     -183      -3%      800 
       OUTPUTS                55       52               800 
        INPUTS                16      342               800 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 4.304000000000002
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |  31.4( 50.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |  12.9(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |  55.6( 50.0) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sramb/fv_map.fv.json' for netlist 'fv/fifo1_sramb/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |  25.0( 40.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |  10.3(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |  44.2( 40.0) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |  20.5( 20.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.01104800000000239
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |  25.0( 40.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |  10.3(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |  44.3( 40.0) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |  20.6( 20.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |  25.0( 40.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |  10.3(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |  44.3( 40.0) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |  20.6( 20.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511138     -407      -428         0       90
            Worst cost_group: rclk, WNS: -224.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511138     -407      -428         0       90
            Worst cost_group: rclk, WNS: -224.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511148     -328      -328         0       90
            Worst cost_group: wclk, WNS: -182.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511148     -325      -325         0       90
            Worst cost_group: wclk, WNS: -182.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511157     -270      -270         0       90
            Worst cost_group: rclk, WNS: -142.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511160     -243      -243         0       90
            Worst cost_group: rclk, WNS: -142.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511173     -238      -238         0       90
            Worst cost_group: rclk, WNS: -142.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511174     -237      -237         0       90
            Worst cost_group: rclk, WNS: -142.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       144  (       27 /       30 )  0.32
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        99  (        0 /        0 )  0.00
    plc_st_fence        99  (        0 /        0 )  0.00
        plc_star        99  (        0 /        0 )  0.00
      plc_laf_st        99  (        0 /        0 )  0.00
 plc_laf_st_fence        99  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       112  (        9 /       15 )  0.12
   plc_laf_lo_st        98  (        0 /        0 )  0.00
       plc_lo_st        98  (        0 /        0 )  0.00
        mb_split        98  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511174     -237      -237         0       90
            Worst cost_group: rclk, WNS: -142.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511178     -226      -226         0       90
            Worst cost_group: rclk, WNS: -134.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        40  (        1 /        2 )  0.08
   plc_laf_lo_st        39  (        0 /        0 )  0.00
       plc_lo_st        39  (        0 /        0 )  0.00
            fopt        39  (        0 /        0 )  0.00
       crit_dnsz        48  (        6 /       14 )  0.09
             dup        33  (        1 /        1 )  0.02
        setup_dn        32  (        0 /        0 )  0.00
        mb_split        32  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.013052999999999315
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |  25.0( 36.4) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |  10.3(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |  44.3( 36.4) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |  20.6( 18.2) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.1(  9.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |  25.0( 36.4) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |  10.3(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |  44.3( 36.4) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |  20.6( 18.2) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.1(  9.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       444    511605       289
##>M:Pre Cleanup                        0         -         -       444    511605       289
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       371    511138       307
##>M:Const Prop                         0      -224       428       371    511138       307
##>M:Cleanup                            1      -134       226       384    511178       307
##>M:MBCI                               0         -         -       384    511178       307
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 88: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 100: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511178     -226      -226         0       90
            Worst cost_group: rclk, WNS: -134.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
-------------------------------------------------------------------------------
 const_prop               511178     -226      -226         0       90
            Worst cost_group: rclk, WNS: -134.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 simp_cc_inputs           511176     -224      -224         0       90
            Worst cost_group: rclk, WNS: -132.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
-------------------------------------------------------------------------------
 hi_fo_buf                511176     -224      -224         0       90
            Worst cost_group: rclk, WNS: -132.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511176     -224      -224         0       90
            Worst cost_group: rclk, WNS: -132.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511189     -210      -210         0       90
            Worst cost_group: rclk, WNS: -118.0
            Path: rptr_empty/rbin_reg_7_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511214     -187      -187         0       90
            Worst cost_group: rclk, WNS: -95.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511218     -186      -186         0       90
            Worst cost_group: rclk, WNS: -94.2
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511220     -184      -184         0       90
            Worst cost_group: rclk, WNS: -94.2
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511239     -177      -177         0       90
            Worst cost_group: rclk, WNS: -94.2
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511239     -177      -177         0       90
            Worst cost_group: rclk, WNS: -94.2
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       109  (       19 /       21 )  0.40
       crit_upsz       114  (       14 /       14 )  0.18
       crit_slew        85  (        1 /        9 )  0.12
        setup_dn        84  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        84  (        0 /        0 )  0.00
    plc_st_fence        84  (        0 /        0 )  0.00
        plc_star        84  (        0 /        0 )  0.00
      plc_laf_st        84  (        0 /        0 )  0.00
 plc_laf_st_fence        84  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        84  (        0 /        0 )  0.00
       plc_lo_st        84  (        0 /        0 )  0.00
            fopt        84  (        0 /        0 )  0.00
       crit_swap        84  (        0 /        0 )  0.08
       mux2_swap        86  (        1 /        1 )  0.04
       crit_dnsz       120  (        3 /        3 )  0.20
       load_swap        86  (        0 /        0 )  0.10
            fopt        96  (        7 /       14 )  0.13
        setup_dn        84  (        0 /        0 )  0.00
       load_isol        84  (        0 /        0 )  0.49
       load_isol        84  (        0 /        0 )  0.06
        move_for        84  (        0 /        0 )  0.04
        move_for        84  (        0 /        0 )  0.00
          rem_bi        84  (        0 /        0 )  0.00
         offload        84  (        0 /        0 )  0.00
          rem_bi        89  (        1 /        7 )  0.07
         offload        83  (        0 /        0 )  0.05
           phase        83  (        0 /        0 )  0.00
        in_phase        83  (        0 /        0 )  0.00
       merge_bit        84  (        0 /        0 )  0.00
     merge_idrvr        83  (        0 /        0 )  0.00
     merge_iload        83  (        0 /        0 )  0.00
    merge_idload        83  (        0 /        0 )  0.00
      merge_drvr        89  (        2 /        5 )  0.11
      merge_load        84  (        0 /        3 )  0.08
          decomp        84  (        0 /        0 )  0.30
        p_decomp        84  (        0 /        0 )  0.12
        levelize        84  (        0 /        9 )  0.11
        mb_split        84  (        0 /        0 )  0.00
             dup        84  (        0 /        0 )  0.13
      mux_retime        84  (        0 /        0 )  0.00
         buf2inv        84  (        0 /        0 )  0.00
             exp        39  (        3 /       15 )  0.04
       gate_deco        54  (        0 /        0 )  0.66
       gcomp_tim        86  (        5 /        5 )  0.36
  inv_pair_2_buf        83  (        0 /        0 )  0.00

 incr_delay               511297     -135      -135         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511322     -117      -117         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511350     -109      -109         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511341      -98       -98         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511341      -96       -96         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511341      -96       -96         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511342      -96       -96         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511346      -93       -93         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511348      -93       -93         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511350      -93       -93         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511349      -92       -92         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511347      -91       -91         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511344      -90       -90         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511344      -90       -90         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511417      -56       -56         0       90
            Worst cost_group: wclk, WNS: -49.2
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511426      -51       -51         0       90
            Worst cost_group: wclk, WNS: -44.4
            Path: wptr_full/wbin_reg_2_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511430      -50       -50         0       90
            Worst cost_group: wclk, WNS: -42.9
            Path: wptr_full/wbin_reg_2_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511430      -48       -48         0       90
            Worst cost_group: wclk, WNS: -40.7
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511441      -41       -41         0       90
            Worst cost_group: wclk, WNS: -33.7
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511441      -40       -40         0       90
            Worst cost_group: wclk, WNS: -33.2
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511442      -40       -40         0       90
            Worst cost_group: wclk, WNS: -32.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511457      -31       -31         0       90
            Worst cost_group: wclk, WNS: -24.4
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511456      -31       -31         0       90
            Worst cost_group: wclk, WNS: -24.3
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511456      -29       -29         0       90
            Worst cost_group: wclk, WNS: -22.4
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511459      -29       -29         0       90
            Worst cost_group: wclk, WNS: -22.0
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511489      -23       -23         0       90
            Worst cost_group: wclk, WNS: -15.6
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511489      -22       -22         0       90
            Worst cost_group: wclk, WNS: -15.4
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511490      -21       -21         0       90
            Worst cost_group: wclk, WNS: -13.8
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511486      -20       -20         0       90
            Worst cost_group: wclk, WNS: -12.9
            Path: wptr_full/wbin_reg_5_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511486      -19       -19         0       90
            Worst cost_group: wclk, WNS: -12.2
            Path: wptr_full/wbin_reg_5_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511488      -19       -19         0       90
            Worst cost_group: wclk, WNS: -12.2
            Path: wptr_full/wbin_reg_5_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511494      -15       -15         0       90
            Worst cost_group: wclk, WNS: -8.2
            Path: wptr_full/wbin_reg_2_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511496      -15       -15         0       90
            Worst cost_group: wclk, WNS: -7.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511500      -14       -14         0       90
            Worst cost_group: rclk, WNS: -7.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511499      -14       -14         0       90
            Worst cost_group: rclk, WNS: -7.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       149  (       36 /      110 )  22.06
        crr_glob       225  (       29 /       36 )  0.88
         crr_200       131  (       36 /       99 )  3.58
        crr_glob       215  (       34 /       36 )  0.31
         crr_300        73  (       10 /       52 )  2.72
        crr_glob       129  (       10 /       10 )  0.16
         crr_400        43  (        0 /       27 )  1.28
        crr_glob        90  (        0 /        0 )  0.08
         crr_111       150  (       20 /      120 )  12.76
        crr_glob       180  (       18 /       20 )  0.54
         crr_210        74  (        8 /       55 )  7.22
        crr_glob       113  (        5 /        8 )  0.25
         crr_110       181  (       43 /      141 )  9.35
        crr_glob       248  (       37 /       43 )  0.57
         crr_101       145  (       25 /      111 )  4.57
        crr_glob       177  (       21 /       25 )  0.35
         crr_201        72  (        2 /       51 )  2.85
        crr_glob        99  (        2 /        2 )  0.15
         crr_211        65  (        1 /       46 )  7.79
        crr_glob        93  (        1 /        1 )  0.23
        crit_msz        96  (        7 /        9 )  0.44
       crit_upsz       139  (       16 /       16 )  0.28
       crit_slew        87  (        0 /        0 )  0.13
        setup_dn       181  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        87  (        0 /        0 )  0.00
    plc_st_fence        87  (        0 /        0 )  0.00
        plc_star        87  (        0 /        0 )  0.00
      plc_laf_st        87  (        0 /        0 )  0.00
 plc_laf_st_fence        87  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        87  (        0 /        0 )  0.00
            fopt       195  (        7 /       12 )  0.16
       crit_swap        87  (        0 /        0 )  0.12
       mux2_swap        87  (        0 /        0 )  0.01
       crit_dnsz       136  (        1 /        1 )  0.20
       load_swap        85  (        0 /        0 )  0.13
            fopt       195  (        7 /       12 )  0.16
        setup_dn       181  (        0 /        0 )  0.00
       load_isol       191  (        1 /        1 )  0.91
       load_isol       191  (        1 /        1 )  0.91
        move_for       184  (        0 /        0 )  0.05
        move_for       184  (        0 /        0 )  0.05
          rem_bi       195  (        1 /        3 )  0.05
         offload       186  (        0 /        0 )  0.04
          rem_bi       195  (        1 /        3 )  0.05
         offload       186  (        0 /        0 )  0.04
       merge_bit       108  (        1 /        1 )  0.01
     merge_idrvr       104  (        0 /        0 )  0.00
     merge_iload       104  (        0 /        0 )  0.00
    merge_idload       104  (        0 /        0 )  0.00
      merge_drvr       104  (        0 /       16 )  0.36
      merge_load       104  (        0 /       16 )  0.35
           phase       104  (        0 /        0 )  0.00
          decomp       104  (        0 /        0 )  0.31
        p_decomp       104  (        0 /        0 )  0.25
        levelize       104  (        0 /        9 )  0.11
        mb_split       104  (        0 /        0 )  0.00
        in_phase       104  (        0 /        0 )  0.00
             dup       104  (        4 /        4 )  0.18
      mux_retime        96  (        0 /        0 )  0.00
         buf2inv        96  (        0 /        0 )  0.00
             exp        52  (        1 /       27 )  0.20
       gate_deco        64  (        0 /        0 )  0.72
       gcomp_tim        65  (        1 /        1 )  0.29
  inv_pair_2_buf        88  (        0 /        0 )  0.00
 init_drc                 511499      -14       -14         0       90
            Worst cost_group: rclk, WNS: -7.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             511489      -14       -14         0       45
            Worst cost_group: rclk, WNS: -7.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        72  (        0 /        0 )  0.00
        plc_star        72  (        0 /        0 )  0.00
      drc_buf_sp       144  (        0 /       72 )  0.00
        drc_bufs       144  (        0 /       72 )  0.00
        drc_fopt        72  (        0 /        0 )  0.02
        drc_bufb        72  (        0 /        0 )  0.00
      simple_buf        72  (        0 /        0 )  0.00
             dup        72  (        0 /        0 )  0.00
       crit_dnsz        16  (        8 /        8 )  0.04
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511489      -14       -14         0       45
            Worst cost_group: rclk, WNS: -7.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511489      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        46  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        46  (        3 /        7 )  0.20
       crit_upsz        43  (        0 /        4 )  0.10
   plc_laf_lo_st        43  (        0 /        0 )  0.00
       plc_lo_st        43  (        0 /        0 )  0.00
       crit_swap        43  (        0 /        2 )  0.06
       mux2_swap        43  (        0 /        0 )  0.00
       crit_dnsz        62  (        2 /        8 )  0.10
       load_swap        41  (        0 /        5 )  0.06
            fopt        41  (        0 /        4 )  0.05
        setup_dn        41  (        0 /        0 )  0.00
       load_isol        41  (        0 /        2 )  0.24
       load_isol        41  (        0 /        1 )  0.06
        move_for        41  (        0 /        0 )  0.01
        move_for        41  (        0 /        0 )  0.01
          rem_bi        41  (        1 /        1 )  0.01
         offload        40  (        0 /        0 )  0.00
          rem_bi        40  (        0 /        0 )  0.00
         offload        40  (        0 /        0 )  0.01
       merge_bit        40  (        0 /        0 )  0.00
     merge_idrvr        40  (        0 /        0 )  0.00
     merge_iload        40  (        0 /        0 )  0.00
    merge_idload        40  (        0 /        0 )  0.00
      merge_drvr        40  (        0 /        0 )  0.07
      merge_load        40  (        0 /        0 )  0.07
           phase        40  (        0 /        0 )  0.00
          decomp        40  (        0 /        1 )  0.08
        p_decomp        40  (        0 /        0 )  0.07
        levelize        40  (        0 /        0 )  0.03
        mb_split        40  (        0 /        0 )  0.00
             dup        40  (        0 /        0 )  0.05
      mux_retime        40  (        0 /        0 )  0.00
       crr_local        40  (        0 /        1 )  1.51
         buf2inv        40  (        0 /        0 )  0.00

 init_area                511489      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 undup                    511485      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511474      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511455      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511438      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511437      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv_qb               511432      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 io_phase                 511427      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 gate_comp                511419      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 glob_area                511412      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 area_down                511407      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511405      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         7  (        2 /        2 )  0.03
         rem_buf        35  (        5 /        5 )  0.07
         rem_inv        36  (       12 /       12 )  0.09
        merge_bi        23  (       15 /       15 )  0.07
      rem_inv_qb        26  (        2 /        2 )  0.05
    seq_res_area        10  (        0 /        2 )  0.80
        io_phase        18  (        7 /        7 )  0.05
       gate_comp        35  (        2 /        5 )  0.17
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        19  (       12 /       19 )  0.08
       area_down        24  (        7 /        8 )  0.11
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        29  (        1 /        1 )  0.06
         rem_inv        23  (        0 /        0 )  0.05
        merge_bi         6  (        0 /        0 )  0.01
      rem_inv_qb        22  (        0 /        0 )  0.04

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511405      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511405      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.6
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511400      -11       -11         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511402      -10       -10         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511402       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        13  (        1 /        9 )  2.44
        crr_glob        20  (        0 /        1 )  0.06
         crr_200        13  (        0 /        9 )  0.23
        crr_glob        20  (        0 /        0 )  0.02
         crr_300        13  (        1 /       10 )  0.34
        crr_glob        25  (        1 /        1 )  0.02
         crr_400        10  (        0 /        7 )  0.24
        crr_glob        20  (        0 /        0 )  0.02
         crr_111        20  (        0 /       16 )  1.13
        crr_glob        20  (        0 /        0 )  0.05
         crr_210        21  (        5 /       17 )  1.41
        crr_glob        34  (        3 /        5 )  0.08
         crr_110        27  (        3 /       21 )  1.21
        crr_glob        27  (        1 /        3 )  0.07
         crr_101        21  (        0 /       15 )  0.45
        crr_glob        21  (        0 /        0 )  0.03
         crr_201        14  (        0 /       10 )  0.43
        crr_glob        21  (        0 /        0 )  0.02
         crr_211        14  (        1 /       10 )  2.99
        crr_glob        21  (        0 /        1 )  0.06
        crit_msz        22  (        1 /        3 )  0.10
       crit_upsz        21  (        0 /        0 )  0.05
       crit_slew        21  (        0 /        0 )  0.04
        setup_dn        41  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        21  (        0 /        0 )  0.00
    plc_st_fence        21  (        0 /        0 )  0.00
        plc_star        21  (        0 /        0 )  0.00
      plc_laf_st        21  (        0 /        0 )  0.00
 plc_laf_st_fence        21  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        21  (        0 /        0 )  0.00
            fopt        42  (        1 /        2 )  0.04
       crit_swap        21  (        0 /        0 )  0.04
       mux2_swap        21  (        0 /        0 )  0.00
       crit_dnsz        28  (        0 /        0 )  0.04
       load_swap        21  (        0 /        0 )  0.03
            fopt        42  (        1 /        2 )  0.04
        setup_dn        41  (        0 /        0 )  0.00
       load_isol        40  (        0 /        0 )  0.18
       load_isol        40  (        0 /        0 )  0.18
        move_for        40  (        1 /        1 )  0.02
        move_for        40  (        1 /        1 )  0.02
          rem_bi        38  (        0 /        1 )  0.02
         offload        38  (        0 /        0 )  0.01
          rem_bi        38  (        0 /        1 )  0.02
         offload        38  (        0 /        0 )  0.01
       merge_bit        19  (        0 /        0 )  0.00
     merge_idrvr        19  (        0 /        0 )  0.00
     merge_iload        19  (        0 /        0 )  0.00
    merge_idload        19  (        0 /        0 )  0.00
      merge_drvr        19  (        0 /        3 )  0.07
      merge_load        19  (        0 /        3 )  0.07
           phase        19  (        0 /        0 )  0.00
          decomp        14  (        1 /        1 )  0.06
        p_decomp        10  (        0 /        0 )  0.03
        levelize        10  (        0 /        1 )  0.01
        mb_split        10  (        0 /        0 )  0.00
        in_phase        10  (        0 /        0 )  0.00
             dup        10  (        0 /        0 )  0.01
      mux_retime        10  (        0 /        0 )  0.00
         buf2inv        10  (        0 /        0 )  0.00
             exp         3  (        0 /        3 )  0.03
       gate_deco         8  (        0 /        0 )  0.12
       gcomp_tim         4  (        0 /        0 )  0.03
  inv_pair_2_buf        10  (        0 /        0 )  0.00
 init_drc                 511402       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511402       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                511402       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 undup                    511400       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 rem_inv                  511398       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 rem_inv_qb               511397       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 gate_comp                511390       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 glob_area                511390       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         5  (        1 /        3 )  0.04
         rem_buf        28  (        0 /        0 )  0.06
         rem_inv        26  (        2 /        3 )  0.07
        merge_bi         8  (        0 /        0 )  0.03
      rem_inv_qb        23  (        1 /        1 )  0.05
        io_phase        14  (        0 /        0 )  0.03
       gate_comp        30  (        3 /        6 )  0.16
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        15  (        4 /       15 )  0.07
       area_down        21  (        0 /        2 )  0.10
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511390       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        10  (        0 /        0 )  0.05
       crit_upsz        10  (        0 /        0 )  0.02
       crit_slew        10  (        0 /        0 )  0.02
        setup_dn        10  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        10  (        0 /        0 )  0.00
    plc_st_fence        10  (        0 /        0 )  0.00
        plc_star        10  (        0 /        0 )  0.00
      plc_laf_st        10  (        0 /        0 )  0.00
 plc_laf_st_fence        10  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        10  (        0 /        0 )  0.00
       plc_lo_st        10  (        0 /        0 )  0.00
            fopt        10  (        0 /        0 )  0.00
       crit_swap        10  (        0 /        0 )  0.01
       mux2_swap        10  (        0 /        0 )  0.00
       crit_dnsz        18  (        0 /        0 )  0.03
       load_swap        10  (        0 /        0 )  0.02
            fopt        10  (        0 /        1 )  0.02
        setup_dn        10  (        0 /        0 )  0.00
       load_isol        10  (        0 /        0 )  0.08
       load_isol        10  (        0 /        0 )  0.02
        move_for        10  (        0 /        0 )  0.01
        move_for        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
           phase        10  (        0 /        0 )  0.00
        in_phase        10  (        0 /        0 )  0.00
       merge_bit        10  (        0 /        0 )  0.00
     merge_idrvr        10  (        0 /        0 )  0.00
     merge_iload        10  (        0 /        0 )  0.00
    merge_idload        10  (        0 /        0 )  0.00
      merge_drvr        10  (        0 /        2 )  0.05
      merge_load        10  (        0 /        2 )  0.05
          decomp        10  (        0 /        0 )  0.03
        p_decomp        10  (        0 /        0 )  0.04
        levelize        10  (        0 /        1 )  0.01
        mb_split        10  (        0 /        0 )  0.00
             dup        10  (        0 /        0 )  0.01
      mux_retime        10  (        0 /        0 )  0.00
         buf2inv        10  (        0 /        0 )  0.00
             exp         3  (        0 /        3 )  0.03
       gate_deco         8  (        0 /        0 )  0.12
       gcomp_tim         5  (        0 /        0 )  0.03
  inv_pair_2_buf        10  (        0 /        0 )  0.00

 init_drc                 511390       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 103: set stage genus
@file(genus.tcl) 104: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 106: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 107: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 108: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 112: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 113: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 119: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 3> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 20:08:21 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 20:08:21 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 20:08:21 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 20:08:22 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 20:08:22 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: sh echo "hellohere"
hellohere
@file(genus.tcl) 65: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 20:08:22 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.80
set wclk_period 0.80
@file(fifo1_sramb.sdc) 19: set rclk_period 0.80
set rclk_period 0.80
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 31: set_false_path -from [get_clocks wclk2x ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk2x ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 32: set_false_path -from [get_clocks rclk ] -to [get_clocks wclk2x ]
set_false_path -from [get_clocks rclk ] -to [get_clocks wclk2x ]
@file(fifo1_sramb.sdc) 44: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 45: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
@file(fifo1_sramb.sdc) 48: set_input_delay -max -0.85 -clock wclk2x {wdata_in[*]}
set_input_delay -max -0.85 -clock wclk2x {wdata_in[*]}
@file(fifo1_sramb.sdc) 49: set_input_delay -max -0.85 -clock rclk {rinc}
set_input_delay -max -0.85 -clock rclk {rinc}
@file(fifo1_sramb.sdc) 50: set_input_delay -max -0.85 -clock wclk {winc}
set_input_delay -max -0.85 -clock wclk {winc}
@file(fifo1_sramb.sdc) 53: set_input_delay -min -0.4 -clock wclk2x {wdata_in[*]}
set_input_delay -min -0.4 -clock wclk2x {wdata_in[*]}
@file(fifo1_sramb.sdc) 54: set_input_delay -min -0.4 -clock rclk {rinc}
set_input_delay -min -0.4 -clock rclk {rinc}
@file(fifo1_sramb.sdc) 55: set_input_delay -min -0.4 -clock wclk {winc}
set_input_delay -min -0.4 -clock wclk {winc}
@file(fifo1_sramb.sdc) 58: set_output_delay -max -0.98 -clock rclk {rdata[*]}
set_output_delay -max -0.98 -clock rclk {rdata[*]}
@file(fifo1_sramb.sdc) 59: set_output_delay -max -0.98 -clock rclk {rempty}
set_output_delay -max -0.98 -clock rclk {rempty}
@file(fifo1_sramb.sdc) 60: set_output_delay -max -0.98 -clock wclk {wfull}
set_output_delay -max -0.98 -clock wclk {wfull}
@file(fifo1_sramb.sdc) 62: set_output_delay -min -0.55 -clock rclk {rdata[*]}
set_output_delay -min -0.55 -clock rclk {rdata[*]}
@file(fifo1_sramb.sdc) 63: set_output_delay -min -0.55 -clock rclk {rempty}
set_output_delay -min -0.55 -clock rclk {rempty}
@file(fifo1_sramb.sdc) 64: set_output_delay -min -0.55 -clock wclk {wfull}
set_output_delay -min -0.55 -clock wclk {wfull}
@file(fifo1_sramb.sdc) 67: set_load 0.0001 [get_ports -filter "direction == out"]
set_load 0.0001 [get_ports -filter "direction == out"]
@file(fifo1_sramb.sdc) 70: set_drive 0.0001 [get_ports -filter "direction == in"]
set_drive 0.0001 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 71: set_input_transition -max 0.600 [get_ports -filter "direction == in"]
set_input_transition -max 0.600 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 72: set_input_transition -min 0.300 [get_ports -filter "direction == in"]
set_input_transition -min 0.300 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 74: set_clock_latency 1 [get_clocks *clk*]
set_clock_latency 1 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 76: set_clock_uncertainty -setup 0.01 [get_clocks *clk*]
set_clock_uncertainty -setup 0.01 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 77: set_clock_uncertainty -hold 0.005 [get_clocks *clk*]
set_clock_uncertainty -hold 0.005 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 79: set_clock_transition 0.33 [get_clocks *clk*]
set_clock_transition 0.33 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 81: set_input_delay 0.0 fifo1_sramb/rrst_n -clock rclk
set_input_delay 0.0 fifo1_sramb/rrst_n -clock rclk
@file(fifo1_sramb.sdc) 82: set_input_delay 0.0 fifo1_sramb/rrst_n -clock wclk
set_input_delay 0.0 fifo1_sramb/rrst_n -clock wclk
@file(fifo1_sramb.sdc) 83: set_input_delay 0.0 fifo1_sramb/rrst_n -clock wclk2x 
set_input_delay 0.0 fifo1_sramb/rrst_n -clock wclk2x 
@file(fifo1_sramb.sdc) 85: set_input_delay 0.0  fifo1_sramb/wrst_n -clock rclk
set_input_delay 0.0  fifo1_sramb/wrst_n -clock rclk
@file(fifo1_sramb.sdc) 86: set_input_delay 0.0  fifo1_sramb/wrst_n -clock wclk
set_input_delay 0.0  fifo1_sramb/wrst_n -clock wclk
@file(fifo1_sramb.sdc) 87: set_input_delay 0.0 fifo1_sramb/wrst_n -clock wclk2x
set_input_delay 0.0 fifo1_sramb/wrst_n -clock wclk2x
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 67: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 69: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.6(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.7(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.9(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.3(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  93.5( 98.5) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.050s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                                Message Text                                                                                                  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                                                                                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For  |
|             |        |      | example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit          |
|             |        |      | assignment.                                                                                                                                                                                                  |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                                                         |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                                                                                                     |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                             |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                                                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                                                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                            |
| CHNM-102    |Info    |  468 |Changed names successfully.                                                                                                                                                                                   |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                                                                                                                                          |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.                                            |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                                                                                        |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.                                        |
| CHNM-110    |Warning |   66 |Failed to change names.                                                                                                                                                                                       |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.                                                      |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                                                                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                               |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                                                         |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                           |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                      |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                                                                                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                                                  |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical  |
|             |        |      | instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the    |
|             |        |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                                                      |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                 |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                                                                                                                                               |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.                                   |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                               |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                      |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                                                                                                                                              |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                                                            |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                                                                                                                                            |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                                                      |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                                                                                                                                              |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                                                       |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                                                                                                                              |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.                                                                      |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective      |
|             |        |      | values of the 2 given .libs differ.                                                                                                                                                                          |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                                                                                 |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                                                                                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.                                   |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                                                                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                                                                                                                                          |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.                                                                         |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable.                        |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or   |
|             |        |      | automatically inferred.                                                                                                                                                                                      |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                                                                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will    |
|             |        |      | mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. |
|             |        |      | If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus |
|             |        |      | will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                |
| MESG-10     |Warning |    2 |Unknown message ID.                                                                                                                                                                                           |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                                 |
| SYNTH-8     |Info    |    1 |Done incrementally optimizing.                                                                                                                                                                                |
| TIM-11      |Warning |    2 |Timing problems have been detected in this design.                                                                                                                                                            |
|             |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                                                                                |
| TUI-58      |Info    |    5 |Removed object.                                                                                                                                                                                               |
| TUI-61      |Error   |    1 |A required object parameter could not be found.                                                                                                                                                               |
|             |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.                                                                  |
| TUI-83      |Warning |    1 |Cannot modify library search path after reading library(s).                                                                                                                                                   |
|             |        |      |You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.                                                                                                                     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    83 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'wclk' target slack:  -114 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack:    24 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'rclk' target slack:  -132 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 5, CPU_Time 4.406532999999996
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.6(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.6(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.8(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.3(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  90.9( 97.8) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:04(00:00:05) |   2.8(  0.7) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.6(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.6(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.8(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.3(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  90.9( 97.8) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:04(00:00:05) |   2.8(  0.7) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    511883       298
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       444    511605       316
##>G:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 74: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
@file(genus.tcl) 76: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 86: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.6(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.6(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.8(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.3(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  90.9( 97.8) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:04(00:00:05) |   2.8(  0.7) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.6(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.6(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.8(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.3(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  90.9( 97.8) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:04(00:00:05) |   2.8(  0.7) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    83 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    24 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'wclk' target slack:  -133 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -156 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511193     -377 
            Worst cost_group: rclk, WNS: -211.2
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -156     -211      -6%      800 
          wclk              -133     -166      -4%      800 
       OUTPUTS                83       82               800 
        INPUTS                24      398               800 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:    55 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    16 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

Cost Group 'wclk' target slack:  -159 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

Cost Group 'rclk' target slack:  -199 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511138     -407 
            Worst cost_group: rclk, WNS: -224.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -199     -224      -3%      800 
          wclk              -159     -183      -3%      800 
       OUTPUTS                55       82               800 
        INPUTS                16      392               800 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 6, CPU_Time 6.063009999999991
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.5(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.6(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.7(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.2(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  87.5( 97.1) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:04(00:00:05) |   2.7(  0.7) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:55(00:13:00) |  00:00:06(00:00:06) |   3.8(  0.8) |   20:08:34 (Jan26) |  316.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.5(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.6(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.7(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.2(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  86.9( 96.9) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:04(00:00:05) |   2.7(  0.7) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:55(00:13:00) |  00:00:06(00:00:06) |   3.7(  0.8) |   20:08:34 (Jan26) |  316.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:01(00:00:01) |   0.6(  0.1) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.009195999999974447
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.5(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.6(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.7(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.2(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  86.9( 96.9) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:04(00:00:05) |   2.7(  0.7) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:55(00:13:00) |  00:00:06(00:00:06) |   3.7(  0.8) |   20:08:34 (Jan26) |  316.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:01(00:00:01) |   0.6(  0.1) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.5(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.6(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.7(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.2(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  86.9( 96.9) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:04(00:00:05) |   2.7(  0.7) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:55(00:13:00) |  00:00:06(00:00:06) |   3.7(  0.8) |   20:08:34 (Jan26) |  316.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:01(00:00:01) |   0.6(  0.1) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511138     -407      -428         0       90
            Worst cost_group: rclk, WNS: -224.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511138     -407      -428         0       90
            Worst cost_group: rclk, WNS: -224.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511148     -328      -328         0       90
            Worst cost_group: wclk, WNS: -182.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511148     -325      -325         0       90
            Worst cost_group: wclk, WNS: -182.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511157     -270      -270         0       90
            Worst cost_group: rclk, WNS: -142.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511160     -243      -243         0       90
            Worst cost_group: rclk, WNS: -142.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511173     -238      -238         0       90
            Worst cost_group: rclk, WNS: -142.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511174     -237      -237         0       90
            Worst cost_group: rclk, WNS: -142.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       144  (       27 /       30 )  0.38
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        99  (        0 /        0 )  0.00
    plc_st_fence        99  (        0 /        0 )  0.00
        plc_star        99  (        0 /        0 )  0.00
      plc_laf_st        99  (        0 /        0 )  0.00
 plc_laf_st_fence        99  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       112  (        9 /       15 )  0.15
   plc_laf_lo_st        98  (        0 /        0 )  0.00
       plc_lo_st        98  (        0 /        0 )  0.00
        mb_split        98  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511174     -237      -237         0       90
            Worst cost_group: rclk, WNS: -142.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511178     -226      -226         0       90
            Worst cost_group: rclk, WNS: -134.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        40  (        1 /        2 )  0.10
   plc_laf_lo_st        39  (        0 /        0 )  0.00
       plc_lo_st        39  (        0 /        0 )  0.00
            fopt        39  (        0 /        0 )  0.00
       crit_dnsz        48  (        6 /       14 )  0.11
             dup        33  (        1 /        1 )  0.02
        setup_dn        32  (        0 /        0 )  0.00
        mb_split        32  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9854589999999916
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.5(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.6(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.6(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.2(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  86.4( 96.8) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:04(00:00:05) |   2.7(  0.7) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:55(00:13:00) |  00:00:06(00:00:06) |   3.7(  0.8) |   20:08:34 (Jan26) |  316.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:01(00:00:01) |   0.6(  0.1) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:13:02) |  00:00:00(00:00:01) |   0.6(  0.1) |   20:08:36 (Jan26) |  316.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:07 (Jan26) |  289.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:37) |  00:00:02(00:00:04) |   1.5(  0.5) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:01(00:00:00) |   0.6(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:11 (Jan26) |  289.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:41) |  00:00:04(00:00:04) |   2.6(  0.5) |   19:56:16 (Jan26) |  307.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:02(00:00:02) |   1.2(  0.3) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:17 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:56:18 (Jan26) |  307.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:18 (Jan26) |  307.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:12:49) |  00:02:20(00:12:05) |  86.4( 96.8) |   20:08:23 (Jan26) |  298.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:04(00:00:05) |   2.7(  0.7) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:12:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:28 (Jan26) |  316.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:55(00:13:00) |  00:00:06(00:00:06) |   3.7(  0.8) |   20:08:34 (Jan26) |  316.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:01(00:00:01) |   0.6(  0.1) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:13:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:35 (Jan26) |  316.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:13:02) |  00:00:00(00:00:01) |   0.6(  0.1) |   20:08:36 (Jan26) |  316.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:08:36 (Jan26) |  316.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       444    511605       316
##>M:Pre Cleanup                        0         -         -       444    511605       316
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       371    511138       316
##>M:Const Prop                         0      -224       428       371    511138       316
##>M:Cleanup                            1      -134       226       384    511178       316
##>M:MBCI                               0         -         -       384    511178       316
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 88: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 100: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511178     -226      -226         0       90
            Worst cost_group: rclk, WNS: -134.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
-------------------------------------------------------------------------------
 const_prop               511178     -226      -226         0       90
            Worst cost_group: rclk, WNS: -134.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 simp_cc_inputs           511176     -224      -224         0       90
            Worst cost_group: rclk, WNS: -132.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
-------------------------------------------------------------------------------
 hi_fo_buf                511176     -224      -224         0       90
            Worst cost_group: rclk, WNS: -132.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511176     -224      -224         0       90
            Worst cost_group: rclk, WNS: -132.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511189     -210      -210         0       90
            Worst cost_group: rclk, WNS: -118.0
            Path: rptr_empty/rbin_reg_7_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511214     -187      -187         0       90
            Worst cost_group: rclk, WNS: -95.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511218     -186      -186         0       90
            Worst cost_group: rclk, WNS: -94.2
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511220     -184      -184         0       90
            Worst cost_group: rclk, WNS: -94.2
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511239     -177      -177         0       90
            Worst cost_group: rclk, WNS: -94.2
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511239     -177      -177         0       90
            Worst cost_group: rclk, WNS: -94.2
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       109  (       19 /       21 )  0.52
       crit_upsz       114  (       14 /       14 )  0.23
       crit_slew        85  (        1 /        9 )  0.14
        setup_dn        84  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        84  (        0 /        0 )  0.00
    plc_st_fence        84  (        0 /        0 )  0.00
        plc_star        84  (        0 /        0 )  0.00
      plc_laf_st        84  (        0 /        0 )  0.00
 plc_laf_st_fence        84  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        84  (        0 /        0 )  0.00
       plc_lo_st        84  (        0 /        0 )  0.00
            fopt        84  (        0 /        0 )  0.00
       crit_swap        84  (        0 /        0 )  0.09
       mux2_swap        86  (        1 /        1 )  0.05
       crit_dnsz       120  (        3 /        3 )  0.23
       load_swap        86  (        0 /        0 )  0.12
            fopt        96  (        7 /       14 )  0.14
        setup_dn        84  (        0 /        0 )  0.00
       load_isol        84  (        0 /        0 )  0.56
       load_isol        84  (        0 /        0 )  0.07
        move_for        84  (        0 /        0 )  0.05
        move_for        84  (        0 /        0 )  0.00
          rem_bi        84  (        0 /        0 )  0.00
         offload        84  (        0 /        0 )  0.00
          rem_bi        89  (        1 /        7 )  0.10
         offload        83  (        0 /        0 )  0.05
           phase        83  (        0 /        0 )  0.00
        in_phase        83  (        0 /        0 )  0.00
       merge_bit        84  (        0 /        0 )  0.00
     merge_idrvr        83  (        0 /        0 )  0.00
     merge_iload        83  (        0 /        0 )  0.00
    merge_idload        83  (        0 /        0 )  0.00
      merge_drvr        89  (        2 /        5 )  0.14
      merge_load        84  (        0 /        3 )  0.10
          decomp        84  (        0 /        0 )  0.38
        p_decomp        84  (        0 /        0 )  0.16
        levelize        84  (        0 /        9 )  0.15
        mb_split        84  (        0 /        0 )  0.00
             dup        84  (        0 /        0 )  0.17
      mux_retime        84  (        0 /        0 )  0.00
         buf2inv        84  (        0 /        0 )  0.00
             exp        39  (        3 /       15 )  0.05
       gate_deco        54  (        0 /        0 )  0.84
       gcomp_tim        86  (        5 /        5 )  0.46
  inv_pair_2_buf        83  (        0 /        0 )  0.00

 incr_delay               511297     -135      -135         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511322     -117      -117         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511350     -109      -109         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511341      -98       -98         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511341      -96       -96         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511341      -96       -96         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511342      -96       -96         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511346      -93       -93         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511348      -93       -93         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511350      -93       -93         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511349      -92       -92         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511347      -91       -91         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511344      -90       -90         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511344      -90       -90         0       90
            Worst cost_group: wclk, WNS: -83.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511417      -56       -56         0       90
            Worst cost_group: wclk, WNS: -49.2
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511426      -51       -51         0       90
            Worst cost_group: wclk, WNS: -44.4
            Path: wptr_full/wbin_reg_2_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511430      -50       -50         0       90
            Worst cost_group: wclk, WNS: -42.9
            Path: wptr_full/wbin_reg_2_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511430      -48       -48         0       90
            Worst cost_group: wclk, WNS: -40.7
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511441      -41       -41         0       90
            Worst cost_group: wclk, WNS: -33.7
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511441      -40       -40         0       90
            Worst cost_group: wclk, WNS: -33.2
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511442      -40       -40         0       90
            Worst cost_group: wclk, WNS: -32.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511457      -31       -31         0       90
            Worst cost_group: wclk, WNS: -24.4
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511456      -31       -31         0       90
            Worst cost_group: wclk, WNS: -24.3
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511456      -29       -29         0       90
            Worst cost_group: wclk, WNS: -22.4
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511459      -29       -29         0       90
            Worst cost_group: wclk, WNS: -22.0
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511489      -23       -23         0       90
            Worst cost_group: wclk, WNS: -15.6
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511489      -22       -22         0       90
            Worst cost_group: wclk, WNS: -15.4
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511490      -21       -21         0       90
            Worst cost_group: wclk, WNS: -13.8
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511486      -20       -20         0       90
            Worst cost_group: wclk, WNS: -12.9
            Path: wptr_full/wbin_reg_5_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511486      -19       -19         0       90
            Worst cost_group: wclk, WNS: -12.2
            Path: wptr_full/wbin_reg_5_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511488      -19       -19         0       90
            Worst cost_group: wclk, WNS: -12.2
            Path: wptr_full/wbin_reg_5_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511494      -15       -15         0       90
            Worst cost_group: wclk, WNS: -8.2
            Path: wptr_full/wbin_reg_2_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511496      -15       -15         0       90
            Worst cost_group: wclk, WNS: -7.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511500      -14       -14         0       90
            Worst cost_group: rclk, WNS: -7.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511499      -14       -14         0       90
            Worst cost_group: rclk, WNS: -7.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       149  (       36 /      110 )  26.39
        crr_glob       225  (       29 /       36 )  1.03
         crr_200       131  (       36 /       99 )  4.12
        crr_glob       215  (       34 /       36 )  0.36
         crr_300        73  (       10 /       52 )  3.33
        crr_glob       129  (       10 /       10 )  0.21
         crr_400        43  (        0 /       27 )  1.68
        crr_glob        90  (        0 /        0 )  0.10
         crr_111       150  (       20 /      120 )  16.01
        crr_glob       180  (       18 /       20 )  0.67
         crr_210        74  (        8 /       55 )  9.55
        crr_glob       113  (        5 /        8 )  0.30
         crr_110       181  (       43 /      141 )  11.65
        crr_glob       248  (       37 /       43 )  0.69
         crr_101       145  (       25 /      111 )  6.09
        crr_glob       177  (       21 /       25 )  0.44
         crr_201        72  (        2 /       51 )  3.91
        crr_glob        99  (        2 /        2 )  0.20
         crr_211        65  (        1 /       46 )  9.16
        crr_glob        93  (        1 /        1 )  0.27
        crit_msz        96  (        7 /        9 )  0.50
       crit_upsz       139  (       16 /       16 )  0.37
       crit_slew        87  (        0 /        0 )  0.17
        setup_dn       181  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        87  (        0 /        0 )  0.00
    plc_st_fence        87  (        0 /        0 )  0.00
        plc_star        87  (        0 /        0 )  0.00
      plc_laf_st        87  (        0 /        0 )  0.00
 plc_laf_st_fence        87  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        87  (        0 /        0 )  0.00
            fopt       195  (        7 /       12 )  0.20
       crit_swap        87  (        0 /        0 )  0.16
       mux2_swap        87  (        0 /        0 )  0.01
       crit_dnsz       136  (        1 /        1 )  0.23
       load_swap        85  (        0 /        0 )  0.15
            fopt       195  (        7 /       12 )  0.20
        setup_dn       181  (        0 /        0 )  0.00
       load_isol       191  (        1 /        1 )  1.16
       load_isol       191  (        1 /        1 )  1.16
        move_for       184  (        0 /        0 )  0.07
        move_for       184  (        0 /        0 )  0.07
          rem_bi       195  (        1 /        3 )  0.07
         offload       186  (        0 /        0 )  0.04
          rem_bi       195  (        1 /        3 )  0.07
         offload       186  (        0 /        0 )  0.04
       merge_bit       108  (        1 /        1 )  0.01
     merge_idrvr       104  (        0 /        0 )  0.00
     merge_iload       104  (        0 /        0 )  0.00
    merge_idload       104  (        0 /        0 )  0.00
      merge_drvr       104  (        0 /       16 )  0.44
      merge_load       104  (        0 /       16 )  0.44
           phase       104  (        0 /        0 )  0.00
          decomp       104  (        0 /        0 )  0.36
        p_decomp       104  (        0 /        0 )  0.32
        levelize       104  (        0 /        9 )  0.11
        mb_split       104  (        0 /        0 )  0.00
        in_phase       104  (        0 /        0 )  0.00
             dup       104  (        4 /        4 )  0.21
      mux_retime        96  (        0 /        0 )  0.00
         buf2inv        96  (        0 /        0 )  0.00
             exp        52  (        1 /       27 )  0.21
       gate_deco        64  (        0 /        0 )  0.79
       gcomp_tim        65  (        1 /        1 )  0.34
  inv_pair_2_buf        88  (        0 /        0 )  0.00
 init_drc                 511499      -14       -14         0       90
            Worst cost_group: rclk, WNS: -7.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             511489      -14       -14         0       45
            Worst cost_group: rclk, WNS: -7.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        72  (        0 /        0 )  0.00
        plc_star        72  (        0 /        0 )  0.00
      drc_buf_sp       144  (        0 /       72 )  0.00
        drc_bufs       144  (        0 /       72 )  0.00
        drc_fopt        72  (        0 /        0 )  0.02
        drc_bufb        72  (        0 /        0 )  0.00
      simple_buf        72  (        0 /        0 )  0.00
             dup        72  (        0 /        0 )  0.00
       crit_dnsz        16  (        8 /        8 )  0.04
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511489      -14       -14         0       45
            Worst cost_group: rclk, WNS: -7.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511489      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        46  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        46  (        3 /        7 )  0.22
       crit_upsz        43  (        0 /        4 )  0.10
   plc_laf_lo_st        43  (        0 /        0 )  0.00
       plc_lo_st        43  (        0 /        0 )  0.00
       crit_swap        43  (        0 /        2 )  0.07
       mux2_swap        43  (        0 /        0 )  0.00
       crit_dnsz        62  (        2 /        8 )  0.10
       load_swap        41  (        0 /        5 )  0.07
            fopt        41  (        0 /        4 )  0.05
        setup_dn        41  (        0 /        0 )  0.00
       load_isol        41  (        0 /        2 )  0.25
       load_isol        41  (        0 /        1 )  0.07
        move_for        41  (        0 /        0 )  0.01
        move_for        41  (        0 /        0 )  0.01
          rem_bi        41  (        1 /        1 )  0.01
         offload        40  (        0 /        0 )  0.00
          rem_bi        40  (        0 /        0 )  0.01
         offload        40  (        0 /        0 )  0.01
       merge_bit        40  (        0 /        0 )  0.00
     merge_idrvr        40  (        0 /        0 )  0.00
     merge_iload        40  (        0 /        0 )  0.00
    merge_idload        40  (        0 /        0 )  0.00
      merge_drvr        40  (        0 /        0 )  0.07
      merge_load        40  (        0 /        0 )  0.07
           phase        40  (        0 /        0 )  0.00
          decomp        40  (        0 /        1 )  0.10
        p_decomp        40  (        0 /        0 )  0.07
        levelize        40  (        0 /        0 )  0.03
        mb_split        40  (        0 /        0 )  0.00
             dup        40  (        0 /        0 )  0.06
      mux_retime        40  (        0 /        0 )  0.00
       crr_local        40  (        0 /        1 )  1.64
         buf2inv        40  (        0 /        0 )  0.00

 init_area                511489      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 undup                    511485      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511474      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511455      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511438      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511437      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv_qb               511432      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 io_phase                 511427      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 gate_comp                511419      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 glob_area                511411      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 area_down                511406      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511403      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         7  (        2 /        2 )  0.03
         rem_buf        35  (        5 /        5 )  0.07
         rem_inv        36  (       12 /       12 )  0.10
        merge_bi        23  (       15 /       15 )  0.07
      rem_inv_qb        26  (        2 /        2 )  0.05
    seq_res_area        10  (        0 /        2 )  0.91
        io_phase        18  (        7 /        7 )  0.08
       gate_comp        35  (        2 /        5 )  0.18
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        19  (       12 /       19 )  0.09
       area_down        24  (        7 /        7 )  0.12
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        29  (        1 /        1 )  0.07
         rem_inv        23  (        0 /        0 )  0.06
        merge_bi         6  (        0 /        0 )  0.02
      rem_inv_qb        22  (        0 /        0 )  0.04

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511403      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511403      -13       -13         0       45
            Worst cost_group: rclk, WNS: -6.6
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511399      -11       -11         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511400      -10       -10         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511401       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        13  (        1 /        9 )  2.44
        crr_glob        20  (        0 /        1 )  0.06
         crr_200        13  (        0 /        9 )  0.24
        crr_glob        20  (        0 /        0 )  0.02
         crr_300        13  (        1 /       10 )  0.34
        crr_glob        25  (        1 /        1 )  0.03
         crr_400        10  (        0 /        7 )  0.26
        crr_glob        20  (        0 /        0 )  0.02
         crr_111        20  (        0 /       16 )  1.24
        crr_glob        20  (        0 /        0 )  0.06
         crr_210        21  (        5 /       17 )  1.49
        crr_glob        34  (        3 /        5 )  0.09
         crr_110        27  (        3 /       21 )  1.33
        crr_glob        27  (        1 /        3 )  0.08
         crr_101        21  (        0 /       15 )  0.50
        crr_glob        21  (        0 /        0 )  0.04
         crr_201        14  (        0 /       10 )  0.46
        crr_glob        21  (        0 /        0 )  0.03
         crr_211        14  (        1 /       10 )  2.90
        crr_glob        21  (        0 /        1 )  0.05
        crit_msz        22  (        1 /        3 )  0.11
       crit_upsz        21  (        0 /        0 )  0.05
       crit_slew        21  (        0 /        0 )  0.03
        setup_dn        41  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        21  (        0 /        0 )  0.00
    plc_st_fence        21  (        0 /        0 )  0.00
        plc_star        21  (        0 /        0 )  0.00
      plc_laf_st        21  (        0 /        0 )  0.00
 plc_laf_st_fence        21  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        21  (        0 /        0 )  0.00
            fopt        42  (        1 /        2 )  0.04
       crit_swap        21  (        0 /        0 )  0.04
       mux2_swap        21  (        0 /        0 )  0.00
       crit_dnsz        28  (        0 /        0 )  0.04
       load_swap        21  (        0 /        0 )  0.03
            fopt        42  (        1 /        2 )  0.04
        setup_dn        41  (        0 /        0 )  0.00
       load_isol        40  (        0 /        0 )  0.17
       load_isol        40  (        0 /        0 )  0.17
        move_for        40  (        1 /        1 )  0.02
        move_for        40  (        1 /        1 )  0.02
          rem_bi        38  (        0 /        1 )  0.01
         offload        38  (        0 /        0 )  0.01
          rem_bi        38  (        0 /        1 )  0.01
         offload        38  (        0 /        0 )  0.01
       merge_bit        19  (        0 /        0 )  0.00
     merge_idrvr        19  (        0 /        0 )  0.00
     merge_iload        19  (        0 /        0 )  0.00
    merge_idload        19  (        0 /        0 )  0.00
      merge_drvr        19  (        0 /        3 )  0.07
      merge_load        19  (        0 /        3 )  0.07
           phase        19  (        0 /        0 )  0.00
          decomp        14  (        1 /        1 )  0.06
        p_decomp        10  (        0 /        0 )  0.04
        levelize        10  (        0 /        1 )  0.01
        mb_split        10  (        0 /        0 )  0.00
        in_phase        10  (        0 /        0 )  0.00
             dup        10  (        0 /        0 )  0.01
      mux_retime        10  (        0 /        0 )  0.00
         buf2inv        10  (        0 /        0 )  0.00
             exp         3  (        0 /        3 )  0.04
       gate_deco         8  (        0 /        0 )  0.11
       gcomp_tim         4  (        0 /        0 )  0.02
  inv_pair_2_buf        10  (        0 /        0 )  0.00
 init_drc                 511401       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.01
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511401       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                511401       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 undup                    511399       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 rem_inv                  511397       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 rem_inv_qb               511396       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 gate_comp                511389       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 glob_area                511388       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         5  (        1 /        3 )  0.04
         rem_buf        28  (        0 /        0 )  0.07
         rem_inv        26  (        2 /        3 )  0.07
        merge_bi         8  (        0 /        0 )  0.02
      rem_inv_qb        23  (        1 /        1 )  0.05
        io_phase        14  (        0 /        0 )  0.03
       gate_comp        30  (        3 /        6 )  0.18
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        15  (        4 /       15 )  0.08
       area_down        21  (        0 /        1 )  0.10
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511388       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        10  (        0 /        0 )  0.05
       crit_upsz        10  (        0 /        0 )  0.03
       crit_slew        10  (        0 /        0 )  0.02
        setup_dn        10  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        10  (        0 /        0 )  0.00
    plc_st_fence        10  (        0 /        0 )  0.00
        plc_star        10  (        0 /        0 )  0.00
      plc_laf_st        10  (        0 /        0 )  0.00
 plc_laf_st_fence        10  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        10  (        0 /        0 )  0.00
       plc_lo_st        10  (        0 /        0 )  0.00
            fopt        10  (        0 /        0 )  0.00
       crit_swap        10  (        0 /        0 )  0.01
       mux2_swap        10  (        0 /        0 )  0.00
       crit_dnsz        18  (        0 /        0 )  0.03
       load_swap        10  (        0 /        0 )  0.02
            fopt        10  (        0 /        1 )  0.02
        setup_dn        10  (        0 /        0 )  0.00
       load_isol        10  (        0 /        0 )  0.08
       load_isol        10  (        0 /        0 )  0.02
        move_for        10  (        0 /        0 )  0.01
        move_for        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
           phase        10  (        0 /        0 )  0.00
        in_phase        10  (        0 /        0 )  0.00
       merge_bit        10  (        0 /        0 )  0.00
     merge_idrvr        10  (        0 /        0 )  0.00
     merge_iload        10  (        0 /        0 )  0.00
    merge_idload        10  (        0 /        0 )  0.00
      merge_drvr        10  (        0 /        2 )  0.04
      merge_load        10  (        0 /        2 )  0.04
          decomp        10  (        0 /        0 )  0.03
        p_decomp        10  (        0 /        0 )  0.03
        levelize        10  (        0 /        1 )  0.01
        mb_split        10  (        0 /        0 )  0.00
             dup        10  (        0 /        0 )  0.01
      mux_retime        10  (        0 /        0 )  0.00
         buf2inv        10  (        0 /        0 )  0.00
             exp         3  (        0 /        3 )  0.03
       gate_deco         8  (        0 /        0 )  0.11
       gcomp_tim         5  (        0 /        0 )  0.03
  inv_pair_2_buf        10  (        0 /        0 )  0.00

 init_drc                 511388       -6        -6         0       45
            Worst cost_group: wclk, WNS: -6.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 103: set stage genus
@file(genus.tcl) 104: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 106: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
@file(genus.tcl) 107: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 108: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 112: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 113: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 119: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 4> exit 1
Abnormal exit.Abnormal exit.
