$comment
	File created using the following command:
		vcd file TEI_GRUPO17.msim.vcd -direction
$end
$date
	Mon Jul 28 22:38:30 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module decodificador_salida_vlg_vec_tst $end
$var reg 1 ! Q0 $end
$var reg 1 " Q1 $end
$var reg 1 # Q2 $end
$var wire 1 $ Q0_UA $end
$var wire 1 % Q0_UC $end
$var wire 1 & Q0_UE $end
$var wire 1 ' Q1_UA $end
$var wire 1 ( Q1_UC $end
$var wire 1 ) Q1_UE $end
$var wire 1 * Q2_UC $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 Q2_UC~output_o $end
$var wire 1 3 Q1_UC~output_o $end
$var wire 1 4 Q0_UC~output_o $end
$var wire 1 5 Q1_UE~output_o $end
$var wire 1 6 Q0_UE~output_o $end
$var wire 1 7 Q1_UA~output_o $end
$var wire 1 8 Q0_UA~output_o $end
$var wire 1 9 Q2~input_o $end
$var wire 1 : Q1~input_o $end
$var wire 1 ; Q0~input_o $end
$var wire 1 < inst3~combout $end
$var wire 1 = inst6~0_combout $end
$var wire 1 > inst9~combout $end
$var wire 1 ? inst12~combout $end
$var wire 1 @ inst14~combout $end
$var wire 1 A inst17~combout $end
$var wire 1 B inst8~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
1&
0'
0(
0)
0*
x+
0,
1-
x.
1/
10
11
02
03
14
05
16
07
08
19
0:
0;
0<
0=
1>
0?
1@
0A
0B
$end
#1000000
