current_x	,	V_421
"CLKIN4DDR = 2 * %d / %d * %lu / %d = %lu\n"	,	L_33
CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS	,	F_255
num_data_lanes_dssdev	,	V_295
DSI_DATA4_P	,	V_324
DSI_DATA4_N	,	V_325
status_reg	,	V_131
DSI_FLUSH	,	F_191
"dsi pll source = %s\n"	,	L_48
framedone_data	,	V_441
"Could not find suitable clock settings.\n"	,	L_26
ddr2ns	,	F_133
dsi_packet_sent_handler_data	,	V_350
"dss2_alwon_fck"	,	L_178
dsi_display_uninit_dispc	,	F_218
pm_runtime_put	,	F_67
"Failed to set dsi_vc_enable to %d\n"	,	L_88
size	,	V_349
isr_table	,	V_116
pll_locked	,	V_145
IRQ_NONE	,	V_122
dsi_register_isr_vc	,	F_57
"dsi_display_enable\n"	,	L_165
"L4"	,	L_158
"Failed to set dsi_if_enable to %d\n"	,	L_18
dispc_set_clock_div	,	F_223
debug_irq	,	V_105
file_operations	,	V_262
ddr_clk	,	V_303
cache_cinfo	,	V_208
tclk_zero	,	V_311
dsi_unregister_isr	,	F_56
vdds_dsi_enabled	,	V_244
a	,	V_211
clkin	,	V_188
b	,	V_212
e	,	V_141
f	,	V_217
data2	,	V_389
dsi_runtime_resume	,	F_278
h	,	V_36
data1	,	V_388
i	,	V_95
irq	,	V_119
dsi_set_stop_state_counter	,	F_183
"vc(%d) busy when trying to config for L4\n"	,	L_91
l	,	V_147
CS	,	V_63
p	,	V_377
r	,	V_140
s	,	V_251
t	,	V_23
dsi_create_debugfs_files_irq	,	F_114
v	,	V_348
w	,	V_35
x	,	T_3
y	,	V_410
dsi_get_overlay_fifo_thresholds	,	F_236
DSI_TX_FIFO_VC_SIZE	,	V_274
dsi_configure_dispc_clocks	,	F_221
omapdss_dsi_enable_te	,	F_235
setup_time	,	V_27
DSI_DATA2_N	,	V_321
use_sys_clk	,	V_187
DSI_COMPLEXIO_IRQ_STATUS	,	V_124
dsi_vc_dcs_read_2	,	F_178
DSI_DATA2_P	,	V_320
dsi_vc_dcs_read_1	,	F_177
isr	,	V_112
dss_clk	,	V_163
dev_dbg	,	F_267
highfreq	,	V_189
"Virtual Channel not allocated to display %s\n"	,	L_174
"dsi_update_screen_l4 (%d,%d %dx%d)\n"	,	L_150
packet_len	,	V_437
enlarge_update_area	,	V_445
x16	,	V_395
"OMAP DSI rev %d.%d\n"	,	L_185
dsi_enable_scp_clk	,	F_83
dsi_pll_set_clock_div	,	F_92
add	,	V_347
data2_lane	,	V_292
screen_width	,	V_428
rev	,	V_497
vp_data	,	V_351
err_alloc	,	V_502
dsi_get_pll_hsdiv_dsi_rate	,	F_77
DSI_PLL_POWER_ON_ALL	,	V_175
regm_dsi_start	,	V_224
DSI_CLK_TIMING	,	V_273
spin_unlock_irqrestore	,	F_52
"pclkfree"	,	L_32
debug_fops	,	V_263
init_timer	,	F_260
isr_array_size	,	V_110
"HS busy when enabling ULPS\n"	,	L_137
"dsi_vc_dcs_read(ch%d, dcs_cmd %x)\n"	,	L_129
iounmap	,	F_269
"\tDCS long response, len %d\n"	,	L_115
"dsi1_irqs"	,	L_66
DECLARE_COMPLETION_ONSTACK	,	F_150
dsi_clock_info	,	V_177
dsi_cio_disable_lane_override	,	F_136
ERRSYNCESC1	,	V_72
"CIO PWR clock domain not coming out of reset.\n"	,	L_81
ERRSYNCESC2	,	V_73
dsi2_dump_irqs	,	F_113
ERRSYNCESC3	,	V_74
VERBOSE_IRQ	,	F_28
sys_clk	,	V_144
timings	,	V_458
lp_clk_div	,	V_165
pck	,	V_214
dss_select_dispc_clk_source	,	F_225
regn_start	,	V_218
DISPC_IRQ_FRAMEDONE2	,	V_454
dsi1_dump_regs	,	F_123
spin_unlock	,	F_35
dsi_vc_config_vp	,	F_160
"%s (%s) not active\n"	,	L_175
"can't get IORESOURCE_MEM DSI\n"	,	L_181
req_pck	,	V_195
DSI_FIFO_SIZE_32	,	V_400
dsi_data	,	V_1
"DSI CIO error, cio irqstatus %x\n"	,	L_9
data_type	,	V_370
max_dss_fck	,	V_205
"\t\tSoT Sync Error\n"	,	L_97
dsi_proto_config	,	F_185
FEAT_PARAM_DSIPLL_FINT	,	V_490
err_get_dss	,	V_512
ths_eot	,	V_409
channel	,	V_61
"%u bytes, %u kbytes/sec\n"	,	L_2
cache_clk_freq	,	V_216
dss_runtime_put	,	F_277
_dsi_initialize_irq	,	F_50
"VC(%d) busy when trying to configure it!\n"	,	L_90
"-- CIO interrupts --\n"	,	L_65
clk_put	,	F_249
tclk_trail	,	V_310
to_platform_device	,	F_275
omap_dss_device	,	V_5
debug_write	,	V_366
clk	,	V_492
regulator_disable	,	F_104
dss_feat_get_param_max	,	F_90
omap_dispc_unregister_isr	,	F_219
IRQ_HANDLED	,	V_128
dss_get_dispc_clk_source	,	F_107
clocks	,	V_167
ECC_NO_CORR	,	V_69
driver	,	V_448
"-- DSI%d interrupts --\n"	,	L_63
dsi_vc_flush_long_data	,	F_162
enable_hsclk	,	V_238
"cannot lock PLL\n"	,	L_39
max_dsi_packet_size	,	V_413
dsi_calc_clock_param_ranges	,	F_243
dsi_vc_dcs_write_nosync	,	F_172
vc_id	,	V_374
"can't get sys_clk\n"	,	L_180
wait	,	V_338
errors_lock	,	V_103
ddr_clk_post	,	V_406
DSI_TX_FIFO_VC_EMPTINESS	,	V_279
omap_dsi1hw_probe	,	F_251
DSI_RX_FIFO_VC_SIZE	,	V_275
dsi_calc_clock_rates	,	F_87
vsw	,	V_462
regm_dispc_start	,	V_222
"dsi_vc_send_long, %d bytes\n"	,	L_121
"\tDCS short response, 2 byte: %04x\n"	,	L_133
dss_select_lcd_clk_source	,	F_227
err	,	V_237
dss_feat_get_reg_field	,	F_96
"LP_RX_TO %lu ticks (%#x%s%s) = %lu ns\n"	,	L_140
"tclk_prepare %u (%uns)\n"	,	L_76
LDO_POWER_GOOD	,	V_59
dsi_vc_send_null	,	F_171
omap_dsi_isr_t	,	T_5
dsi_handle_irq_errors	,	F_36
vcstatus	,	V_93
phy	,	V_8
best_dispc	,	V_201
"\t\tDSI Protocol Violation\n"	,	L_111
ciostatus	,	V_94
data1_lane	,	V_291
err_cio_pwr	,	V_335
dsi_dump_dsidev_regs	,	F_116
dsi_cio_timings	,	F_134
mode	,	V_356
DSI_CTRL	,	V_155
"\tunknown datatype 0x%02x\n"	,	L_116
function	,	V_506
dsi_fclk	,	V_164
PLL_UNLOCK	,	V_51
"OMAP2_DSS_MIN_FCK_PER_PCK setting. Turning "	,	L_23
dsi_clk_src	,	V_254
dsi_handle_isrs	,	F_39
dss_has_feature	,	F_73
pix	,	V_432
"regm_dispc = %d, %s (%s) = %lu\n"	,	L_36
OMAP_DSS_OVL_MGR_CAP_DISPC	,	V_451
mod_timer	,	F_196
overlays	,	V_424
"TX_STOP bit not going down\n"	,	L_84
"DSI resets: "	,	L_13
"request_irq failed\n"	,	L_184
dsi_fclk_src	,	V_469
sema_init	,	F_257
old_mask	,	V_132
board_data	,	V_504
dsi_get_pll_hsdiv_dispc_rate	,	F_76
dsi_dump_clocks	,	F_109
DSSERR	,	F_37
dss_start_update	,	F_195
dsi_pll_power_state	,	V_171
DSI_IRQENABLE	,	V_133
regm_dispc_end	,	V_223
ths_exit	,	V_308
omap_dsi_update	,	F_209
"DSI VC(%d) error, vc irqstatus %x\n"	,	L_8
"\t\tInvalid Transmission Length\n"	,	L_109
"PLL init done\n"	,	L_45
dsi_mem	,	V_499
err_get_dsi	,	V_475
IS_ERR	,	F_100
omapdss_dsi_vc_enable_hs	,	F_161
spin_lock_init	,	F_254
DIV_ROUND_UP	,	F_187
" x4"	,	L_141
"%s (%s)\t%-16luregm_dsi %u\t(%s)\n"	,	L_54
dsi_vc_dcs_write_0	,	F_174
dsi_vc_dcs_write_1	,	F_175
DSI_VC_IRQENABLE	,	F_48
ULPSACTIVENOT_ALL0	,	V_90
len	,	V_371
ULPSACTIVENOT_ALL1	,	V_91
stats	,	V_257
lanes	,	V_314
DSI_CIO_IRQ_ULPSACTIVENOT_ALL0	,	V_391
state	,	V_172
"cannot lock PLL when enabling clocks\n"	,	L_12
ths_prepare_ths_zero	,	V_306
dsi_display_uninit_dsi	,	F_228
dsi_pll_power	,	F_85
"dss_sys_clk"	,	L_31
DSI_REVISION	,	V_265
DSI_SYSSTATUS	,	V_267
"\t\tEoT Sync Error\n"	,	L_98
DSI_DT_DCS_READ	,	V_387
perf_setup_time	,	V_24
"\tDCS short response, 1 byte: %02x\n"	,	L_132
tclk_post	,	V_403
wait_for_completion_timeout	,	F_151
"\tsending remainder bytes %d\n"	,	L_124
BTA	,	V_68
"the constraint off.\n"	,	L_24
free_idx	,	V_137
lptxscp_start	,	V_315
GFP_KERNEL	,	V_500
dsi_wait_pll_hsdiv_dispc_active	,	F_241
cur	,	V_199
STATEULPS3	,	V_83
ctrl	,	V_38
mutex_init	,	F_256
STATEULPS2	,	V_82
STATEULPS1	,	V_81
debug_read	,	V_367
mutex_unlock	,	F_232
found	,	V_215
"DSI IRQ: 0x%x: "	,	L_3
dsi_sync_vc	,	F_155
BUG	,	F_130
"Failed to complete previous frame transfer\n"	,	L_85
arg	,	V_113
dss_get_dsi_clk_source	,	F_80
DSI_COMPLEXIO_POWER_ULPS	,	V_392
"clkin (%s) rate %ld, highfreq %d\n"	,	L_30
nullpkg	,	V_378
err_get_clk	,	V_505
bitnum	,	V_21
"Error while sending BTA: %x\n"	,	L_120
dsi_init_display	,	F_237
omapdss_dsi_display_disable	,	F_234
"LP busy when enabling ULPS\n"	,	L_138
seq_file	,	V_250
omap_dispc_register_isr	,	F_212
regm	,	V_181
dsi_get_dsidev_from_dssdev	,	F_3
regn	,	V_179
regn_end	,	V_219
del_timer	,	F_44
"can't get fck\n"	,	L_177
dsi1_dump_irqs	,	F_112
mutex_lock	,	F_230
dsi_if_enable	,	F_74
"dsi_vc_enable_hs(%d, %d)\n"	,	L_93
start_offset	,	V_419
"RX fifo empty when trying to read.\n"	,	L_130
tlpx_half	,	V_309
update_region	,	V_34
tclk_pre	,	V_402
dsi_collect_irq_stats	,	F_32
dsi2_dump_regs	,	F_124
bytespp	,	V_417
OMAP_DSS_PARALLELMODE_DSI	,	V_456
bytespl	,	V_433
dsi_packet_sent_handler_vp	,	F_148
line_buf_size	,	V_438
bytespf	,	V_434
DSI_DT_RX_SHORT_READ_2	,	V_364
DSI_DT_RX_SHORT_READ_1	,	V_363
"%d\n"	,	L_71
__cancel_delayed_work	,	F_203
"DSI%d can't support more than %d data lanes\n"	,	L_170
"tlpx_half %u (%uns), tclk_trail %u (%uns), "	,	L_74
dispc_set_parallel_interface_mode	,	F_214
DSI_TIMING2	,	V_269
DSI_TIMING1	,	V_268
"out of reset\n"	,	L_78
platform_get_irq	,	F_264
err_get_irq	,	V_510
DSI_CLK_P	,	V_316
trans_time	,	V_28
DSI_CLK_N	,	V_317
DSI_VC_IRQ_BTA	,	V_368
clk_get_rate	,	F_81
DSI_COMPLEXIO_IRQ_ENABLE	,	V_135
DSI_VC_CTRL	,	F_118
ETIMEDOUT	,	V_444
FEAT_PARAM_DSIPLL_REGN	,	V_486
dispc	,	V_466
"- DSI%d PLL -\n"	,	L_47
dsi_vc_write_long_payload	,	F_168
FEAT_PARAM_DSIPLL_REGM	,	V_487
hbp	,	V_461
name	,	V_26
omap_dsi_set_vc_id	,	F_239
pixels_left	,	V_416
LP_RX_TIMEOUT	,	V_55
HS_TX_TIMEOUT	,	V_54
isr_table_cio	,	V_118
"\t\t(reserved7)\n"	,	L_103
"DISPC"	,	L_156
dispc_set_tft_data_lines	,	F_216
ktime_to_us	,	F_25
caps	,	V_450
"on"	,	L_53
dsi_write_reg	,	F_7
dsi_bus_lock	,	F_11
DSI_CATCH_MISSING_TE	,	F_43
clk_pol	,	V_297
kzalloc	,	F_252
get_resolution	,	V_449
ERRCONTENTIONLP0_2	,	V_86
ERRCONTENTIONLP0_1	,	V_84
ERRESC3	,	V_77
ERRESC2	,	V_76
ERRCONTENTIONLP0_3	,	V_88
"TA_TO %lu ticks (%#x%s%s) = %lu ns\n"	,	L_144
ERRESC1	,	V_75
FEAT_PARAM_DSIPLL_REGM_DSI	,	V_489
DSI_PLL_STATUS	,	V_146
cpu_is_omap34xx	,	F_247
dsi_cio_power	,	F_126
vdds_dsi	,	V_243
"Failed to set dispc clocks\n"	,	L_163
"dsi2_irqs"	,	L_67
"\tACK with ERROR (%#x):\n"	,	L_95
start	,	V_509
_omap_dsi_configure_irqs	,	F_45
"DSI VC(%d) IRQ 0x%x: "	,	L_5
"ERROR FIFO FULL, aborting transfer\n"	,	L_126
DSI_IRQ_COMPLEXIO_ERR	,	V_123
dsi_completion_handler	,	F_16
"dsi_display_enable FAILED\n"	,	L_167
DSI_IRQ_CHANNEL_MASK	,	V_42
cur_dispc	,	V_213
regulator_enable	,	F_102
DSI_COMPLEXIO_POWER_OFF	,	V_341
regm_end	,	V_221
dsi_get_line_buf_size	,	F_129
enable_reg	,	V_130
PLL_RECALL	,	V_52
regm_start	,	V_220
"rx fifo not empty when sending BTA, dumping data:\n"	,	L_118
default_mask	,	V_129
pck_div	,	V_467
WAKEUP	,	V_48
update_channel	,	V_352
DSI_DT_RX_ACK_WITH_ERR	,	V_362
SYNC_LOST	,	V_58
fifo_low	,	V_481
buswidth	,	V_399
VC0	,	V_44
"%s (%s)\t%-16luregm_dispc %u\t(%s)\n"	,	L_51
VC2	,	V_46
VC1	,	V_45
vc_irqs	,	V_100
VC3	,	V_47
clk_enable	,	F_69
dcs_cmd	,	V_383
dsi_get_dsidrv_data	,	F_1
hfp	,	V_460
dsi_bus_is_locked	,	F_15
"\t\tECC Error, multi-bit (not corrected)\n"	,	L_105
err3	,	V_471
err2	,	V_369
err1	,	V_246
err0	,	V_245
lcd_clk_src	,	V_470
flags	,	V_136
dsi_get_txbyteclkhs	,	F_78
dispc_find_clk_divs	,	F_91
dsi_call_isrs	,	F_38
"Failed to calc dispc clocks\n"	,	L_162
fck	,	V_396
dsi_cio_init	,	F_138
pm_runtime_disable	,	F_270
dsi_vc_send_short	,	F_170
dsi_runtime_get	,	F_62
dsi_register_isr_cio	,	F_59
DSI_VC_IRQ_PACKET_SENT	,	V_62
dss_setup_partial_planes	,	F_207
"dsi fclk source = %s (%s)\n"	,	L_56
"\n"	,	L_4
"DSI(%s): %u us + %u us = %u us (%uHz), "	,	L_1
DSI_DT_DCS_LONG_WRITE	,	V_382
DSI_DSIPHY_CFG10	,	V_326
scp_clk_refcount	,	V_170
DISPC_IRQ_FRAMEDONE	,	V_453
lck_div	,	V_465
dispc_runtime_put	,	F_276
ktime_t	,	T_2
dsi_irqs	,	V_99
OMAP_DSS_CLK_SRC_FCK	,	V_162
te_enabled	,	V_354
cio_irqs	,	V_101
dsi_create_debugfs_files_reg	,	F_125
" x16"	,	L_143
"can't ioremap DSI\n"	,	L_182
dsi_get_num_data_lanes	,	F_127
"dsi_if_enable(%d)\n"	,	L_17
DSSDBG	,	F_63
dsi_pll_calc_clock_div_pck	,	F_89
"\tDCS short response, 1 byte: %#x\n"	,	L_113
FEAT_DSI_VC_OCP_WIDTH	,	V_359
FIFO_TX_OVF	,	V_66
schedule_hrtimeout	,	F_141
REG_FLD_MOD	,	F_75
pixels	,	V_430
"Failed to complete previous l4 transfer\n"	,	L_86
dsi_isr_data	,	V_108
burst_size	,	V_480
isr_data	,	V_111
dsi_update_screen_dispc	,	F_192
"DSI Fint %ld\n"	,	L_29
OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE	,	V_483
"\t\tHS Receive Timeout Error\n"	,	L_101
trans_us	,	V_31
regm_dsi_max	,	V_186
DSI_VC_LONG_PACKET_HEADER	,	F_120
"%d"	,	L_89
_dsi_register_isr	,	F_53
dispc_enable_fifohandcheck	,	F_215
DSI_VC_SHORT_PACKET_HEADER	,	F_122
IORESOURCE_MEM	,	V_507
isr_tables_copy	,	V_127
pm_runtime_enable	,	F_258
dispc_enable_sidle	,	F_199
ns2ddr	,	F_132
dsi_pll_init	,	F_98
ECC_CORR	,	V_64
WARN_ON	,	F_65
irq_stats_lock	,	V_96
TA_TIMEOUT	,	V_60
cache_req_pck	,	V_207
tclk_prepare	,	V_312
dispc_calc_clock_rates	,	F_222
ddr	,	V_304
dsi_vc_send_bta	,	F_165
ktime_sub	,	F_24
dsi_vc_set_max_rx_packet_size	,	F_179
"failed to set complexio power state to "	,	L_70
_omap_dsi_set_irqs_cio	,	F_49
PLL_LOCK	,	V_50
omap_dsi_request_vc	,	F_238
"DSI_FCLK\t%lu\n"	,	L_57
plane	,	V_479
dispc_disable_sidle	,	F_193
dss_debug	,	V_151
fifo_high	,	V_482
dsi_register_isr	,	F_55
b0	,	V_148
b1	,	V_149
b2	,	V_150
data1_pol	,	V_298
b3	,	V_375
b4	,	V_376
dev	,	V_4
dsi_module	,	V_161
total_bytes	,	V_29
print_irq_status	,	F_27
omap_dss_stop_device	,	F_233
omap_dsi_release_vc	,	F_240
"enter_hs_mode_lat %u, exit_hs_mode_lat %u\n"	,	L_149
dsi_packet_sent_handler_l4	,	F_153
ARRAY_SIZE	,	F_40
"platform_get_irq failed\n"	,	L_183
color_mode	,	V_426
"DSI init\n"	,	L_169
EIO	,	V_156
FEAT_PARAM_DSIPLL_LPDIV	,	V_491
"dsi_pll_calc\n"	,	L_25
total_us	,	V_32
omap_overlay	,	V_422
dsi_init_platform_driver	,	F_281
"manual ulps exit\n"	,	L_80
""	,	L_142
free_irq	,	F_268
pixel_size	,	V_39
_omap_dsi_set_irqs_vc	,	F_47
"LP_CLK\t\t%lu\n"	,	L_60
err_ioremap	,	V_508
dispc_runtime_get	,	F_280
EBUSY	,	V_139
FIFO_TX_UDF	,	V_70
err_cio_pwr_dom	,	V_336
__raw_readl	,	F_10
completion	,	V_20
_dsi_unregister_isr	,	F_54
"can't get VDDS_DSI regulator\n"	,	L_43
disconnect_lanes	,	V_249
dsi_irq_stats	,	V_256
print_irq_status_cio	,	F_31
dsi_pll_uninit	,	F_105
jiffies	,	V_259
current_cinfo	,	V_157
dsi_wait_pll_hsdiv_dsi_active	,	F_242
"vc(%d) busy when trying to config for VP\n"	,	L_92
platform_device	,	V_2
"\t\tFalse Control Error\n"	,	L_102
dss_plat_data	,	V_494
ktime_get	,	F_21
dh	,	V_447
data2_pol	,	V_299
down	,	F_12
ths_prepare	,	V_305
"DSI clock info found from cache\n"	,	L_21
dt	,	V_361
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI	,	V_227
dw	,	V_446
dsi_bus_unlock	,	F_13
in_interrupt	,	F_156
DUMPREG	,	F_117
set_current_state	,	F_140
bus_lock	,	V_16
framedone_callback	,	V_440
irqstatus	,	V_92
info	,	V_425
dsi_cio_wait_tx_clk_esc_reset	,	F_137
"CIO (%d) "	,	L_15
dsi_read_reg	,	F_9
count	,	V_17
FEAT_DSI_PLL_FREQSEL	,	V_234
"Illegal FIFO configuration\n"	,	L_83
omap_plane	,	V_478
dsi_reg	,	V_12
RESYNC	,	V_49
dsi_sync_vc_vp	,	F_149
"fifo stalls overflow, pixels left %d\n"	,	L_153
"dsi pll go bit not going down.\n"	,	L_38
regm_dispc	,	V_183
"dsi_vc_dcs_write(ch %d, cmd 0x%02x, len %d) failed\n"	,	L_128
_dsi_print_reset_status	,	F_71
lane_mask	,	V_333
platform_get_resource	,	F_261
dsi_perf_mark_start	,	F_22
dsi_get_num_data_lanes_dssdev	,	F_128
omap_dsi_irq_handler	,	F_41
pwstate	,	V_240
DSI_DATA3_N	,	V_323
work_struct	,	V_442
fifo_stalls	,	V_412
DSI_DATA3_P	,	V_322
"PLL (%d) "	,	L_14
"failed to start device\n"	,	L_166
DSI_VC_IRQSTATUS	,	F_42
DSI_PLL_POWER_OFF	,	V_248
print_irq_status_vc	,	F_30
hsw	,	V_459
dsi_enable_pll_clock	,	F_68
"dsi_vc_send_short(ch%d, dt %#x, b1 %#x, b2 %#x)\n"	,	L_125
DSI_PLL_GO	,	V_236
dsi_vc_dcs_write	,	F_173
omap_video_timings	,	V_457
enter_ulps	,	V_472
ths_trail	,	V_307
"- DSI%d -\n"	,	L_55
horiz_inc	,	V_420
retry	,	V_210
CONFIG_OMAP2_DSS_FAKE_VSYNC	,	F_204
ticks	,	V_393
"Fint\t\t%-16luregn %u\n"	,	L_49
dsi_pll_hsdiv_dispc_clk	,	V_158
dsi_update_screen_l4	,	F_188
"Data rate on 1 DSI lane %ld Mbps\n"	,	L_34
dsi_enter_ulps	,	F_180
dsi_cio_enable_lane_override	,	F_135
omapdss_dsi_display_enable	,	F_229
FEAT_PARAM_DSIPLL_REGM_DISPC	,	V_488
clk_disable	,	F_70
ENOMEM	,	V_501
dev_get_drvdata	,	F_2
"PLL uninit done\n"	,	L_46
DSI_SYSCONFIG	,	V_266
"DDR_CLK\t\t%lu\n"	,	L_58
bit	,	V_353
omap_dsi_prepare_update	,	F_206
err_scp_clk_dom	,	V_331
regm_dispc_max	,	V_184
"dsi_display_disable\n"	,	L_168
dispc_set_lcd_display_type	,	F_213
DSI_DT_DCS_SHORT_WRITE_1	,	V_381
DSI_DT_DCS_SHORT_WRITE_0	,	V_380
perf_start_time	,	V_25
lock	,	V_473
err_get_dispc	,	V_513
id	,	V_11
dsi_disable_scp_clk	,	F_84
total_ticks	,	V_397
ERRCONTROL1	,	V_78
bits	,	V_327
PACKET_SENT	,	V_65
ERRCONTROL3	,	V_80
ERRCONTROL2	,	V_79
DSI_COMPLEXIO_CFG1	,	V_153
DSI_COMPLEXIO_CFG2	,	V_276
dss_feat_get_clk_source_name	,	F_95
ENOSPC	,	V_485
"\t\tEscape Mode Entry Command Error\n"	,	L_99
dsidev	,	V_3
FEAT_DSI_REVERSE_TXCLKESC	,	V_154
data3_pol	,	V_300
omap_display_platform_data	,	V_493
cpu_is_omap3630	,	F_248
"\t\t(reserved14)\n"	,	L_110
"\t\tData type not recognized\n"	,	L_107
dsi_dump_dsidev_clocks	,	F_106
dsi_vc_initial_config	,	F_158
FEAT_REG_DSIPLL_REGM_DISPC	,	V_230
status	,	V_41
"trying again.\n"	,	L_28
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC	,	V_226
lp_clk	,	V_166
"period %u ms\n"	,	L_61
"dsi_vc_dcs_read(ch %d, cmd 0x%02x) failed\n"	,	L_135
DSI_VC_MODE_L4	,	V_358
data4_lane	,	V_294
dispc_clock_info	,	V_197
DSI_VC_IRQ_ERROR_MASK	,	V_106
dispc_cinfo	,	V_198
dss_runtime_get	,	F_279
FEAT_PARAM_DSS_FCK	,	V_206
scr_width	,	V_418
u16	,	T_7
err_start_dev	,	V_474
"HS_TX_TO %lu ticks (%#x%s%s) = %lu ns\n"	,	L_147
"Turning FCK/PCK constraint off and"	,	L_27
dsi_set_lane_config	,	F_131
regm_max	,	V_182
dsi_set_hs_tx_timeout	,	F_184
HRTIMER_MODE_REL	,	V_340
PIS	,	F_29
complete	,	F_17
DSI_COMPLEXIO_POWER_ON	,	V_334
dsi_vc_flush_receive_data	,	F_164
fint_max	,	V_192
"dsi_vc_enable channel %d, enable %d\n"	,	L_87
dsi_get_clocks	,	F_245
min_fck_per_pck	,	V_202
" x8"	,	L_145
dsi_vc_dcs_read	,	F_176
last_reset	,	V_258
pdev	,	V_142
enter_hs_mode_lat	,	V_407
u32	,	T_1
DSI_STOPCLK_TIMING	,	V_283
lpdiv_max	,	V_168
"total pixels %d\n"	,	L_152
"off"	,	L_52
dispc_pclk_rate	,	F_88
dsi_cio_uninit	,	F_142
dsi_perf	,	V_33
"TxByteClkHS\t%lu\n"	,	L_59
"DSI error, irqstatus %x\n"	,	L_7
debugfs_dir	,	V_261
dsi_proto_timings	,	F_186
spin_lock_irqsave	,	F_51
regulator_put	,	F_273
data4_pol	,	V_301
"Framedone not received for 250ms!\n"	,	L_157
dsi	,	V_9
dsi_set_lp_clk_divisor	,	F_82
dispc_fclk_src	,	V_468
errors	,	V_104
"TE not received for 250ms!\n"	,	L_155
irq_count	,	V_98
KERN_INFO	,	V_40
ns	,	V_302
isr_table_vc	,	V_117
DSI_CLK_CTRL	,	V_169
dsi_get_dsidev_id	,	F_5
DSI_VC_LONG_PACKET_PAYLOAD	,	F_121
best	,	V_200
ok	,	V_329
DSI_PLL_POWER_ON_DIV	,	V_174
"CIO TXCLKESC%d domain not coming "	,	L_77
schedule_delayed_work	,	F_194
clk_get	,	F_246
regm_dsi	,	V_185
dev_name	,	F_266
dsi_isr_tables	,	V_114
fint	,	V_191
FEAT_REG_DSIPLL_REGN	,	V_228
FEAT_REG_DSIPLL_REGM	,	V_229
container_of	,	F_201
isr_tables	,	V_115
"\t\tSoT Error\n"	,	L_96
callback	,	F_210
err_init_dispc	,	V_476
"cannot get VC for display %s"	,	L_171
err_tx_clk_esc_rst	,	V_337
OMAP_DSS_DISPLAY_CAP_TEAR_ELIM	,	V_484
is_tft	,	V_194
omap_dss_clk_source	,	V_252
in_use	,	V_328
platform_driver_unregister	,	F_284
DSI_DT_RX_DCS_LONG_READ	,	V_365
INIT_DELAYED_WORK_DEFERRABLE	,	F_259
exit_hs_mode_lat	,	V_408
DSI_PLL_POWER_ON_HSCLK	,	V_247
"sys_clk"	,	L_179
"Requested pixel clock not possible with the current "	,	L_22
module	,	V_10
request_irq	,	F_265
"PLL OK\n"	,	L_164
setup_us	,	V_30
cinfo	,	V_178
dss_feat_get_param_min	,	F_244
"PLL not coming out of reset.\n"	,	L_44
device	,	V_37
"irqs %d\n"	,	L_62
regm_dsi_end	,	V_225
ACK_TRIGGER	,	V_57
DSI_PLL_CONFIGURATION2	,	V_235
omap_dsi1hw_driver	,	V_514
seq_printf	,	F_108
dsi_runtime_suspend	,	F_274
FEAT_DSI_PLL_PWR_BUG	,	V_173
DSI_CIO_IRQ_ERROR_MASK	,	V_107
DSI_PLL_CONFIGURATION1	,	V_233
min	,	F_189
framedone_timeout_work	,	V_439
dispc_clk_src	,	V_253
u8	,	T_6
manager	,	V_190
MAX_NUM_DSI	,	V_255
pm_runtime_get_sync	,	F_64
dsi_vc_send_long	,	F_169
"\t\tLP Transmit Sync Error\n"	,	L_100
buf	,	V_385
dsi_unregister_isr_cio	,	F_60
"CLKIN4DDR\t%-16luregm %u\n"	,	L_50
dsi_fclk_rate	,	F_79
"dsi_runtime_put\n"	,	L_11
te_timer	,	V_126
dsi_vc_config_l4	,	F_159
regulator_get	,	F_99
irq_lock	,	V_120
dsi_config_tx_fifo	,	F_143
clkin4ddr	,	V_160
"regm_dsi = %d, %s (%s) = %lu\n"	,	L_37
__iomem	,	T_8
"-- VC interrupts --\n"	,	L_64
dispc_set_lcd_size	,	F_208
dsi_handle_framedone	,	F_198
FEAT_REG_DSIPLL_REGM_DSI	,	V_231
DSI_VC_TE	,	F_119
ns_to_ktime	,	F_139
irq_stats	,	V_97
dsi_perf_show	,	F_23
dsi_display_init_dispc	,	F_211
ERRCONTENTIONLP1_1	,	V_85
up	,	F_14
"CIO SCP Clock domain not coming out of reset.\n"	,	L_79
ERRCONTENTIONLP1_3	,	V_89
"rx fifo not empty after write, dumping data:\n"	,	L_127
ERRCONTENTIONLP1_2	,	V_87
"\t\tChecksum Error\n"	,	L_106
max_data_per_packet	,	V_414
"\t\t%02x %02x %02x %02x\n"	,	L_134
fifo_size	,	V_342
"\tDCS short response, 2 byte: %#x\n"	,	L_114
err_init_dsi	,	V_477
dsi_perf_mark_setup	,	F_20
enable_hsdiv	,	V_239
vc	,	V_134
dsi_lane	,	V_313
ioremap	,	F_262
"\t\tb1 %#02x b2 %#02x b3 %#02x b4 %#02x\n"	,	L_94
fint_min	,	V_193
tlpx	,	V_401
regulator	,	V_242
idx	,	V_13
x4	,	V_394
DSI_IRQ_TE_TRIGGER	,	V_125
dev_set_drvdata	,	F_253
x8	,	V_398
max_pixels_per_packet	,	V_415
omap_dss_board_info	,	V_495
FEAT_DSI_GNQ	,	V_288
FEAT_DSI_DCS_CMD_CONFIG_VC	,	V_360
BUG_ON	,	F_6
printk	,	F_26
dsi_put_clocks	,	F_250
ddr_clk_pre	,	V_405
"dsi_update_screen_dispc(%d,%d %dx%d)\n"	,	L_154
dsi_config_rx_fifo	,	F_145
size3	,	V_345
"Failed to receive BTA\n"	,	L_119
size4	,	V_346
param	,	V_384
board_info	,	V_496
size1	,	V_343
dispc_set_lcd_timings	,	F_217
size2	,	V_344
DSI_DT_NULL_PACKET	,	V_379
mask	,	V_19
DSI_GNQ	,	V_289
DSI_DSIPHY_CFG5	,	V_152
dispc_pck_free_enable	,	F_103
DSI_DSIPHY_CFG1	,	V_285
"Failed to set dsi clocks\n"	,	L_161
DSI_DSIPHY_CFG2	,	V_286
regn_max	,	V_180
dentry	,	V_260
"PLL config done\n"	,	L_40
dsi_cio_power_state	,	V_287
data3_lane	,	V_293
ulps_enabled	,	V_332
DSI_PUSH	,	F_190
"PHY (%x%x%x, %d, %d, %d)\n"	,	L_16
DSSDBGF	,	F_93
dsi_vc_send_bta_sync	,	F_166
dssdev	,	V_6
base	,	V_15
dsi_set_ta_timeout	,	F_182
total_len	,	V_435
l4_data	,	V_355
dsi_show_rx_ack_with_err	,	F_163
dsi_get_errors	,	F_61
jiffies_to_msecs	,	F_111
FLD_VAL	,	F_144
_omap_dsi_set_irqs	,	F_46
dsi_uninit_platform_driver	,	F_283
"dsi_runtime_get\n"	,	L_10
enable	,	V_143
buflen	,	V_386
DSI_DSIPHY_CFG0	,	V_284
val	,	V_14
work	,	V_443
dsi_runtime_put	,	F_66
"CIO init done\n"	,	L_82
"DSI CIO IRQ 0x%x: "	,	L_6
"ULPS enable timeout\n"	,	L_139
ths_zero	,	V_404
"can't get FRAMEDONE irq\n"	,	L_159
COMPLEXIO_ERR	,	V_53
DSI_DECL_VARS	,	V_431
DSI_IRQ_ERROR_MASK	,	V_102
PP_BUSY_CHANGE	,	V_71
"\tsending full packet %d\n"	,	L_123
"\trawval %#08x\n"	,	L_112
wait_for_bit_change	,	F_18
dsi_sync_vc_l4	,	F_154
FLD_GET	,	F_72
dss_sys_clk	,	V_204
"\theader: %08x\n"	,	L_131
dsi_dump_dsidev_irqs	,	F_110
DSI_DATA1_P	,	V_318
ENODEV	,	V_176
DSI_DATA1_N	,	V_319
OMAP_DSS_CHANNEL_LCD	,	V_452
num_data_lanes	,	V_290
kfree	,	F_271
vbp	,	V_464
packet_payload	,	V_436
debugfs_create_file	,	F_115
"dsi2_regs"	,	L_69
DSI_VM_TIMING5	,	V_280
DSI_VM_TIMING6	,	V_281
OMAP_DSS_LCD_DISPLAY_TFT	,	V_455
DSI_VM_TIMING7	,	V_282
dsi_set_lp_rx_timeout	,	F_181
__raw_writel	,	F_8
vdds_dsi_reg	,	V_241
dsi_framedone_timeout_work_callback	,	F_200
DSI_VM_TIMING1	,	V_270
DSI_VM_TIMING2	,	V_271
"LP_CLK_DIV %u, LP_CLK %lu\n"	,	L_19
DSI_VM_TIMING3	,	V_272
DSI_VM_TIMING4	,	V_278
"\t\tECC Error, single-bit (corrected)\n"	,	L_104
ovl	,	V_423
CONFIG_OMAP2_DSS_MIN_FCK_PER_PCK	,	V_209
"\t\tInvalid VC ID\n"	,	L_108
DSI_IRQSTATUS	,	V_121
dss_collect_irq_stats	,	F_34
EINVAL	,	V_138
"dsi1_regs"	,	L_68
TASK_UNINTERRUPTIBLE	,	V_339
TE_TRIGGER	,	V_56
"max_pixels_per_packet %d\n"	,	L_151
dsi_get_dsidev_from_id	,	F_4
REG_GET	,	F_19
udelay	,	F_86
"PLL init\n"	,	L_41
first	,	V_411
data	,	V_18
ecc	,	V_372
isr_array	,	V_109
dsi_display_init_dsi	,	F_224
dsi_te_timeout	,	F_197
dsi_framedone_irq_callback	,	F_202
DSI_PLL_CONTROL	,	V_232
"Failed to set DSI PLL power mode to %d\n"	,	L_20
FIFO_RX_OVF	,	V_67
DSI_DT_SET_MAX_RET_PKG_SIZE	,	V_390
dsi_vc_is_enabled	,	F_147
omap_dsi1hw_remove	,	F_272
DSI_RX_FIFO_VC_FULLNESS	,	V_277
OMAP_DSS_COLOR_RGB24U	,	V_427
S_IRUGO	,	V_264
resource	,	V_498
platform_driver_register	,	F_282
dss_select_dsi_clk_source	,	F_226
PTR_ERR	,	F_101
dispc_fake_vsync_irq	,	F_205
"fck"	,	L_176
dsi_pdev_map	,	V_7
dsi_vc_write_long_header	,	F_167
dsi_vc_enable	,	F_157
"Virtual Channel out of range\n"	,	L_173
vfp	,	V_463
dsi_configure_dsi_clocks	,	F_220
dsi_force_tx_stop_mode_io	,	F_146
dsi_mux_pads	,	V_330
vaddr	,	V_429
"ths_prepare %u (%uns), ths_prepare_ths_zero %u (%uns)\n"	,	L_72
"vdds_dsi"	,	L_42
clk_lane	,	V_296
msecs_to_jiffies	,	F_152
"dsi_vc_send_bta %d\n"	,	L_117
"STOP_STATE_COUNTER %lu ticks (%#x%s%s) = %lu ns\n"	,	L_146
data_id	,	V_373
"tclk_zero %u (%uns)\n"	,	L_75
"Failed to calc dsi clocks\n"	,	L_160
"VC ID out of range\n"	,	L_172
IRQF_SHARED	,	V_511
spin_lock	,	F_33
dsi_pll_hsdiv_dsi_clk	,	V_159
value	,	V_22
dsi_cinfo	,	V_196
"ddr_clk_pre %u, ddr_clk_post %u\n"	,	L_148
dsi_unregister_isr_vc	,	F_58
dss_get_generic_clk_source_name	,	F_94
"ths_trail %u (%uns), ths_exit %u (%uns)\n"	,	L_73
"DDR_CLK_ALWAYS_ON enabled when entering ULPS\n"	,	L_136
"Clock lane freq %ld Hz\n"	,	L_35
irqreturn_t	,	T_4
match	,	V_203
FLD_MOD	,	F_97
omap_dss_start_device	,	F_231
resource_size	,	F_263
DSI_VC_MODE_VP	,	V_357
platform_data	,	V_503
KERN_DEBUG	,	V_43
"unable to send long packet: packet too long.\n"	,	L_122
