// Seed: 628611466
module module_0 ();
  assign id_1 = 1;
  wor id_2 = id_1;
endmodule
module module_1;
  id_2(
      .id_0(1 + 1), .id_1(id_1), .id_2(1'b0), .id_3(1), .id_4(id_1), .id_5(id_1 == id_1)
  );
  reg  id_3;
  wire id_4;
  always @(posedge 1) id_3 = #(id_3) id_3;
  always begin : LABEL_0
    id_1 <= 1 ? 1 : 1;
  end
  reg  id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
  initial id_5 = #1 1;
endmodule
