<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Threshold_Estimator.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../Threshold_Estimator.vhd" target="rtwreport_document_frame" id="linkToText_plain">Threshold_Estimator.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\db3_2_Level_fixdt\Threshold_Estimator.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2024-04-17 21:48:34</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: Threshold_Estimator</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: db3_2_Level_fixdt/DWT_db3_2_Level/Threshold_Estimator</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> Threshold_Estimator <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        Signal_w                          :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En26</span>
</span><span><a class="LN" id="27">   27   </a>        Threshold                         :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix16_En25</span>
</span><span><a class="LN" id="28">   28   </a>        );
</span><span><a class="LN" id="29">   29   </a><span class="KW">END</span> Threshold_Estimator;
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a>
</span><span><a class="LN" id="32">   32   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> Threshold_Estimator <span class="KW">IS</span>
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="35">   35   </a>  <span class="KW">COMPONENT</span> Absolute_Value1
</span><span><a class="LN" id="36">   36   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="37">   37   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="38">   38   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="39">   39   </a>          Signal_w4                       :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En26</span>
</span><span><a class="LN" id="40">   40   </a>          Out_Abs                         :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix16_En27</span>
</span><span><a class="LN" id="41">   41   </a>          );
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="43">   43   </a>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">COMPONENT</span> Median2
</span><span><a class="LN" id="45">   45   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>          Signal_w3                       :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En27</span>
</span><span><a class="LN" id="49">   49   </a>          Median                          :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix16_En27</span>
</span><span><a class="LN" id="50">   50   </a>          );
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="52">   52   </a>
</span><span><a class="LN" id="53">   53   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Absolute_Value1
</span><span><a class="LN" id="55">   55   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Absolute_Value1(rtl);
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Median2
</span><span><a class="LN" id="58">   58   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Median2(rtl);
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60">   60   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">SIGNAL</span> Absolute_Value1_out1             : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">SIGNAL</span> Median2_out1                     : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">SIGNAL</span> Median2_out1_unsigned            : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En27</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">SIGNAL</span> Median2_out1_1                   : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En27</span>
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">SIGNAL</span> Length_out1                      : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En13</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">SIGNAL</span> Length_out1_1                    : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En13</span>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">SIGNAL</span> Multiply_mul_temp                : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En40</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">SIGNAL</span> Multiply_out1                    : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En25</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">SIGNAL</span> Multiply_out1_1                  : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En25</span>
</span><span><a class="LN" id="70">   70   </a>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" id="72">   72   </a>
</span><span><a class="LN" id="73">   73   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="74" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:602')" name="code2model">   74   </a>  u_Absolute_Value1 : Absolute_Value1
</span><span><a class="LN" id="75" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:602')" name="code2model">   75   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="76" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:602')" name="code2model">   76   </a>              reset =&gt; reset,
</span><span><a class="LN" id="77" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:602')" name="code2model">   77   </a>              enb =&gt; enb,
</span><span><a class="LN" id="78" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:602')" name="code2model">   78   </a>              Signal_w4 =&gt; Signal_w,  <span class="CT">-- sfix16_En26</span>
</span><span><a class="LN" id="79" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:602')" name="code2model">   79   </a>              Out_Abs =&gt; Absolute_Value1_out1  <span class="CT">-- ufix16_En27</span>
</span><span><a class="LN" id="80" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:602')" name="code2model">   80   </a>              );
</span><span><a class="LN" id="81">   81   </a>
</span><span><a class="LN" id="82" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:610')" name="code2model">   82   </a>  u_Median2 : Median2
</span><span><a class="LN" id="83" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:610')" name="code2model">   83   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="84" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:610')" name="code2model">   84   </a>              reset =&gt; reset,
</span><span><a class="LN" id="85" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:610')" name="code2model">   85   </a>              enb =&gt; enb,
</span><span><a class="LN" id="86" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:610')" name="code2model">   86   </a>              Signal_w3 =&gt; Absolute_Value1_out1,  <span class="CT">-- ufix16_En27</span>
</span><span><a class="LN" id="87" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:610')" name="code2model">   87   </a>              Median =&gt; Median2_out1  <span class="CT">-- ufix16_En27</span>
</span><span><a class="LN" id="88" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:610')" name="code2model">   88   </a>              );
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>  Median2_out1_unsigned &lt;= unsigned(Median2_out1);
</span><span><a class="LN" id="91">   91   </a>
</span><span><a class="LN" id="92">   92   </a>  HwModeRegister_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="94">   94   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="95">   95   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="96">   96   </a>        Median2_out1_1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="97">   97   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="98">   98   </a>        Median2_out1_1 &lt;= Median2_out1_unsigned;
</span><span><a class="LN" id="99">   99   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="100">  100   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HwModeRegister_process;
</span><span><a class="LN" id="102">  102   </a>
</span><span><a class="LN" id="103">  103   </a>
</span><span><a class="LN" id="104" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:609')" name="code2model">  104   </a>  Length_out1 &lt;= to_unsigned(16#9DFA#, 16);
</span><span><a class="LN" id="105">  105   </a>
</span><span><a class="LN" id="106">  106   </a>  HwModeRegister1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="108">  108   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="109">  109   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="110">  110   </a>        Length_out1_1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="111">  111   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="112">  112   </a>        Length_out1_1 &lt;= Length_out1;
</span><span><a class="LN" id="113">  113   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="114">  114   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HwModeRegister1_process;
</span><span><a class="LN" id="116">  116   </a>
</span><span><a class="LN" id="117">  117   </a>
</span><span><a class="LN" id="118" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:847')" name="code2model">  118   </a>  Multiply_mul_temp &lt;= Median2_out1_1 * Length_out1_1;
</span><span><a class="LN" id="119" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:847')" name="code2model">  119   </a>  Multiply_out1 &lt;= Multiply_mul_temp(30 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" id="120">  120   </a>
</span><span><a class="LN" id="121">  121   </a>  PipelineRegister_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="123">  123   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="124">  124   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="125">  125   </a>        Multiply_out1_1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="126">  126   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="127">  127   </a>        Multiply_out1_1 &lt;= Multiply_out1;
</span><span><a class="LN" id="128">  128   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="129">  129   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister_process;
</span><span><a class="LN" id="131">  131   </a>
</span><span><a class="LN" id="132">  132   </a>
</span><span><a class="LN" id="133">  133   </a>  Threshold &lt;= std_logic_vector(Multiply_out1_1);
</span><span><a class="LN" id="134">  134   </a>
</span><span><a class="LN" id="135">  135   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="136">  136   </a>
</span><span><a class="LN" id="137">  137   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
