history clear
project -load /home/ted4152/Winter24/FPGA/hw6/implementation/sv/cordic_module.prj
project -new /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR_CMPLX.prj
add_file FIR_CMPLX.sv
project -close /home/ted4152/Winter24/FPGA/hw6/implementation/sv/cordic_module.prj
project -close /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR_CMPLX.prj
