
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -177.53

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -37.94

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -37.94

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  39.58 source latency dpath.b_reg.out[2]$_DFFE_PP_/CLK ^
 -35.55 target latency dpath.b_reg.out[13]$_DFFE_PP_/CLK ^
  -0.76 CRPR
--------------
   3.27 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: ctrl.state.out[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         62.00   62.00 ^ input external delay
     3    2.05    0.00    0.00   62.00 ^ reset (in)
                                         reset (net)
                  0.16    0.05   62.05 ^ _336_/B (AOI21x1_ASAP7_75t_R)
     1    0.66    3.85    3.79   65.84 v _336_/Y (AOI21x1_ASAP7_75t_R)
                                         _002_ (net)
                  3.85    0.01   65.85 v ctrl.state.out[2]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                 65.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.68    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.51    0.16    0.16 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    3.87   14.81   15.12   15.28 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.81    0.13   15.42 ^ clkbuf_2_3__f_clk/A (BUFx2_ASAP7_75t_R)
    10    6.86   23.90   23.52   38.94 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                 23.91    0.18   39.12 ^ ctrl.state.out[2]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          0.00   39.12   clock reconvergence pessimism
                         12.89   52.01   library hold time
                                 52.01   data required time
-----------------------------------------------------------------------------
                                 52.01   data required time
                                -65.85   data arrival time
-----------------------------------------------------------------------------
                                 13.84   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.68    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.51    0.16    0.16 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    3.87   14.81   15.12   15.28 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.81    0.11   15.39 ^ clkbuf_2_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.18   24.97   23.89   39.28 ^ clkbuf_2_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 24.98    0.25   39.53 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    1.97   17.62   50.38   89.91 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _037_ (net)
                 17.62    0.01   89.92 ^ _356_/A (INVx3_ASAP7_75t_R)
     3    2.30    8.22    6.99   96.91 v _356_/Y (INVx3_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[3] (net)
                  8.22    0.03   96.93 v _573_/A (HAxp5_ASAP7_75t_R)
     2    1.33   29.84   31.04  127.97 v _573_/SN (HAxp5_ASAP7_75t_R)
                                         _024_ (net)
                 29.84    0.02  127.99 v rebuffer2/A (BUFx3_ASAP7_75t_R)
     4    2.43    8.17   20.28  148.26 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
                                         net2 (net)
                  8.17    0.00  148.27 v _394_/C (OR3x1_ASAP7_75t_R)
     1    0.53    9.03   23.09  171.36 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.03    0.01  171.36 v _395_/C (OA211x2_ASAP7_75t_R)
     3    2.00   12.57   29.48  200.84 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 12.57    0.05  200.90 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.76   11.50   20.82  221.72 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.51    0.16  221.88 v _402_/A1 (AO21x1_ASAP7_75t_R)
     2    1.16    9.27   17.52  239.40 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                  9.27    0.01  239.41 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.72   14.12   24.46  263.87 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 14.12    0.04  263.91 v _418_/B (XOR2x1_ASAP7_75t_R)
     2    1.06   12.61   21.99  285.90 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 12.61    0.03  285.94 v resp_msg[13] (out)
                                285.94   data arrival time

                        310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (propagated)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -285.94   data arrival time
-----------------------------------------------------------------------------
                                -37.94   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.68    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.51    0.16    0.16 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    3.87   14.81   15.12   15.28 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.81    0.11   15.39 ^ clkbuf_2_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.18   24.97   23.89   39.28 ^ clkbuf_2_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 24.98    0.25   39.53 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    1.97   17.62   50.38   89.91 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _037_ (net)
                 17.62    0.01   89.92 ^ _356_/A (INVx3_ASAP7_75t_R)
     3    2.30    8.22    6.99   96.91 v _356_/Y (INVx3_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[3] (net)
                  8.22    0.03   96.93 v _573_/A (HAxp5_ASAP7_75t_R)
     2    1.33   29.84   31.04  127.97 v _573_/SN (HAxp5_ASAP7_75t_R)
                                         _024_ (net)
                 29.84    0.02  127.99 v rebuffer2/A (BUFx3_ASAP7_75t_R)
     4    2.43    8.17   20.28  148.26 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
                                         net2 (net)
                  8.17    0.00  148.27 v _394_/C (OR3x1_ASAP7_75t_R)
     1    0.53    9.03   23.09  171.36 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.03    0.01  171.36 v _395_/C (OA211x2_ASAP7_75t_R)
     3    2.00   12.57   29.48  200.84 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 12.57    0.05  200.90 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.76   11.50   20.82  221.72 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.51    0.16  221.88 v _402_/A1 (AO21x1_ASAP7_75t_R)
     2    1.16    9.27   17.52  239.40 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                  9.27    0.01  239.41 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.72   14.12   24.46  263.87 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 14.12    0.04  263.91 v _418_/B (XOR2x1_ASAP7_75t_R)
     2    1.06   12.61   21.99  285.90 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 12.61    0.03  285.94 v resp_msg[13] (out)
                                285.94   data arrival time

                        310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (propagated)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -285.94   data arrival time
-----------------------------------------------------------------------------
                                -37.94   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
233.71038818359375

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7303

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
18.778226852416992

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8150

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 8

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.28   15.28 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  23.66   38.94 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.20   39.13 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  46.72   85.85 v dpath.b_reg.out[0]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
  12.23   98.09 ^ _302_/Y (INVx1_ASAP7_75t_R)
  12.56  110.64 v _576_/CON (HAxp5_ASAP7_75t_R)
  14.78  125.42 ^ _391_/Y (INVx1_ASAP7_75t_R)
  25.38  150.80 v _560_/CON (FAx1_ASAP7_75t_R)
  11.32  162.12 ^ _308_/Y (INVx1_ASAP7_75t_R)
  17.52  179.64 ^ _309_/Y (OA21x2_ASAP7_75t_R)
  21.14  200.78 ^ _313_/Y (OA21x2_ASAP7_75t_R)
  20.84  221.62 ^ _369_/Y (OA21x2_ASAP7_75t_R)
  23.55  245.17 ^ _370_/Y (AND3x1_ASAP7_75t_R)
  22.17  267.34 v _372_/Y (OAI21x1_ASAP7_75t_R)
  28.64  295.98 v _373_/Y (BUFx3_ASAP7_75t_R)
  29.69  325.67 v _513_/Y (OA211x2_ASAP7_75t_R)
   8.58  334.25 ^ _514_/Y (NOR2x1_ASAP7_75t_R)
   0.01  334.26 ^ dpath.b_reg.out[13]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
         334.26   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock source latency
   0.00  310.00 ^ clk (in)
  14.53  324.53 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  21.02  345.54 ^ clkbuf_2_2__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.01  345.55 ^ dpath.b_reg.out[13]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
   0.76  346.31   clock reconvergence pessimism
  -4.95  341.35   library setup time
         341.35   data required time
---------------------------------------------------------
         341.35   data required time
        -334.26   data arrival time
---------------------------------------------------------
           7.09   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  14.53   14.53 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  21.51   36.04 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.06   36.10 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  43.92   80.02 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   6.99   87.01 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   87.02 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
          87.02   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.28   15.28 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  23.66   38.94 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.07   39.01 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  -2.90   36.11   clock reconvergence pessimism
  11.94   48.05   library hold time
          48.05   data required time
---------------------------------------------------------
          48.05   data required time
         -87.02   data arrival time
---------------------------------------------------------
          38.97   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
36.5730

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
39.1224

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
285.9358

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-37.9357

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-13.267209

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.18e-04   2.50e-05   6.82e-09   2.43e-04  32.2%
Combinational          2.13e-04   1.85e-04   2.48e-08   3.98e-04  52.8%
Clock                  5.28e-05   5.98e-05   5.82e-10   1.13e-04  15.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.84e-04   2.70e-04   3.22e-08   7.54e-04 100.0%
                          64.2%      35.8%       0.0%
