================================
Clock Cycle #: 1
--------------------------------
IF             : 0000 set R0, #46
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 2
--------------------------------
ID             : 0000 set R0, #46
IF             : 0004 set R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 3
--------------------------------
IA             : 0000 set R0, #46
ID             : 0004 set R1, #1
IF             : 0008 set R4, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 4
--------------------------------
Ex1            : 0000 set R0, #46
IA             : 0004 set R1, #1
ID             : 0008 set R4, #0
IF             : 0012 set R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 5
--------------------------------
Br             : 0000 set R0, #46
Ex1            : 0004 set R1, #1
IA             : 0008 set R4, #0
ID             : 0012 set R5, #1
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 6
--------------------------------
Ex2            : 0000 set R0, #46
Br             : 0004 set R1, #1
Ex1            : 0008 set R4, #0
IA             : 0012 set R5, #1
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 7
--------------------------------
Mem1           : 0000 set R0, #46
Ex2            : 0004 set R1, #1
Br             : 0008 set R4, #0
Ex1            : 0012 set R5, #1
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 8
--------------------------------
Mem2           : 0000 set R0, #46
Mem1           : 0004 set R1, #1
Ex2            : 0008 set R4, #0
Br             : 0012 set R5, #1
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 9
--------------------------------
WB             : 0000 set R0, #46
Mem2           : 0004 set R1, #1
Mem1           : 0008 set R4, #0
Ex2            : 0012 set R5, #1
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 10
--------------------------------
WB             : 0004 set R1, #1
Mem2           : 0008 set R4, #0
Mem1           : 0012 set R5, #1
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 11
--------------------------------
WB             : 0008 set R4, #0
Mem2           : 0012 set R5, #1
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 12
--------------------------------
WB             : 0012 set R5, #1
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 13
--------------------------------
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 14
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 15
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 16
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 17
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 18
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 19
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 20
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 21
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 22
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 23
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 24
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 25
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 26
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 27
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 28
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 29
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 30
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 31
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 32
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 33
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 34
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 35
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 36
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 37
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 38
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 39
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 40
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 41
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 42
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 43
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 44
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 45
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 46
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 47
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 48
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 49
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 50
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 51
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 52
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 53
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 54
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 55
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 56
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 57
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 58
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 59
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 60
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 61
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 62
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 63
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 64
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 65
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 66
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 67
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 68
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 69
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 70
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 71
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 72
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 73
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 74
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 75
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 76
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 77
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 78
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 79
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 80
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 81
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 82
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 83
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 84
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 85
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 86
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 87
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 88
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 89
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 90
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 91
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 92
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 93
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 94
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 95
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 96
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 97
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 98
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 99
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 100
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 101
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 102
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 103
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 104
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 105
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 106
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 107
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 108
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 109
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 110
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 111
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 112
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 113
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 114
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 115
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 116
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 117
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 118
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 119
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 120
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 121
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 122
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 123
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 124
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 125
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 126
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 127
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 128
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 129
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 130
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 131
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 132
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 133
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 134
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 135
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 136
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 137
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 138
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 139
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 140
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 141
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 142
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 143
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 144
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 145
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 146
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 147
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 148
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 149
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 150
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 151
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 152
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 153
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 154
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 155
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 156
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 157
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 158
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 159
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 160
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 161
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 162
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 163
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 164
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 165
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 166
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 167
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 168
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 169
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 170
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 171
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 172
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 173
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 174
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 175
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 176
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 177
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 178
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 179
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 180
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 181
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 182
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 183
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 184
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 185
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 186
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 187
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 188
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 189
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 190
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 191
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 192
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 193
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 194
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 195
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 196
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 197
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 198
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 199
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 200
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 201
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 202
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 203
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 204
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 205
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 206
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 207
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 208
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 209
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 210
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 211
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 212
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 213
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 214
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 215
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 216
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 217
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 218
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 219
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 220
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 221
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 222
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 223
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 224
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 225
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 226
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 227
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 228
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 229
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 230
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 231
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 232
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 233
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 234
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 235
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 236
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 237
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 238
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 239
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 240
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 241
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 242
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 243
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 244
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 245
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 246
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 247
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 248
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 249
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 250
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 251
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 252
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 253
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 254
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 255
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 256
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 257
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 258
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 259
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 260
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 261
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 262
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 263
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 264
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 265
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 266
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 267
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 268
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 269
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 270
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 271
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 272
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 273
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 274
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 275
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 276
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 277
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 278
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 279
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 280
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 281
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 282
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 283
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 284
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 285
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 286
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 287
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 288
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 289
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 290
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 291
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 292
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 293
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 294
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 295
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 296
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 297
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 298
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 299
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 300
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 301
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 302
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 303
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 304
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 305
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 306
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 307
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 308
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 309
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 310
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 311
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 312
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 313
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 314
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 315
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 316
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 317
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 318
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 319
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 320
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 321
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 322
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 323
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 324
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 325
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 326
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 327
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 328
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 329
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 330
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 331
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 332
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 333
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 334
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 335
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 336
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 337
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 338
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 339
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 340
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 341
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 342
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 343
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 344
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 345
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 346
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 347
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 348
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 349
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 350
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 351
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 352
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 353
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 354
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 355
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 356
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 357
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 358
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 359
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 360
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 361
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 362
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 363
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 364
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 365
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 366
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 367
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 368
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 369
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 370
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 371
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 372
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 373
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 374
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 375
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 376
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 377
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 378
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 379
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 380
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 381
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 382
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 383
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 384
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 385
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 386
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 387
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 388
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 389
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 390
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 391
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 392
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 393
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 394
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 395
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 396
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 397
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 398
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 399
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 400
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 401
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 402
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 403
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 404
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 405
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 406
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 407
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 408
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 409
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 410
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 411
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 412
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 413
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 414
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 415
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 416
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 417
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 418
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 419
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 420
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 421
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 422
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 423
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 424
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 425
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 426
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 427
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 428
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 429
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 430
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 431
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 432
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 433
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 434
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 435
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 436
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 437
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 438
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 439
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 440
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 441
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 442
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 443
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 444
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 445
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 446
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 447
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 448
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 449
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 450
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 451
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 452
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 453
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 454
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 455
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 456
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 457
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 458
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 459
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 460
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 461
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 462
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 463
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 464
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 465
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 466
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 467
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 468
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 469
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 470
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 471
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 472
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 473
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 474
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 475
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 476
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 477
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 478
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 479
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 480
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 481
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 482
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 483
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 484
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 485
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 486
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 487
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 488
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 489
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 490
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 491
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 492
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 493
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 494
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 495
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 496
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 497
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 498
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 499
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 500
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 501
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 502
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 503
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 504
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 505
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 506
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 507
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 508
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 509
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 510
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 511
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 512
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 513
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 514
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 515
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 516
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 517
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 518
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 519
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 520
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 521
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 522
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 523
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 524
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 525
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 526
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 527
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 528
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 529
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 530
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 531
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 532
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 533
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 534
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 535
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 536
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 537
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 538
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 539
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 540
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 541
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 542
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 543
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 544
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 545
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 546
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 547
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 548
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 549
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 550
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 551
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 552
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 553
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 554
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 555
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 556
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 557
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 558
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 559
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 560
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 561
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 562
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 563
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 564
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 565
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 566
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 567
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 568
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 569
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 570
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 571
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 572
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 573
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 574
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 575
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 576
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 577
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 578
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 579
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 580
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 581
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 582
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 583
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 584
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 585
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 586
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 587
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 588
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 589
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 590
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 591
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 592
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 593
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 594
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 595
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 596
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 597
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 598
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 599
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 600
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 601
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 602
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 603
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 604
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 605
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 606
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 607
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 608
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 609
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 610
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 611
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 612
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 613
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 614
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 615
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 616
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 617
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 618
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 619
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 620
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 621
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 622
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 623
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 624
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 625
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 626
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 627
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 628
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 629
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 630
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 631
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 632
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 633
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 634
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 635
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 636
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 637
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 638
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 639
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 640
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 641
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 642
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 643
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 644
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 645
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 646
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 647
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 648
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 649
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 650
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 651
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 652
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 653
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 654
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 655
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 656
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 657
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 658
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 659
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 660
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 661
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 662
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 663
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 664
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 665
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 666
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 667
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 668
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 669
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 670
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 671
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 672
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 673
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 674
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 675
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 676
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 677
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 678
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 679
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 680
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 681
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 682
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 683
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 684
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 685
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 686
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 687
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 688
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 689
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 690
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 691
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 692
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 693
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 694
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 695
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 696
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 697
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 698
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 699
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 700
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 701
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 702
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 703
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 704
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 705
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 706
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 707
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 708
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 709
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 710
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 711
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 712
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 713
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 714
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 715
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 716
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 717
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 718
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 719
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 720
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 721
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 722
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 723
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 724
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 725
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 726
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 727
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 728
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 729
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 730
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 731
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 732
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 733
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 734
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 735
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 736
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 737
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 738
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 739
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 740
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 741
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 742
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 743
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 744
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 745
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 746
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 747
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 748
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 749
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 750
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 751
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 752
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 753
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 754
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 755
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 756
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 757
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 758
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 759
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 760
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 761
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 762
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 763
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 764
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 765
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 766
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 767
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 768
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 769
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 770
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 771
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 772
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 773
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 774
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 775
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 776
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 777
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 778
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 779
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 780
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 781
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 782
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 783
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 784
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 785
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 786
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 787
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 788
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 789
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 790
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 791
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 792
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 793
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 794
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 795
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 796
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 797
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 798
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 799
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 800
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 801
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 802
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 803
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 804
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 805
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 806
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 807
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 808
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 809
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 810
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 811
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 812
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 813
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 814
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 815
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 816
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 817
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 818
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 819
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 820
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 821
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 822
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 823
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 824
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 825
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 826
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 827
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 828
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 829
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 830
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 831
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 832
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 833
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 834
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 835
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 836
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 837
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 838
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 839
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 840
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 841
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 842
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 843
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 844
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 845
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 846
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 847
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 848
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 849
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 850
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 851
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 852
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 853
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 854
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 855
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 856
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 857
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 858
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 859
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 860
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 861
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 862
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 863
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 864
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 865
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 866
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 867
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 868
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 869
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 870
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 871
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 872
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 873
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 874
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 875
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 876
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 877
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 878
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 879
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 880
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 881
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 882
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 883
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 884
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 885
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 886
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 887
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 888
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 889
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 890
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 891
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 892
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 893
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 894
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 895
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 896
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 897
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 898
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 899
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 900
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 901
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 902
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 903
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 904
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 905
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 906
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 907
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 908
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 909
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 910
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 911
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 912
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 913
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 914
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 915
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 916
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 917
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 918
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 919
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 920
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 921
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 922
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 923
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 924
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 925
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 926
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 927
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 928
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 929
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 930
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 931
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 932
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 933
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 934
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 935
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 936
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 937
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 938
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 939
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 940
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 941
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 942
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 943
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 944
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 945
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 946
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 947
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 948
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 949
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 950
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 951
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 952
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 953
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 954
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 955
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 956
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 957
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 958
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 959
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 960
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 961
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 962
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 963
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 964
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 965
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 966
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 967
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 968
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 969
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 970
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 971
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 972
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 973
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 974
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 975
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 976
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 977
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 978
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 979
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 980
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 981
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 982
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 983
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 984
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 985
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 986
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 987
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 988
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 989
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 990
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 991
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 992
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 993
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 994
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 995
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 996
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 997
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 998
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 999
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1000
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1001
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1002
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1003
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1004
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1005
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1006
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1007
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1008
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1009
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1010
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1011
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1012
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1013
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1014
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1015
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1016
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1017
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1018
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1019
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1020
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1021
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1022
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1023
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1024
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1025
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1026
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1027
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1028
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1029
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1030
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1031
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1032
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1033
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1034
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1035
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1036
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1037
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1038
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1039
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1040
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1041
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1042
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1043
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1044
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1045
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1046
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1047
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1048
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1049
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1050
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1051
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1052
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1053
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1054
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1055
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1056
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1057
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1058
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1059
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1060
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1061
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1062
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1063
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1064
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1065
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1066
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1067
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1068
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1069
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1070
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1071
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1072
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1073
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1074
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1075
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1076
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1077
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1078
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1079
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1080
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1081
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1082
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1083
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1084
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1085
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1086
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1087
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1088
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1089
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1090
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1091
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1092
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1093
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1094
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1095
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1096
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1097
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1098
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1099
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1100
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1101
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1102
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1103
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1104
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1105
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1106
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1107
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1108
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1109
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1110
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1111
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1112
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1113
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1114
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1115
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1116
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1117
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1118
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1119
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1120
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1121
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1122
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1123
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1124
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1125
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1126
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1127
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1128
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1129
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1130
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1131
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1132
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1133
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1134
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1135
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1136
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1137
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1138
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1139
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1140
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1141
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1142
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1143
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1144
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1145
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1146
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1147
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1148
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1149
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1150
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1151
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1152
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1153
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1154
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1155
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1156
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1157
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1158
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1159
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1160
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1161
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1162
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1163
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1164
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1165
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1166
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1167
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1168
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1169
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1170
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1171
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1172
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1173
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1174
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1175
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1176
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1177
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1178
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1179
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1180
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1181
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1182
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1183
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1184
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1185
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1186
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1187
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1188
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1189
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1190
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1191
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1192
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1193
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1194
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1195
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1196
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1197
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1198
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1199
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1200
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1201
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1202
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1203
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1204
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1205
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1206
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1207
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1208
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1209
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1210
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1211
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1212
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1213
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1214
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1215
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1216
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1217
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1218
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1219
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1220
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1221
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1222
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1223
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1224
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1225
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1226
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1227
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1228
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1229
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1230
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1231
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1232
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1233
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1234
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1235
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1236
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1237
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1238
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1239
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1240
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1241
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1242
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1243
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1244
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1245
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1246
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1247
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1248
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1249
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1250
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1251
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1252
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1253
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1254
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1255
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1256
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1257
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1258
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1259
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1260
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1261
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1262
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1263
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1264
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1265
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1266
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1267
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1268
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1269
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1270
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1271
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1272
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1273
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1274
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1275
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1276
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1277
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1278
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1279
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1280
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1281
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1282
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1283
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1284
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1285
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1286
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1287
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1288
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1289
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1290
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1291
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1292
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1293
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1294
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1295
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1296
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1297
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1298
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1299
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1300
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1301
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1302
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1303
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1304
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1305
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1306
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1307
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1308
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1309
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1310
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1311
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1312
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1313
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1314
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1315
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1316
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1317
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1318
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1319
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1320
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1321
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1322
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1323
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1324
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1325
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1326
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1327
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1328
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1329
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1330
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1331
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1332
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1333
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1334
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1335
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1336
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1337
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1338
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1339
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1340
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1341
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1342
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1343
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1344
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1345
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1346
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1347
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1348
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1349
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1350
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1351
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1352
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1353
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1354
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1355
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1356
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1357
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1358
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1359
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1360
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1361
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1362
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1363
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1364
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1365
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1366
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1367
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1368
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1369
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1370
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1371
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1372
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1373
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1374
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1375
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1376
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1377
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1378
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1379
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1380
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1381
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1382
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1383
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1384
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1385
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1386
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1387
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1388
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1389
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1390
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1391
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1392
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1393
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1394
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1395
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1396
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1397
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1398
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1399
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1400
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1401
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1402
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1403
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1404
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1405
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1406
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1407
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1408
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1409
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1410
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1411
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1412
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1413
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1414
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1415
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1416
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1417
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1418
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1419
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1420
--------------------------------
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1421
--------------------------------
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1422
--------------------------------
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1423
--------------------------------
WB             : 0028 add R3, R4, R5
Mem2           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1424
--------------------------------
WB             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1425
--------------------------------
Ex1            : 0036 add R5, R3, #0
IA             : 0040 add R1, R1, #1
ID             : 0044 set R6, #0
IF             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1426
--------------------------------
Br             : 0036 add R5, R3, #0
Ex1            : 0040 add R1, R1, #1
IA             : 0044 set R6, #0
ID             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1427
--------------------------------
Ex2            : 0036 add R5, R3, #0
Br             : 0040 add R1, R1, #1
Ex1            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1428
--------------------------------
Mem1           : 0036 add R5, R3, #0
Ex2            : 0040 add R1, R1, #1
Br             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1429
--------------------------------
Mem2           : 0036 add R5, R3, #0
Mem1           : 0040 add R1, R1, #1
Ex2            : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1430
--------------------------------
WB             : 0036 add R5, R3, #0
Mem2           : 0040 add R1, R1, #1
Mem1           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1431
--------------------------------
WB             : 0040 add R1, R1, #1
Mem2           : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1432
--------------------------------
WB             : 0044 set R6, #0
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1433
--------------------------------
IA             : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1434
--------------------------------
Ex1            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1435
--------------------------------
Br             : 0048 blez R6, #0016
IF             : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1436
--------------------------------
Ex2            : 0048 blez R6, #0016
ID             : 0016 sub R2, R0, R1
IF             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1437
--------------------------------
Mem1           : 0048 blez R6, #0016
IA             : 0016 sub R2, R0, R1
ID             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1438
--------------------------------
Mem2           : 0048 blez R6, #0016
Ex1            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1439
--------------------------------
WB             : 0048 blez R6, #0016
Br             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1440
--------------------------------
Ex2            : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1441
--------------------------------
Mem1           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1442
--------------------------------
Mem2           : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1443
--------------------------------
WB             : 0016 sub R2, R0, R1
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1444
--------------------------------
IA             : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1445
--------------------------------
Ex1            : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1446
--------------------------------
Br             : 0020 bgez R2, #0028
IF             : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1447
--------------------------------
Ex2            : 0020 bgez R2, #0028
ID             : 0024 ret
IF             : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1448
--------------------------------
Mem1           : 0020 bgez R2, #0028
IA             : 0024 ret
ID             : 0028 add R3, R4, R5
IF             : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1449
--------------------------------
Mem2           : 0020 bgez R2, #0028
Ex1            : 0024 ret
IA             : 0028 add R3, R4, R5
ID             : 0032 add R4, R5, #0
IF             : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=writing   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1450
--------------------------------
WB             : 0020 bgez R2, #0028
Br             : 0024 ret
Ex1            : 0028 add R3, R4, R5
IA             : 0032 add R4, R5, #0
ID             : 0036 add R5, R3, #0
IF             : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=writing   |
|   REG[ 4]   |   Value=1836311903   |   Status=writing   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1451
--------------------------------
Ex2            : 0024 ret
Br             : 0028 add R3, R4, R5
Ex1            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=writing   |
|   REG[ 4]   |   Value=1836311903   |   Status=writing   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1452
--------------------------------
Mem1           : 0024 ret
Ex2            : 0028 add R3, R4, R5
Br             : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=writing   |
|   REG[ 4]   |   Value=1836311903   |   Status=writing   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1453
--------------------------------
Mem2           : 0024 ret
Mem1           : 0028 add R3, R4, R5
Ex2            : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=writing   |
|   REG[ 4]   |   Value=1836311903   |   Status=writing   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1454
--------------------------------
WB             : 0024 ret
Mem2           : 0028 add R3, R4, R5
Mem1           : 0032 add R4, R5, #0
IA             : 0036 add R5, R3, #0
ID             : 0040 add R1, R1, #1
IF             : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=writing   |
|   REG[ 4]   |   Value=1836311903   |   Status=writing   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================

================================
--------------------------------
REG[ 0]   |   Value=46  
--------------------------------
REG[ 1]   |   Value=47  
--------------------------------
REG[ 2]   |   Value=-1  
--------------------------------
REG[ 3]   |   Value=-1323752223  
--------------------------------
REG[ 4]   |   Value=1836311903  
--------------------------------
REG[ 5]   |   Value=-1323752223  
--------------------------------
REG[ 6]   |   Value=0  
--------------------------------
REG[ 7]   |   Value=0  
--------------------------------
REG[ 8]   |   Value=0  
--------------------------------
REG[ 9]   |   Value=0  
--------------------------------
REG[10]   |   Value=0  
--------------------------------
REG[11]   |   Value=0  
--------------------------------
REG[12]   |   Value=0  
--------------------------------
REG[13]   |   Value=0  
--------------------------------
REG[14]   |   Value=0  
--------------------------------
REG[15]   |   Value=0  
--------------------------------
================================

Stalled cycles due to data hazard: 796 
Stalled cycles due to control hazard: 841 

Total stalls: 1637 
Total execution cycles: 1454
Total instruction simulated: 375
IPC: 0.257909
