--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 154871 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.516ns.
--------------------------------------------------------------------------------
Slack:                  5.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.481ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd1 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1
    SLICE_X9Y16.A4       net (fanout=16)       0.846   M_state_q_FSM_FFd1_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.481ns (6.455ns logic, 8.026ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  5.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.419ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd2 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2
    SLICE_X9Y16.A5       net (fanout=11)       0.784   M_state_q_FSM_FFd2_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.419ns (6.455ns logic, 7.964ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  5.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.390ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd1 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1
    SLICE_X9Y16.A4       net (fanout=16)       0.846   M_state_q_FSM_FFd1_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y10.D2       net (fanout=3)        1.141   test_multiply/M_mul_out[11]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.390ns (6.470ns logic, 7.920ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  5.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.328ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd2 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2
    SLICE_X9Y16.A5       net (fanout=11)       0.784   M_state_q_FSM_FFd2_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y10.D2       net (fanout=3)        1.141   test_multiply/M_mul_out[11]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.328ns (6.470ns logic, 7.858ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  5.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.321ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.329 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[7]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X9Y16.A6       net (fanout=11)       0.637   M_ctr_q_4
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.321ns (6.504ns logic, 7.817ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  5.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.310ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd1 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1
    SLICE_X9Y16.A4       net (fanout=16)       0.846   M_state_q_FSM_FFd1_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y15.D2       net (fanout=6)        1.056   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y15.D        Tilo                  0.259   test_multiply/M_mul_a[2]
                                                       test_multiply/Mmux_M_mul_a101
    DSP48_X0Y3.B2        net (fanout=1)        0.757   test_multiply/M_mul_a[2]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.310ns (6.455ns logic, 7.855ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  5.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.287ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd2 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2
    SLICE_X8Y14.B2       net (fanout=11)       1.506   M_state_q_FSM_FFd2_3
    SLICE_X8Y14.B        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/Mmux_M_mul_a12111
    SLICE_X8Y17.D1       net (fanout=27)       1.187   test_multiply/Mmux_M_mul_a1211
    SLICE_X8Y17.D        Tilo                  0.254   M_ctr_q_1_2
                                                       test_multiply/Mmux_M_mul_a1331
    DSP48_X0Y3.A8        net (fanout=1)        0.582   test_multiply/M_mul_b[8]
    DSP48_X0Y3.M11       Tdspdo_A_M            3.265   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.287ns (5.816ns logic, 8.471ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  5.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.248ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd2 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2
    SLICE_X9Y16.A5       net (fanout=11)       0.784   M_state_q_FSM_FFd2_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y15.D2       net (fanout=6)        1.056   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y15.D        Tilo                  0.259   test_multiply/M_mul_a[2]
                                                       test_multiply/Mmux_M_mul_a101
    DSP48_X0Y3.B2        net (fanout=1)        0.757   test_multiply/M_mul_a[2]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.248ns (6.455ns logic, 7.793ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  5.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.243ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.329 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[7]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X8Y16.C6       net (fanout=11)       1.070   M_ctr_q_4
    SLICE_X8Y16.C        Tilo                  0.255   M_ctr_q_2_2
                                                       test_multiply/M_mul_b<5>11
    SLICE_X8Y16.D2       net (fanout=7)        1.250   test_multiply/M_mul_b[4]
    SLICE_X8Y16.D        Tilo                  0.254   M_ctr_q_2_2
                                                       test_multiply/Mmux_M_mul_a1212
    DSP48_X0Y3.A1        net (fanout=1)        0.861   test_multiply/M_mul_b[1]
    DSP48_X0Y3.M11       Tdspdo_A_M            3.265   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.243ns (5.866ns logic, 8.377ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  5.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.230ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.331 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[7]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X9Y16.A6       net (fanout=11)       0.637   M_ctr_q_4
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y10.D2       net (fanout=3)        1.141   test_multiply/M_mul_out[11]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.230ns (6.519ns logic, 7.711ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  5.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.219ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd1 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1
    SLICE_X9Y16.A4       net (fanout=16)       0.846   M_state_q_FSM_FFd1_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y15.D2       net (fanout=6)        1.056   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y15.D        Tilo                  0.259   test_multiply/M_mul_a[2]
                                                       test_multiply/Mmux_M_mul_a101
    DSP48_X0Y3.B2        net (fanout=1)        0.757   test_multiply/M_mul_a[2]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y10.D2       net (fanout=3)        1.141   test_multiply/M_mul_out[11]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.219ns (6.470ns logic, 7.749ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  5.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.196ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd2 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2
    SLICE_X8Y14.B2       net (fanout=11)       1.506   M_state_q_FSM_FFd2_3
    SLICE_X8Y14.B        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/Mmux_M_mul_a12111
    SLICE_X8Y17.D1       net (fanout=27)       1.187   test_multiply/Mmux_M_mul_a1211
    SLICE_X8Y17.D        Tilo                  0.254   M_ctr_q_1_2
                                                       test_multiply/Mmux_M_mul_a1331
    DSP48_X0Y3.A8        net (fanout=1)        0.582   test_multiply/M_mul_b[8]
    DSP48_X0Y3.M11       Tdspdo_A_M            3.265   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y10.D2       net (fanout=3)        1.141   test_multiply/M_mul_out[11]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.196ns (5.831ns logic, 8.365ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  5.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.187ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd1 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1
    SLICE_X9Y16.A4       net (fanout=16)       0.846   M_state_q_FSM_FFd1_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.C4       net (fanout=4)        0.528   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Tilo                  0.430   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_G
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.187ns (6.429ns logic, 7.758ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  5.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.157ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd2 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2
    SLICE_X9Y16.A5       net (fanout=11)       0.784   M_state_q_FSM_FFd2_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y15.D2       net (fanout=6)        1.056   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y15.D        Tilo                  0.259   test_multiply/M_mul_a[2]
                                                       test_multiply/Mmux_M_mul_a101
    DSP48_X0Y3.B2        net (fanout=1)        0.757   test_multiply/M_mul_a[2]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y10.D2       net (fanout=3)        1.141   test_multiply/M_mul_out[11]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.157ns (6.470ns logic, 7.687ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  5.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.150ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.329 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[7]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X9Y16.A6       net (fanout=11)       0.637   M_ctr_q_4
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y15.D2       net (fanout=6)        1.056   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y15.D        Tilo                  0.259   test_multiply/M_mul_a[2]
                                                       test_multiply/Mmux_M_mul_a101
    DSP48_X0Y3.B2        net (fanout=1)        0.757   test_multiply/M_mul_a[2]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.150ns (6.504ns logic, 7.646ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  5.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.152ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.331 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[7]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X8Y16.C6       net (fanout=11)       1.070   M_ctr_q_4
    SLICE_X8Y16.C        Tilo                  0.255   M_ctr_q_2_2
                                                       test_multiply/M_mul_b<5>11
    SLICE_X8Y16.D2       net (fanout=7)        1.250   test_multiply/M_mul_b[4]
    SLICE_X8Y16.D        Tilo                  0.254   M_ctr_q_2_2
                                                       test_multiply/Mmux_M_mul_a1212
    DSP48_X0Y3.A1        net (fanout=1)        0.861   test_multiply/M_mul_b[1]
    DSP48_X0Y3.M11       Tdspdo_A_M            3.265   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y10.D2       net (fanout=3)        1.141   test_multiply/M_mul_out[11]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.152ns (5.881ns logic, 8.271ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  5.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.132ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd1 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1
    SLICE_X9Y16.A4       net (fanout=16)       0.846   M_state_q_FSM_FFd1_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M8        Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y9.D3        net (fanout=1)        1.277   test_multiply/mul/n0008[8]
    SLICE_X8Y9.D         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/mul/Mmux_out151
    SLICE_X8Y10.D1       net (fanout=3)        0.795   test_multiply/M_mul_out[8]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.132ns (6.470ns logic, 7.662ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  5.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.125ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd2 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2
    SLICE_X9Y16.A5       net (fanout=11)       0.784   M_state_q_FSM_FFd2_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.C4       net (fanout=4)        0.528   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Tilo                  0.430   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_G
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.125ns (6.429ns logic, 7.696ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  5.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3_1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.091ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.329 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3_1 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.AQ       Tcko                  0.525   M_ctr_q_3_2
                                                       seg/ctr/M_ctr_q_3_1
    SLICE_X8Y16.C1       net (fanout=2)        0.918   M_ctr_q_3_1
    SLICE_X8Y16.C        Tilo                  0.255   M_ctr_q_2_2
                                                       test_multiply/M_mul_b<5>11
    SLICE_X8Y16.D2       net (fanout=7)        1.250   test_multiply/M_mul_b[4]
    SLICE_X8Y16.D        Tilo                  0.254   M_ctr_q_2_2
                                                       test_multiply/Mmux_M_mul_a1212
    DSP48_X0Y3.A1        net (fanout=1)        0.861   test_multiply/M_mul_b[1]
    DSP48_X0Y3.M11       Tdspdo_A_M            3.265   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.091ns (5.866ns logic, 8.225ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  5.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.085ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd1 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1
    SLICE_X9Y16.A4       net (fanout=16)       0.846   M_state_q_FSM_FFd1_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.C2       net (fanout=6)        0.551   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.C        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/M_mul_a<4>21
    DSP48_X0Y3.B4        net (fanout=4)        1.037   test_multiply/M_mul_a[5]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.085ns (6.455ns logic, 7.630ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  5.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1_1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.058ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1_1 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_ctr_q_1_2
                                                       seg/ctr/M_ctr_q_1_1
    SLICE_X8Y16.C2       net (fanout=1)        0.885   M_ctr_q_1_1
    SLICE_X8Y16.C        Tilo                  0.255   M_ctr_q_2_2
                                                       test_multiply/M_mul_b<5>11
    SLICE_X8Y16.D2       net (fanout=7)        1.250   test_multiply/M_mul_b[4]
    SLICE_X8Y16.D        Tilo                  0.254   M_ctr_q_2_2
                                                       test_multiply/Mmux_M_mul_a1212
    DSP48_X0Y3.A1        net (fanout=1)        0.861   test_multiply/M_mul_b[1]
    DSP48_X0Y3.M11       Tdspdo_A_M            3.265   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.058ns (5.866ns logic, 8.192ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  5.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.070ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd2 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2
    SLICE_X9Y16.A5       net (fanout=11)       0.784   M_state_q_FSM_FFd2_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M8        Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y9.D3        net (fanout=1)        1.277   test_multiply/mul/n0008[8]
    SLICE_X8Y9.D         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/mul/Mmux_out151
    SLICE_X8Y10.D1       net (fanout=3)        0.795   test_multiply/M_mul_out[8]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.070ns (6.470ns logic, 7.600ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  5.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.059ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.331 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[7]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X9Y16.A6       net (fanout=11)       0.637   M_ctr_q_4
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y15.D2       net (fanout=6)        1.056   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y15.D        Tilo                  0.259   test_multiply/M_mul_a[2]
                                                       test_multiply/Mmux_M_mul_a101
    DSP48_X0Y3.B2        net (fanout=1)        0.757   test_multiply/M_mul_a[2]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y10.D2       net (fanout=3)        1.141   test_multiply/M_mul_out[11]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.059ns (6.519ns logic, 7.540ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  5.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.048ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd1 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1
    SLICE_X9Y16.A4       net (fanout=16)       0.846   M_state_q_FSM_FFd1_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M8        Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y9.D3        net (fanout=1)        1.277   test_multiply/mul/n0008[8]
    SLICE_X8Y9.D         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/mul/Mmux_out151
    SLICE_X8Y9.B1        net (fanout=3)        0.540   test_multiply/M_mul_out[8]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.048ns (6.455ns logic, 7.593ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  5.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.040ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd1 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1
    SLICE_X9Y16.A4       net (fanout=16)       0.846   M_state_q_FSM_FFd1_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X8Y16.D1       net (fanout=6)        1.316   test_multiply/Mmux_M_mul_a12111
    SLICE_X8Y16.D        Tilo                  0.254   M_ctr_q_2_2
                                                       test_multiply/Mmux_M_mul_a1212
    DSP48_X0Y3.A1        net (fanout=1)        0.861   test_multiply/M_mul_b[1]
    DSP48_X0Y3.M11       Tdspdo_A_M            3.265   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.040ns (5.821ns logic, 8.219ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.023ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd2 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2
    SLICE_X9Y16.A5       net (fanout=11)       0.784   M_state_q_FSM_FFd2_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.C2       net (fanout=6)        0.551   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.C        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/M_mul_a<4>21
    DSP48_X0Y3.B4        net (fanout=4)        1.037   test_multiply/M_mul_a[5]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.023ns (6.455ns logic, 7.568ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  5.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.027ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.329 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[7]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X9Y16.A6       net (fanout=11)       0.637   M_ctr_q_4
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y16.D4       net (fanout=6)        1.008   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y16.D        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a91
    DSP48_X0Y3.B1        net (fanout=6)        0.976   test_multiply/M_mul_b[3]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.C4       net (fanout=4)        0.528   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Tilo                  0.430   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_G
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.027ns (6.478ns logic, 7.549ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  5.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.008ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd2 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2
    SLICE_X8Y16.C4       net (fanout=11)       0.884   M_state_q_FSM_FFd2_3
    SLICE_X8Y16.C        Tilo                  0.255   M_ctr_q_2_2
                                                       test_multiply/M_mul_b<5>11
    SLICE_X8Y16.D2       net (fanout=7)        1.250   test_multiply/M_mul_b[4]
    SLICE_X8Y16.D        Tilo                  0.254   M_ctr_q_2_2
                                                       test_multiply/Mmux_M_mul_a1212
    DSP48_X0Y3.A1        net (fanout=1)        0.861   test_multiply/M_mul_b[1]
    DSP48_X0Y3.M11       Tdspdo_A_M            3.265   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.D1       net (fanout=4)        0.796   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Topdc                 0.456   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_F
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.008ns (5.817ns logic, 8.191ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  5.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiply/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.016ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiply/M_state_q_FSM_FFd1 to test_multiply/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1
    SLICE_X9Y16.A4       net (fanout=16)       0.846   M_state_q_FSM_FFd1_3
    SLICE_X9Y16.A        Tilo                  0.259   M_ctr_q_0_2
                                                       test_multiply/Mmux_M_mul_a12111_1
    SLICE_X9Y15.D2       net (fanout=6)        1.056   test_multiply/Mmux_M_mul_a12111
    SLICE_X9Y15.D        Tilo                  0.259   test_multiply/M_mul_a[2]
                                                       test_multiply/Mmux_M_mul_a101
    DSP48_X0Y3.B2        net (fanout=1)        0.757   test_multiply/M_mul_a[2]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y9.B4        net (fanout=3)        1.061   test_multiply/M_mul_out[11]
    SLICE_X8Y9.B         Tilo                  0.254   test_multiply/M_mul_out[8]
                                                       test_multiply/n0007<15>11
    SLICE_X8Y12.D1       net (fanout=4)        1.019   test_multiply/n0007<15>1
    SLICE_X8Y12.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In214
                                                       test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.C4       net (fanout=4)        0.528   test_multiply/M_state_q_FSM_FFd2-In214
    SLICE_X8Y13.CMUX     Tilo                  0.430   test_multiply/N24
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0_G
                                                       test_multiply/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X6Y19.C4       net (fanout=1)        1.131   test_multiply/N33
    SLICE_X6Y19.CLK      Tas                   0.349   M_state_q_FSM_FFd1_3
                                                       test_multiply/M_state_q_FSM_FFd1-In
                                                       test_multiply/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     14.016ns (6.429ns logic, 7.587ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  5.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3_1 (FF)
  Destination:          test_multiply/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.000ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.331 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3_1 to test_multiply/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.AQ       Tcko                  0.525   M_ctr_q_3_2
                                                       seg/ctr/M_ctr_q_3_1
    SLICE_X8Y16.C1       net (fanout=2)        0.918   M_ctr_q_3_1
    SLICE_X8Y16.C        Tilo                  0.255   M_ctr_q_2_2
                                                       test_multiply/M_mul_b<5>11
    SLICE_X8Y16.D2       net (fanout=7)        1.250   test_multiply/M_mul_b[4]
    SLICE_X8Y16.D        Tilo                  0.254   M_ctr_q_2_2
                                                       test_multiply/Mmux_M_mul_a1212
    DSP48_X0Y3.A1        net (fanout=1)        0.861   test_multiply/M_mul_b[1]
    DSP48_X0Y3.M11       Tdspdo_A_M            3.265   test_multiply/mul/Mmult_n0008
                                                       test_multiply/mul/Mmult_n0008
    SLICE_X8Y14.A1       net (fanout=1)        1.189   test_multiply/mul/n0008[11]
    SLICE_X8Y14.A        Tilo                  0.254   test_multiply/M_mul_b[2]
                                                       test_multiply/mul/Mmux_out31
    SLICE_X8Y10.D2       net (fanout=3)        1.141   test_multiply/M_mul_out[11]
    SLICE_X8Y10.D        Tilo                  0.254   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C6       net (fanout=1)        0.143   test_multiply/M_state_q_FSM_FFd2-In22
    SLICE_X8Y10.C        Tilo                  0.255   test_multiply/M_state_q_FSM_FFd2-In22
                                                       test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B1      net (fanout=1)        0.931   test_multiply/M_state_q_FSM_FFd2-In24
    SLICE_X10Y11.B       Tilo                  0.235   test_multiply/M_mul_out[3]
                                                       test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A2       net (fanout=2)        1.265   test_multiply/M_state_q_FSM_FFd2-In27
    SLICE_X6Y18.A        Tilo                  0.235   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In215
    SLICE_X6Y18.B4       net (fanout=1)        0.421   test_multiply/M_state_q_FSM_FFd2-In2
    SLICE_X6Y18.CLK      Tas                   0.349   M_state_q_FSM_FFd2_4
                                                       test_multiply/M_state_q_FSM_FFd2-In5
                                                       test_multiply/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.000ns (5.881ns logic, 8.119ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_b_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_0_IBUF/SR
  Logical resource: M_b_q_0/SR
  Location pin: ILOGIC_X9Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_b_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_1_IBUF/SR
  Logical resource: M_b_q_1/SR
  Location pin: ILOGIC_X9Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_b_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_2_IBUF/SR
  Logical resource: M_b_q_2/SR
  Location pin: ILOGIC_X10Y62.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_b_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_3_IBUF/SR
  Logical resource: M_b_q_3/SR
  Location pin: ILOGIC_X10Y63.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_b_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_4_IBUF/SR
  Logical resource: M_b_q_4/SR
  Location pin: ILOGIC_X10Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_b_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_5_IBUF/SR
  Logical resource: M_b_q_5/SR
  Location pin: ILOGIC_X10Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_b_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_6_IBUF/SR
  Logical resource: M_b_q_6/SR
  Location pin: ILOGIC_X11Y62.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_b_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_7_IBUF/SR
  Logical resource: M_b_q_7/SR
  Location pin: ILOGIC_X11Y63.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_b_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_8_IBUF/SR
  Logical resource: M_b_q_8/SR
  Location pin: ILOGIC_X11Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_b_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_9_IBUF/SR
  Logical resource: M_b_q_9/SR
  Location pin: ILOGIC_X11Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_a_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_10_IBUF/SR
  Logical resource: M_a_q_10/SR
  Location pin: ILOGIC_X12Y59.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_a_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_11_IBUF/SR
  Logical resource: M_a_q_11/SR
  Location pin: ILOGIC_X12Y58.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_a_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_12_IBUF/SR
  Logical resource: M_a_q_12/SR
  Location pin: ILOGIC_X12Y51.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_a_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_13_IBUF/SR
  Logical resource: M_a_q_13/SR
  Location pin: ILOGIC_X12Y50.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_a_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.516|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 154871 paths, 0 nets, and 1508 connections

Design statistics:
   Minimum period:  14.516ns{1}   (Maximum frequency:  68.890MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 21:38:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



