{"version":"1.1.0","info":[["/home/george-sleen/documents/projects/verilog-cpu/misc/prep/state_machine.sv",[[[[[["traffic_light",[[0,0],[6,2]],[[0,7],[0,20]],[],["module"]],[124,9]],[[["clk",[[1,2],[1,17]],[[1,14],[1,17]],["traffic_light"],["port","logic"]],["rst_n",[[2,2],[2,19]],[[2,14],[2,19]],["traffic_light"],["port","logic"]],["timer_done",[[3,2],[3,24]],[[3,14],[3,24]],["traffic_light"],["port","logic"]],["ns_light",[[4,2],[4,29]],[[4,21],[4,29]],["traffic_light"],["port","logic"]],["ew_light",[[5,2],[5,29]],[[5,21],[5,29]],["traffic_light"],["port","logic"]],["RED",[[9,2],[9,29]],[[9,13],[9,16]],["traffic_light"],["localparam"]],["YELLOW",[[10,2],[10,29]],[[10,13],[10,19]],["traffic_light"],["localparam"]],["GREEN",[[11,2],[11,29]],[[11,13],[11,18]],["traffic_light"],["localparam"]],["S_NS_GREEN",[[15,4],[15,14]],[[15,4],[15,14]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["S_NS_YELLOW",[[16,4],[16,15]],[[16,4],[16,15]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["S_ALL_RED_1",[[17,4],[17,15]],[[17,4],[17,15]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["S_EW_GREEN",[[18,4],[18,14]],[[18,4],[18,14]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["S_EW_YELLOW",[[19,4],[19,15]],[[19,4],[19,15]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["S_ALL_RED_2",[[20,4],[20,15]],[[20,4],[20,15]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["state_t",[[14,2],[21,12]],[[21,4],[21,11]],["traffic_light"],["typedef","#AnonymousEnum0"]],["current_state",[[23,2],[23,23]],[[23,10],[23,23]],["traffic_light"],["variable","state_t"]],["next_state",[[23,2],[23,35]],[[23,25],[23,35]],["traffic_light"],["variable","current_state"]]]]]]],null,0]],["/home/george-sleen/documents/projects/verilog-cpu/misc/prep/tb_state_machine.sv",[[[[[["tb_traffic_light",[[2,0],[3,4]],[[2,7],[2,23]],[],["module"]],[43,9]],[[["clk",[[5,2],[5,11]],[[5,8],[5,11]],["tb_traffic_light"],["variable","logic"]],["rst_n",[[5,2],[5,18]],[[5,13],[5,18]],["tb_traffic_light"],["variable","clk"]],["timer_done",[[5,2],[5,30]],[[5,20],[5,30]],["tb_traffic_light"],["variable","rst_n"]],["ns_light",[[7,2],[7,22]],[[7,14],[7,22]],["tb_traffic_light"],["variable","logic"]],["ew_light",[[7,2],[7,32]],[[7,24],[7,32]],["tb_traffic_light"],["variable","ns_light"]],["dut",[[10,2],[16,3]],[[10,16],[10,19]],["tb_traffic_light"],["instance","traffic_light"]]]]]]],null,0]],["/home/george-sleen/documents/projects/verilog-cpu/src/program-counter/program_counter.sv",[[[[[["program_counter",[[1,0],[9,2]],[[1,7],[1,22]],[],["module"]],[29,9]],[[["WIDTH",[[2,4],[2,28]],[[2,18],[2,23]],["program_counter"],["parameter-port","int"]],["i_clk",[[4,4],[4,25]],[[4,20],[4,25]],["program_counter"],["port","logic"]],["i_n_rst",[[5,4],[5,27]],[[5,20],[5,27]],["program_counter"],["port","logic"]],["i_jump",[[6,4],[6,26]],[[6,20],[6,26]],["program_counter"],["port","logic"]],["i_address",[[7,4],[7,43]],[[7,34],[7,43]],["program_counter"],["port","logic"]],["o_address",[[8,4],[8,44]],[[8,35],[8,44]],["program_counter"],["port","logic"]]]]]]],null,0]],["/home/george-sleen/documents/projects/verilog-cpu/src/program-counter/tb_program_counter.sv",[[[[[["tb_program_counter",[[1,0],[1,29]],[[1,7],[1,25]],[],["module"]],[33,9]],[[["WIDTH",[[4,2],[4,16]],[[4,6],[4,11]],["tb_program_counter"],["variable","int"]],["clk",[[7,2],[7,11]],[[7,8],[7,11]],["tb_program_counter"],["variable","logic"]],["n_rst",[[7,2],[7,18]],[[7,13],[7,18]],["tb_program_counter"],["variable","clk"]],["jump",[[7,2],[7,24]],[[7,20],[7,24]],["tb_program_counter"],["variable","n_rst"]],["in_address",[[8,2],[8,32]],[[8,22],[8,32]],["tb_program_counter"],["variable","logic"]],["out_address",[[8,2],[8,45]],[[8,34],[8,45]],["tb_program_counter"],["variable","in_address"]],["u_dut",[[11,2],[19,3]],[[13,4],[13,9]],["tb_program_counter"],["instance","program_counter"]]]]]]],null,0]]]}