verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../EBAZbase.srcs/sources_1/bd/blockdesign_1/ipshared/ec67/hdl" --include "../../../../EBAZbase.srcs/sources_1/bd/blockdesign_1/ipshared/34f8/hdl" \
"../../../bd/blockdesign_1/ip/blockdesign_1_processing_system7_0_0/sim/blockdesign_1_processing_system7_0_0.v" \
"../../../bd/blockdesign_1/ip/blockdesign_1_xlslice_0_0/sim/blockdesign_1_xlslice_0_0.v" \
"../../../bd/blockdesign_1/ip/blockdesign_1_xbar_0/sim/blockdesign_1_xbar_0.v" \
"../../../bd/blockdesign_1/ip/blockdesign_1_xlconcat_0_0/sim/blockdesign_1_xlconcat_0_0.v" \
"../../../bd/blockdesign_1/ip/blockdesign_1_xlconstant_0_0/sim/blockdesign_1_xlconstant_0_0.v" \
"../../../bd/blockdesign_1/ip/blockdesign_1_xlconstant_1_0/sim/blockdesign_1_xlconstant_1_0.v" \
"../../../bd/blockdesign_1/ip/blockdesign_1_xlconcat_1_0/sim/blockdesign_1_xlconcat_1_0.v" \
"../../../bd/blockdesign_1/ip/blockdesign_1_xlconstant_7_0/sim/blockdesign_1_xlconstant_7_0.v" \
"../../../bd/blockdesign_1/ip/blockdesign_1_auto_pc_0/sim/blockdesign_1_auto_pc_0.v" \
"../../../bd/blockdesign_1/ip/blockdesign_1_auto_cc_0/sim/blockdesign_1_auto_cc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
