verilog xil_defaultlib --include "../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/CodeMemory/sim/CodeMemory.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/ALU.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/ControlUnit.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/DecodeExecuteReg.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/ExecuteMemoryReg.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/FetchDecodeReg.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/HazardUnit.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/InstructionDecode.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/InstructionExecute.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/InstructionFetch.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/InstructionMemory.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/InstructionWriteBack.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/MemoryWriteBackReg.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/RegisterFile.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/check_branchcond.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/control_hazards.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/forwarding_unit.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/src/CPU.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/CPU_0/sim/CPU_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
