

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Feb  4 17:14:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir2
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.499 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      523|      523|  2.615 us|  2.615 us|  524|  524|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc18 = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc17 = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc16 = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_loc15 = alloca i64 1"   --->   Operation 10 'alloca' 'p_loc15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc14 = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc13 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc12 = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc11 = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc10 = alloca i64 1"   --->   Operation 15 'alloca' 'p_loc10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 16 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 17 [2/2] (0.07ns)   --->   "%call_ln0 = call void @fir_Pipeline_read_a, i32 %a, i32 %p_loc, i32 %p_loc10, i32 %p_loc11, i32 %p_loc12, i32 %p_loc13, i32 %p_loc14, i32 %p_loc15, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 18 [1/2] (1.65ns)   --->   "%call_ln0 = call void @fir_Pipeline_read_a, i32 %a, i32 %p_loc, i32 %p_loc10, i32 %p_loc11, i32 %p_loc12, i32 %p_loc13, i32 %p_loc14, i32 %p_loc15, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 19 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%p_loc10_load = load i32 %p_loc10"   --->   Operation 20 'load' 'p_loc10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc11_load = load i32 %p_loc11"   --->   Operation 21 'load' 'p_loc11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_loc12_load = load i32 %p_loc12"   --->   Operation 22 'load' 'p_loc12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%p_loc13_load = load i32 %p_loc13"   --->   Operation 23 'load' 'p_loc13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%p_loc14_load = load i32 %p_loc14"   --->   Operation 24 'load' 'p_loc14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_loc15_load = load i32 %p_loc15"   --->   Operation 25 'load' 'p_loc15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc16_load = load i32 %p_loc16"   --->   Operation 26 'load' 'p_loc16_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc17_load = load i32 %p_loc17"   --->   Operation 27 'load' 'p_loc17_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc18_load = load i32 %p_loc18"   --->   Operation 28 'load' 'p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [2/2] (3.49ns)   --->   "%call_ln0 = call void @fir_Pipeline_sample_loop, i32 %in_r, i32 %p_loc17_load, i32 %p_loc16_load, i32 %p_loc_load, i32 %p_loc18_load, i32 %p_loc12_load, i32 %p_loc14_load, i32 %p_loc10_load, i32 %p_loc11_load, i32 %p_loc15_load, i32 %p_loc13_load, i32 %out_r"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.95>
ST_5 : Operation 30 [1/2] (1.95ns)   --->   "%call_ln0 = call void @fir_Pipeline_sample_loop, i32 %in_r, i32 %p_loc17_load, i32 %p_loc16_load, i32 %p_loc_load, i32 %p_loc18_load, i32 %p_loc12_load, i32 %p_loc14_load, i32 %p_loc10_load, i32 %p_loc11_load, i32 %p_loc15_load, i32 %p_loc13_load, i32 %out_r"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [fir.cpp:3]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0" [fir.cpp:3]   --->   Operation 32 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [fir.cpp:35]   --->   Operation 40 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.079ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'fir_Pipeline_read_a' [23]  (0.079 ns)

 <State 3>: 1.651ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'fir_Pipeline_read_a' [23]  (1.651 ns)

 <State 4>: 3.499ns
The critical path consists of the following:
	'load' operation 32 bit ('p_loc_load') on local variable 'p_loc' [24]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'fir_Pipeline_sample_loop' [34]  (3.499 ns)

 <State 5>: 1.959ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'fir_Pipeline_sample_loop' [34]  (1.959 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
