// Seed: 207192195
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output wor id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    output wire id_12
);
  wire id_14, id_15;
  wire id_16;
  assign id_0 = id_11;
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1
);
  wire  id_3;
  wire  id_4;
  uwire id_5;
  module_0(
      id_1, id_1, id_1, id_1, id_0, id_1, id_0, id_0, id_0, id_0, id_0, id_0, id_1
  );
  assign id_5 = 1;
endmodule
