[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 3 o'clock position on lot W2024-4521. Defects concentrated at single clock position, not full ring. 12% yield loss on 8 wafers. Position fixed relative to notch.\n\nProcess Context: LITH-TEL-03, Recipe: GATE_LAYER. Chuck edge contamination at 3 o'clock. Defect position fixed regardless of notch orientation. Contamination deposited post-alignment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck edge contamination at 3 o'clock position\n- Single clock position defects → localized contamination\n- Fixed relative to chuck (not notch) → post-alignment source\n- Chuck edge at 3 o'clock showing contamination\n- Defect transfers to wafer at contact point\n\n**Correlation Reasoning**:\n- Fixed chuck position → not wafer-carried\n- Post-alignment → chuck coordinate system\n- 3 o'clock specific → localized chuck defect\n- All wafers same location → persistent contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-03\n2. **Chuck inspection**: Check 3 o'clock edge position\n3. **Chuck clean**: Remove contamination\n4. **Edge inspection**: Full perimeter check\n5. **Verification**: Test wafer clean at 3 o'clock\n\n## Prevention Measures\n\n- Add chuck edge inspection to PM\n- Implement edge-position defect monitoring\n- Regular chuck edge cleaning\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at notch position on lot W2024-5632. Defects rotate with wafer orientation. Position always at notch. 9% yield loss on 6 wafers.\n\nProcess Context: HANDLER-BROOKS-07, notch finder mechanism. Notch finder pin worn causing damage. Defects occur during alignment. Pin at 90,000 cycles (spec: 80,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn notch finder pin causing localized damage\n- Defects at notch position → notch finder mechanism\n- Rotates with wafer → pre-alignment source\n- Pin at 90,000 cycles exceeds 80,000 spec\n- Worn pin scratching/damaging wafer at notch\n\n**Correlation Reasoning**:\n- Notch position → notch finder hardware\n- Rotates with wafer → wafer-referenced defect\n- Pre-alignment → handler mechanism\n- Pin wear → cycle count correlation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-07\n2. **Pin inspection**: Check notch finder pin condition\n3. **Replace pin**: P/N 634-0234\n4. **Alignment verification**: Gentle contact confirmed\n5. **Test wafers**: No notch defects\n\n## Prevention Measures\n\n- Replace notch finder pin at 80,000 cycles\n- Track pin cycle count for predictive maintenance\n- Add pin inspection to monthly PM\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 6 o'clock position on lot W2024-6743. Defects at edge exclusion boundary. EBR failure pattern. 14% yield loss on 9 wafers.\n\nProcess Context: LITH-TEL-05, Recipe: RESIST_COAT. EBR nozzle at 6 o'clock position clogged. Incomplete edge bead removal. EBR solvent flow reduced 40%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle clog causing incomplete edge removal\n- 6 o'clock edge defects → EBR nozzle position\n- Edge exclusion boundary → EBR process zone\n- Nozzle clogged, flow reduced 40%\n- Incomplete edge bead removal at 6 o'clock\n\n**Correlation Reasoning**:\n- 6 o'clock → nozzle position correlation\n- Edge exclusion → EBR process\n- Flow reduction → clog confirmation\n- Localized failure → single nozzle issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-05\n2. **Nozzle inspection**: Check 6 o'clock EBR nozzle\n3. **Clear clog**: Clean or replace nozzle P/N 534-0345\n4. **Flow verification**: Full flow restored\n5. **EBR test**: Verify clean edge bead removal\n\n## Prevention Measures\n\n- Add nozzle flow check to daily PM\n- Implement EBR flow monitoring\n- Regular nozzle cleaning schedule\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 9 o'clock position on lot W2024-7854. Defects appear as lift pin marks. Position matches lift pin location. 8% yield loss on 5 wafers.\n\nProcess Context: CVD-AMAT-08, Recipe: TEOS_DEP. Lift pin at 9 o'clock position damaged. Pin tip rough causing backside marks. Marks transferring to front-side defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Damaged lift pin creating localized defects\n- 9 o'clock position → lift pin location\n- Lift pin marks → pin contact damage\n- Pin tip rough from wear/damage\n- Backside damage affecting front-side processing\n\n**Correlation Reasoning**:\n- Lift pin position → geometric match\n- Pin marks → contact mechanism\n- Rough pin tip → damage source\n- Single position → one pin damaged\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-08\n2. **Pin inspection**: Check 9 o'clock lift pin\n3. **Replace pin**: P/N 634-0456 (damaged pin)\n4. **All pins check**: Inspect remaining pins\n5. **Surface verification**: Smooth pin tips\n\n## Prevention Measures\n\n- Add lift pin inspection to PM\n- Track pin condition over time\n- Replace pins proactively\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 12 o'clock position on lot W2024-8965. Defects at single clock position on all wafers. Robot arm contact suspected. 11% yield loss.\n\nProcess Context: HANDLER-YASKAWA-05. Robot arm contacts wafer edge at 12 o'clock during pickup. Arm alignment off by 0.5mm. Contact creating edge damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot arm misalignment causing edge contact\n- 12 o'clock defects → robot approach direction\n- Arm alignment off 0.5mm → contact at edge\n- Pickup motion creating edge damage\n- All wafers affected at same position\n\n**Correlation Reasoning**:\n- 12 o'clock → robot approach geometry\n- Alignment offset → contact mechanism\n- Pickup motion → damage timing\n- Consistent position → systematic error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-YASKAWA-05\n2. **Alignment check**: Measure arm position\n3. **Recalibrate**: Correct 0.5mm offset\n4. **Clearance verification**: No edge contact\n5. **Test wafers**: Verify clean edges\n\n## Prevention Measures\n\n- Add arm alignment check to PM\n- Monitor for edge position defects\n- Regular teach point verification\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 2 o'clock position on lot W2024-9076. Defects only on Recipe A, Recipe B clean. Same tool, same position. 10% yield loss.\n\nProcess Context: ETCH-LAM-06, Recipe A: HIGH_BIAS_ETCH. Recipe A has higher edge bias. Edge ring showing localized wear at 2 o'clock. Recipe-specific wear pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge ring wear at 2 o'clock\n- Recipe A affected, Recipe B clean → recipe correlation\n- Same position → hardware-related\n- Higher edge bias in Recipe A → accelerated wear\n- Localized wear creating defect source\n\n**Correlation Reasoning**:\n- Recipe-specific → process parameter effect\n- High bias → wear acceleration\n- 2 o'clock → wear hot spot\n- Edge ring → plasma coupling component\n\n## Corrective Actions\n\n1. **Immediate**: Inspect edge ring at 2 o'clock\n2. **Replace ring**: P/N 715-0567 if wear visible\n3. **Recipe review**: Consider bias optimization\n4. **Qualification**: Both recipes after replacement\n5. **Monitor**: Track recipe-specific wear\n\n## Prevention Measures\n\n- Track edge ring wear by recipe type\n- Use high-bias rated ring for aggressive recipes\n- Recipe-weighted PM scheduling\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 4 o'clock position on lot W2024-0187. Defects appear intermittently (5 of 20 wafers). When present, same position. 25% yield loss on affected wafers.\n\nProcess Context: HANDLER-TEL-06. Intermittent gripper issue at 4 o'clock position. Gripper not fully opening on some transfers. Edge contact when gripper tight.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent gripper malfunction causing edge contact\n- 4 o'clock defects → gripper position\n- Intermittent → gripper inconsistency\n- Gripper not fully opening → edge contact\n- Same position when present → fixed hardware\n\n**Correlation Reasoning**:\n- Intermittent → mechanical instability\n- Gripper position → 4 o'clock correlation\n- Partial open → contact mechanism\n- Sporadic → developing failure\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-06\n2. **Gripper diagnostics**: Check open/close mechanism\n3. **Repair gripper**: Air cylinder or linkage P/N 634-0567\n4. **Full stroke verification**: Consistent full open\n5. **Reliability test**: Multiple cycle verification\n\n## Prevention Measures\n\n- Add gripper stroke monitoring\n- Include gripper check in PM\n- Replace gripper components on schedule\n\n**Severity**: Major\n**Yield Impact**: 25% on affected wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 7 o'clock position on lot W2024-1298. Defects at FOUP door contact location. FOUP-specific pattern. 13% yield loss.\n\nProcess Context: FOUP-5672 showing door seal damage at 7 o'clock. Seal contacting wafer edge during door operation. Only FOUP-5672 affected, other FOUPs clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP door seal damage contacting wafer edge\n- 7 o'clock → door seal position\n- FOUP-specific → FOUP-5672 only\n- Seal damage → contact during door motion\n- Other FOUPs clean → confirms FOUP issue\n\n**Correlation Reasoning**:\n- Single FOUP → not handler/tool\n- Door position → seal geometry\n- Seal damage → contact mechanism\n- 7 o'clock → seal contact point\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-5672\n2. **Seal inspection**: Check 7 o'clock damage\n3. **Repair or scrap**: Based on damage extent\n4. **Fleet check**: Inspect similar FOUPs\n5. **Verification**: No edge contact after repair\n\n## Prevention Measures\n\n- Add FOUP seal inspection to maintenance\n- Track FOUP usage cycles\n- Implement FOUP edge defect tracking\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 10 o'clock position on lot W2024-2309. Defects at pre-aligner contact position. Position rotates with wafer. 7% yield loss.\n\nProcess Context: ALIGNER-NIKON-03. Pre-aligner edge gripper at 10 o'clock worn. Gripper pad degraded causing marks. Pad at 50,000 alignments (spec: 40,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn pre-aligner edge gripper pad\n- 10 o'clock → gripper contact position\n- Rotates with wafer → pre-alignment source\n- Gripper pad degraded at 50,000 alignments\n- Exceeds 40,000 spec → wear-related\n\n**Correlation Reasoning**:\n- Gripper position → geometric match\n- Rotates with wafer → before final alignment\n- Pad wear → cycle count correlation\n- Pre-aligner → mechanism confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ALIGNER-NIKON-03\n2. **Gripper inspection**: Check 10 o'clock pad\n3. **Replace pad**: P/N 634-0678 gripper pad\n4. **Alignment verification**: Gentle contact\n5. **Test wafers**: Clean edge at 10 o'clock\n\n## Prevention Measures\n\n- Replace gripper pads at 40,000 alignments\n- Track alignment count per gripper\n- Add gripper inspection to PM\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 1 o'clock position on lot W2024-3410. Defects at chamber slit valve location. Pattern correlates with valve position. 15% yield loss.\n\nProcess Context: ETCH-AMAT-05. Chamber slit valve at 1 o'clock position has particle accumulation. Particles depositing on wafer edge during transfer. Valve seal degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slit valve particle accumulation contaminating edge\n- 1 o'clock → slit valve position\n- Particle accumulation on valve\n- Particles transfer to wafer during pass-through\n- Valve seal degradation allowing buildup\n\n**Correlation Reasoning**:\n- Valve position → 1 o'clock correlation\n- Transfer contamination → particle mechanism\n- Seal degradation → accumulation source\n- Edge defects → wafer passes valve\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-05\n2. **Valve inspection**: Check particle accumulation\n3. **Valve cleaning**: Remove all particles\n4. **Seal replacement**: P/N 839-0678 valve seal\n5. **Particle verification**: <0.05 particles/cm²\n\n## Prevention Measures\n\n- Add slit valve cleaning to PM\n- Monitor valve seal condition\n- Track edge position defects for valve issues\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 5 o'clock position on lot W2024-4521. Defects only during first hour of production. Warm-up related. 8% yield loss.\n\nProcess Context: ETCH-TEL-07. Tool at 5 o'clock shows cold-start behavior. Thermal expansion during warm-up affecting edge clearance at 5 o'clock. Clearance marginal when cold.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cold-start thermal expansion affecting edge clearance\n- 5 o'clock defects during first hour → warm-up issue\n- Thermal expansion affecting clearance\n- Clearance marginal when tool cold\n- 5 o'clock → specific clearance geometry\n\n**Correlation Reasoning**:\n- First hour only → thermal transient\n- Warm-up related → expansion effect\n- 5 o'clock → minimum clearance point\n- Marginal design → temperature sensitivity\n\n## Corrective Actions\n\n1. **Immediate**: Extend warm-up time\n2. **Clearance adjustment**: Increase margin at 5 o'clock\n3. **Thermal stabilization**: Verify stable before production\n4. **Dummy wafers**: Process conditioning wafers first\n5. **Verification**: No defects after warm-up\n\n## Prevention Measures\n\n- Implement warm-up procedure before production\n- Design clearances for cold-start condition\n- Monitor first-wafer yield after idle\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 8 o'clock position on lot W2024-5632. Defects at handler buffer station position. Station 8 o'clock contact. 16% yield loss.\n\nProcess Context: HANDLER-BROOKS-09. Buffer station has misaligned guide at 8 o'clock. Wafer edge contacting guide during wait. Guide position shifted from vibration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Buffer station guide misalignment causing edge contact\n- 8 o'clock defects → guide position\n- Buffer station → storage/wait location\n- Guide misaligned → contact created\n- Vibration → alignment drift cause\n\n**Correlation Reasoning**:\n- 8 o'clock → guide geometry\n- Buffer location → wait position\n- Misalignment → contact mechanism\n- Vibration source → drift cause\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-09\n2. **Guide alignment**: Check 8 o'clock position\n3. **Realign guide**: Correct position, secure fasteners\n4. **Clearance verification**: No edge contact\n5. **Vibration check**: Address vibration source\n\n## Prevention Measures\n\n- Add guide alignment to PM checklist\n- Secure guide mounting against vibration\n- Monitor buffer position defects\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 11 o'clock position on lot W2024-6743. Defects appear after specific recipe sequence. Process integration issue. 12% yield loss.\n\nProcess Context: ETCH-LAM-08 after CVD-AMAT-06. Film edge profile from CVD causing etch loading at 11 o'clock. CVD edge uniformity issue at that position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CVD edge non-uniformity causing downstream etch loading\n- 11 o'clock defects → specific edge position\n- Recipe sequence dependent → process integration\n- CVD edge profile → etch loading variation\n- Process-to-process interaction\n\n**Correlation Reasoning**:\n- Sequence-dependent → integration issue\n- Edge profile → CVD source\n- Etch loading → thickness-dependent etch\n- 11 o'clock → CVD non-uniformity position\n\n## Corrective Actions\n\n1. **Investigation**: Check CVD edge uniformity at 11 o'clock\n2. **CVD optimization**: Improve edge uniformity\n3. **Etch adjustment**: Compensate for edge loading\n4. **Integration test**: Verify sequence optimization\n5. **Qualification**: Both tools qualified together\n\n## Prevention Measures\n\n- Include edge uniformity in CVD qualification\n- Characterize process integration effects\n- Monitor edge position defects by sequence\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects near notch but offset 15° clockwise on lot W2024-7854. Consistent offset from notch on all wafers. Handler orientation issue. 9% yield loss.\n\nProcess Context: HANDLER-TEL-08. Notch alignment sensor calibration off by 15°. Wafer placed with consistent rotational error. Sensor drift since last calibration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch alignment sensor calibration drift\n- 15° offset from notch → alignment error\n- Consistent on all wafers → systematic\n- Sensor calibration drift → 15° error\n- Rotational placement error\n\n**Correlation Reasoning**:\n- Offset from notch → alignment issue\n- Consistent → calibration error\n- 15° offset → quantifiable drift\n- Sensor → notch finder component\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-08\n2. **Sensor calibration**: Full notch sensor cal\n3. **Alignment verification**: ±0.1° specification\n4. **Test wafers**: Verify correct orientation\n5. **Cal schedule**: Review calibration interval\n\n## Prevention Measures\n\n- Reduce notch sensor calibration interval\n- Add alignment verification to PM\n- Monitor orientation-related defects\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at flat position (200mm legacy) on lot W2024-8965. Defects along flat edge only. 200mm process. 11% yield loss.\n\nProcess Context: HANDLER-LEGACY-03. Flat edge handler showing wear at contact points. 200mm process with flat orientation. Flat guide worn from extended use.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Flat edge guide wear causing contact damage\n- Defects at flat position → flat handling\n- 200mm legacy → flat orientation process\n- Guide worn at contact points\n- Extended use → wear accumulation\n\n**Correlation Reasoning**:\n- Flat edge → flat handling geometry\n- 200mm specific → flat-based process\n- Guide wear → contact mechanism\n- Edge damage → guide contact\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-LEGACY-03\n2. **Guide inspection**: Check flat edge guides\n3. **Replace guides**: P/N 634-0789 guide set\n4. **Alignment verification**: Proper flat handling\n5. **Test wafers**: Clean flat edges\n\n## Prevention Measures\n\n- Add flat guide inspection to PM\n- Track guide wear for 200mm tools\n- Consider guide upgrade material\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at handler approach direction on lot W2024-9076. Defects at 3 o'clock (handler approach). Speed-related marks. 14% yield loss.\n\nProcess Context: HANDLER-YASKAWA-06. Handler approach speed too high. Deceleration causing edge slip. Speed at 150% of recommended for this wafer type.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive handler approach speed causing edge slip\n- 3 o'clock → approach direction\n- Speed-related marks → motion correlation\n- 150% of recommended speed → excessive\n- Deceleration causing slip/contact\n\n**Correlation Reasoning**:\n- Approach direction → handler geometry\n- Speed marks → velocity correlation\n- Excessive speed → force issue\n- Deceleration → slip mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Reduce handler speed to spec\n2. **Recipe update**: Correct speed parameters\n3. **Motion verification**: Smooth acceleration/deceleration\n4. **Test wafers**: No edge marks at correct speed\n5. **Documentation**: Update recipe for wafer type\n\n## Prevention Measures\n\n- Use recommended speeds for each wafer type\n- Lock critical motion parameters\n- Monitor edge defects vs. handler speed\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 6 o'clock position on lot W2024-0298. Defects at exhaust port location. Chamber exhaust asymmetry. 10% yield loss.\n\nProcess Context: ETCH-AMAT-07. Chamber exhaust port at 6 o'clock. Local gas flow perturbation at exhaust. Etch uniformity affected at exhaust vicinity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber exhaust asymmetry affecting edge uniformity\n- 6 o'clock → exhaust port location\n- Gas flow perturbation → pumping effect\n- Local etch variation at exhaust\n- Exhaust asymmetry → single port design\n\n**Correlation Reasoning**:\n- Exhaust position → 6 o'clock correlation\n- Flow perturbation → pumping mechanism\n- Edge effect → port proximity\n- Design-related → chamber geometry\n\n## Corrective Actions\n\n1. **Process review**: Optimize for exhaust asymmetry\n2. **Flow adjustment**: Modify gas injection to compensate\n3. **Pumping optimization**: Consider baffle addition\n4. **Recipe tuning**: Edge compensation parameters\n5. **Verification**: Check 6 o'clock uniformity\n\n## Prevention Measures\n\n- Design for exhaust influence in recipes\n- Include edge position in uniformity qualification\n- Monitor exhaust-related edge effects\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 9 o'clock position on lot W2024-1409. Defects after cassette transfer. Cassette slot damage. 13% yield loss.\n\nProcess Context: CASSETTE-2847 (200mm legacy). Slot 15 at 9 o'clock showing damage. Burr on slot contact point. Only wafers from slot 15 affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette slot 15 burr causing edge damage\n- 9 o'clock → slot contact position\n- Slot 15 specific → single slot damage\n- Burr on contact point → damage source\n- Cassette-specific → CASSETTE-2847\n\n**Correlation Reasoning**:\n- Slot-specific → not handler\n- 9 o'clock → slot geometry\n- Burr → contact damage\n- Single cassette → cassette issue\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine CASSETTE-2847\n2. **Slot inspection**: Check slot 15 for burr\n3. **Repair or scrap**: Based on damage extent\n4. **Fleet check**: Inspect similar cassettes\n5. **Slot-level tracking**: Identify cassette issues\n\n## Prevention Measures\n\n- Add slot inspection to cassette maintenance\n- Track defects by cassette slot\n- Regular cassette condition audits\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 2 o'clock position on lot W2024-2510. Defects at ESC edge seal location. Seal degradation pattern. 17% yield loss.\n\nProcess Context: ETCH-LAM-09. ESC edge seal at 2 o'clock showing wear. Vacuum leak at worn seal. Plasma disturbance at seal leak location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC edge seal degradation causing plasma disturbance\n- 2 o'clock → ESC seal position\n- Seal wear → vacuum leak\n- Plasma disturbance at leak location\n- Localized defects from plasma non-uniformity\n\n**Correlation Reasoning**:\n- ESC seal → 2 o'clock geometry\n- Vacuum leak → plasma effect\n- Wear pattern → degradation\n- Edge position → seal location\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **ESC inspection**: Check seal at 2 o'clock\n3. **Seal replacement**: P/N 839-0890 edge seal\n4. **Vacuum verification**: No leaks after replacement\n5. **Plasma check**: Uniform at edge\n\n## Prevention Measures\n\n- Track ESC seal condition\n- Include seal inspection in PM\n- Monitor edge uniformity for seal wear\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 4 o'clock position on lot W2024-3621. Only on wafers with high-stress film. Film delamination at edge. 15% yield loss.\n\nProcess Context: CVD-TEL-05, Recipe: HIGH_STRESS_NITRIDE. High-stress film causing edge delamination. Stress concentration at 4 o'clock. Edge adhesion failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High-stress film edge delamination\n- 4 o'clock → stress concentration point\n- High-stress film → delamination driver\n- Edge adhesion failure → film peeling\n- Wafer-specific → high-stress films only\n\n**Correlation Reasoning**:\n- Stress correlation → film type\n- Edge position → stress concentration\n- Delamination → adhesion failure\n- 4 o'clock → geometric stress point\n\n## Corrective Actions\n\n1. **Process review**: Stress optimization at edge\n2. **Adhesion enhancement**: Edge treatment consideration\n3. **Film modification**: Reduce stress if possible\n4. **Edge exclusion**: Consider edge exclusion adjustment\n5. **Verification**: No delamination after optimization\n\n## Prevention Measures\n\n- Characterize edge stress for high-stress films\n- Include edge adhesion in film qualification\n- Monitor edge delamination by film type\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 7 o'clock position on lot W2024-4732. Defects appear after wet clean step. Edge dry-out pattern. 8% yield loss.\n\nProcess Context: WET-CLEAN-05, Recipe: PRE_GATE_CLEAN. Spin dry at 7 o'clock showing incomplete dry. Water mark defects. Spin dry nozzle position asymmetric.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Asymmetric spin dry causing water marks\n- 7 o'clock → dry nozzle position\n- Incomplete dry → water marks\n- Spin dry asymmetry → uneven drying\n- Nozzle position → dry pattern\n\n**Correlation Reasoning**:\n- 7 o'clock → nozzle geometry\n- Water marks → drying failure\n- Asymmetric → dry pattern\n- Wet clean → process source\n\n## Corrective Actions\n\n1. **Immediate**: Check spin dry nozzle position\n2. **Nozzle adjustment**: Optimize for uniform dry\n3. **Dry time review**: Extend if needed\n4. **N2 flow check**: Verify adequate dry gas\n5. **Test wafers**: No water marks\n\n## Prevention Measures\n\n- Include dry uniformity in qualification\n- Regular nozzle position verification\n- Monitor water mark defects by position\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 10 o'clock position on lot W2024-5843. Defects at handler centering mechanism. Centering error. 11% yield loss.\n\nProcess Context: HANDLER-BROOKS-11. Centering mechanism at 10 o'clock position off calibration. Edge contact during centering. Mechanism calibration drifted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Centering mechanism calibration drift causing edge contact\n- 10 o'clock → centering mechanism position\n- Edge contact → calibration error\n- Mechanism drift → systematic offset\n- Centering function → handler component\n\n**Correlation Reasoning**:\n- Centering position → 10 o'clock geometry\n- Contact → calibration error\n- Drift → gradual onset\n- Handler mechanism → component identification\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-11\n2. **Centering calibration**: Full mechanism cal\n3. **Edge clearance**: Verify no contact\n4. **Test wafers**: Clean centering operation\n5. **Cal schedule**: Review interval\n\n## Prevention Measures\n\n- Regular centering mechanism calibration\n- Include in PM checklist\n- Monitor edge defects for centering issues\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 1 o'clock position on lot W2024-6954. Defects correlate with specific operator. Operator technique issue. 6% yield loss.\n\nProcess Context: Manual load operation. Operator A shows defects at 1 o'clock. Operator B clean. Operator A holding wafer incorrectly during manual load.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator handling technique causing edge contact\n- 1 o'clock → operator grip position\n- Operator-specific → handling technique\n- Manual load → human factor\n- Operator A only → training need\n\n**Correlation Reasoning**:\n- Operator correlation → human variable\n- 1 o'clock → grip position\n- Manual operation → technique dependent\n- Single operator → training gap\n\n## Corrective Actions\n\n1. **Immediate**: Retrain Operator A\n2. **Technique review**: Proper handling demonstration\n3. **Supervision**: Monitor until technique verified\n4. **All operators**: Refresh training\n5. **Verification**: No defects with correct technique\n\n## Prevention Measures\n\n- Regular handling technique training\n- Operator certification program\n- Track defects by operator for trends\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 5 o'clock position on lot W2024-7065. Defects at CMP retaining ring position. Local over-polish. 14% yield loss.\n\nProcess Context: CMP-AMAT-09. Retaining ring wear at 5 o'clock creating pressure variation. Local over-polish at worn ring position. Ring at 80% life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear causing localized over-polish\n- 5 o'clock → ring wear position\n- Local over-polish → pressure variation\n- Ring wear at specific location\n- 80% life → approaching replacement\n\n**Correlation Reasoning**:\n- Retaining ring → 5 o'clock geometry\n- Wear pattern → localized pressure\n- Over-polish → excess removal\n- Ring condition → wear correlation\n\n## Corrective Actions\n\n1. **Immediate**: Inspect retaining ring\n2. **Replace ring**: P/N 716-0890 if wear confirmed\n3. **Pressure verification**: Uniform after replacement\n4. **Polish test**: No local over-polish\n5. **Ring tracking**: Monitor wear pattern\n\n## Prevention Measures\n\n- Replace retaining ring at 75% life\n- Monitor ring wear pattern\n- Track edge uniformity for ring wear\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 8 o'clock position on lot W2024-8176. Defects at clamp ring contact point. Clamp contamination. 10% yield loss.\n\nProcess Context: ETCH-TEL-09. Clamp ring at 8 o'clock showing particle accumulation. Particles transferring to wafer at clamp point. Clamp not cleaned in 3 PMs.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring particle accumulation contaminating wafer\n- 8 o'clock → clamp contact position\n- Particle accumulation on clamp\n- Transfer to wafer during clamping\n- 3 PMs without clamp cleaning → buildup\n\n**Correlation Reasoning**:\n- Clamp position → 8 o'clock geometry\n- Particles → contamination transfer\n- Accumulation → cleaning neglected\n- Contact point → transfer mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-09\n2. **Clamp cleaning**: Remove particle accumulation\n3. **Full inspection**: Check all clamp areas\n4. **Particle verification**: Clean clamp confirmed\n5. **PM update**: Add clamp cleaning to checklist\n\n## Prevention Measures\n\n- Add clamp cleaning to every PM\n- Include clamp inspection in PM checklist\n- Monitor edge position particle defects\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 11 o'clock position on lot W2024-9287. Defects at edge bevel. Bevel coating issue. 7% yield loss.\n\nProcess Context: COAT-TEL-09, Recipe: RESIST_COAT. Edge bevel coating at 11 o'clock showing defects. Bevel rinse nozzle misaligned. Incomplete bevel cleaning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bevel rinse nozzle misalignment causing incomplete clean\n- 11 o'clock → bevel rinse position\n- Edge bevel defects → coating issue\n- Nozzle misaligned → incomplete rinse\n- Residual resist at bevel\n\n**Correlation Reasoning**:\n- Bevel location → rinse mechanism\n- 11 o'clock → nozzle position\n- Incomplete clean → misalignment\n- Coating → process source\n\n## Corrective Actions\n\n1. **Immediate**: Check bevel rinse nozzle position\n2. **Nozzle alignment**: Correct to specification\n3. **Rinse verification**: Complete bevel coverage\n4. **Test wafers**: Clean bevel confirmed\n5. **PM update**: Add nozzle position check\n\n## Prevention Measures\n\n- Regular nozzle position verification\n- Include in daily PM checklist\n- Monitor bevel defects by position\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 3 o'clock position on lot W2024-0408. Defects after thermal process. Thermal stress at edge. 16% yield loss.\n\nProcess Context: THERMAL-TEL-06, Recipe: RTP_ANNEAL. Temperature spike at 3 o'clock edge position. Susceptor hot spot. Thermal stress causing edge defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor hot spot causing edge thermal stress\n- 3 o'clock → hot spot position\n- Temperature spike → thermal stress\n- Susceptor degradation → hot spot source\n- Edge defects → thermal damage\n\n**Correlation Reasoning**:\n- Temperature variation → thermal mechanism\n- 3 o'clock → susceptor position\n- Hot spot → localized overheating\n- Stress defects → thermal damage mode\n\n## Corrective Actions\n\n1. **Immediate**: Tool down THERMAL-TEL-06\n2. **Susceptor inspection**: Check for degradation\n3. **Replace susceptor**: P/N 817-0567 if degraded\n4. **Thermal mapping**: Verify uniform temperature\n5. **Stress test**: No edge thermal defects\n\n## Prevention Measures\n\n- Monitor susceptor temperature uniformity\n- Track susceptor condition over time\n- Include edge thermal check in PM\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 6 o'clock position on lot W2024-1519. Defects at wafer notch opposite side. Stress concentration. 9% yield loss.\n\nProcess Context: CVD-AMAT-10, Recipe: HIGH_STRESS_SIN. Stress concentration at 6 o'clock (opposite notch). Film stress causing edge cracking. Asymmetric stress pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Film stress concentration opposite notch\n- 6 o'clock → notch opposite position\n- Stress concentration → asymmetric stress\n- Edge cracking → stress failure\n- High-stress film → stress driver\n\n**Correlation Reasoning**:\n- Opposite notch → stress geometry\n- Asymmetric → notch influence\n- Cracking → stress failure mode\n- High stress → film characteristic\n\n## Corrective Actions\n\n1. **Process review**: Stress management at edge\n2. **Film optimization**: Reduce stress if possible\n3. **Edge treatment**: Consider stress relief\n4. **Design review**: Edge exclusion consideration\n5. **Verification**: No cracking after optimization\n\n## Prevention Measures\n\n- Characterize stress distribution for high-stress films\n- Consider notch influence on stress\n- Monitor edge cracking by position\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 9 o'clock position on lot W2024-2630. Defects at probe card contact during test. Probe damage. 18% yield loss.\n\nProcess Context: PROBER-KLA-05. Probe card at 9 o'clock position showing worn probes. Excessive contact force causing damage. Probes at 500,000 touchdowns.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn probe card causing edge die damage\n- 9 o'clock → probe position\n- Worn probes → excessive contact\n- 500,000 touchdowns → wear accumulation\n- Edge die damage → probe-related\n\n**Correlation Reasoning**:\n- Probe position → 9 o'clock edge\n- Worn probes → damage mechanism\n- High touchdowns → wear correlation\n- Edge die → probe contact area\n\n## Corrective Actions\n\n1. **Immediate**: Replace probe card\n2. **Card inspection**: Document wear pattern\n3. **Touchdown limit**: Enforce replacement schedule\n4. **Verification**: Clean probing after replacement\n5. **Die review**: Assess damaged die\n\n## Prevention Measures\n\n- Replace probe cards at 400,000 touchdowns\n- Track touchdown count per card\n- Monitor edge die yield for probe wear\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 12 o'clock position on lot W2024-3741. Defects at FOUP opener mechanism. Opener contact issue. 12% yield loss.\n\nProcess Context: OPENER-BROOKS-02. FOUP opener at 12 o'clock showing door open mechanism issue. Wafer edge contacted during door open sequence. Mechanism needs adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP opener mechanism contacting wafer edge\n- 12 o'clock → opener position\n- Door open sequence → contact timing\n- Mechanism issue → contact created\n- Opener-specific → OPENER-BROOKS-02\n\n**Correlation Reasoning**:\n- Opener position → 12 o'clock geometry\n- Door sequence → contact mechanism\n- Adjustment needed → calibration\n- Single opener → component issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down OPENER-BROOKS-02\n2. **Mechanism inspection**: Check door open sequence\n3. **Adjustment**: Correct mechanism clearance\n4. **Motion verification**: No wafer contact\n5. **Test wafers**: Clean edge through opener\n\n## Prevention Measures\n\n- Regular opener mechanism check\n- Include in PM schedule\n- Monitor edge defects by opener\n\n**Severity**: Major\n**Yield Impact**: 12%"
  }
]
