N Uaghhbm.CLAIM_BBINDEX_BBPRIME_LE_SUBDIVISION2
C |- (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ ((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j))))))))) ==> ((min_num ((IMAGE (BBindex_v39 s)) (BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)))) <= (min_num ((IMAGE (BBindex_v39 ((((restriction_cs2_v39 s) i) j) c))) (BBprime_v39 ((((restriction_cs2_v39 s) i) j) c))))))
T c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 c<= cmin_num * * part cIMAGE * part cBBindex_v39 f0 * part cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 cmin_num * * part cIMAGE * part cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 * part cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3
D TRUTH
A |- T
T cT
D IN
A |- (!P. (!x. ((x IN P) = (P x))))
T c= cIN f0 f1 * f1 f0
D Uaghhbm.IN_BBPRIME_SUBDIVISION
A |- (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ ((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j))))))))) ==> ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) ww))
T c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f4
D Uaghhbm.BBINDEX_BBPRIME_LE_SUBDIVISION2
A |- (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv)))
T c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5
D Uaghhbm.MIN_NUM_LE_IMAGE
A |- (((a IN s) /\ (!x. ((x IN s) ==> ((f x) <= (g x))))) ==> ((min_num ((IMAGE f) s)) <= (min_num ((IMAGE g) s))))
T c==> c/\ cIN f0 f1 ! c==> cIN b0 f1 c<= * f2 b0 * f3 b0 c<= cmin_num * * part cIMAGE f2 f1 cmin_num * * part cIMAGE f3 f1
+ (is_scs_v39 s), (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ ((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))))))) |- ((min_num ((IMAGE (BBindex_v39 s)) (BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)))) <= (min_num ((IMAGE (BBindex_v39 ((((restriction_cs2_v39 s) i) j) c))) (BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)))))
T c==> cis_scs_v39 f0 c==> c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 c<= cmin_num * * part cIMAGE * part cBBindex_v39 f0 * part cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 cmin_num * * part cIMAGE * part cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 * part cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3
+ ((real_le (((scs_a_v39 s) i) j)) c) |- (((real_le (((scs_a_v39 s) i) j)) c) = T)
T c==> creal_le cscs_a_v39 f0 f1 f2 f3 c= creal_le cscs_a_v39 f0 f1 f2 f3 cT
+ (!a. (!f. (!g. (!s. (((a IN s) /\ (!x. ((x IN s) ==> ((f x) <= (g x))))) ==> ((min_num ((IMAGE f) s)) <= (min_num ((IMAGE g) s)))))))) |- (!f. (!g. (!s. (((a IN s) /\ (!x. ((x IN s) ==> ((f x) <= (g x))))) ==> ((min_num ((IMAGE f) s)) <= (min_num ((IMAGE g) s)))))))
T c==> ! ! ! ! c==> c/\ cIN b0 b3 ! c==> cIN b4 b3 c<= * b1 b4 * b2 b4 c<= cmin_num * * part cIMAGE b1 b3 cmin_num * * part cIMAGE b2 b3 ! ! ! c==> c/\ cIN f0 b2 ! c==> cIN b3 b2 c<= * b0 b3 * b1 b3 c<= cmin_num * * part cIMAGE b0 b2 cmin_num * * part cIMAGE b1 b2
+ |- (((!g. (!s. ((?a. ((a IN s) /\ (!x. ((x IN s) ==> ((f x) <= (g x)))))) ==> ((min_num ((IMAGE f) s)) <= (min_num ((IMAGE g) s)))))) ==> ((\g. (!s. ((?a. ((a IN s) /\ (!x. ((x IN s) ==> ((f x) <= (g x)))))) ==> ((min_num ((IMAGE f) s)) <= (min_num ((IMAGE g) s)))))) g)) = ((\g. (!s. ((?a. ((a IN s) /\ (!x. ((x IN s) ==> ((f x) <= (g x)))))) ==> ((min_num ((IMAGE f) s)) <= (min_num ((IMAGE g) s)))))) g))
T c= c==> ! ! c==> c? / c/\ cIN b2 b1 ! c==> cIN b3 b1 c<= * f0 b3 * b0 b3 c<= cmin_num * * part cIMAGE f0 b1 cmin_num * * part cIMAGE b0 b1 * / ! c==> c? / c/\ cIN b2 b1 ! c==> cIN b3 b1 c<= * f0 b3 * b0 b3 c<= cmin_num * * part cIMAGE f0 b1 cmin_num * * part cIMAGE b0 b1 f1 * / ! c==> c? / c/\ cIN b2 b1 ! c==> cIN b3 b1 c<= * f0 b3 * b0 b3 c<= cmin_num * * part cIMAGE f0 b1 cmin_num * * part cIMAGE b0 b1 f1
+ ((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) |- (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) = T)
T c==> creal_lt f0 cvector_norm cvector_sub * f1 f2 * f1 f3 c= creal_lt f0 cvector_norm cvector_sub * f1 f2 * f1 f3 cT
+ |- ((((a IN s) /\ (!x. ((x IN s) ==> ((f x) <= (g x))))) ==> ((min_num ((IMAGE f) s)) <= (min_num ((IMAGE g) s)))) = T)
T c= c==> c/\ cIN f0 f1 ! c==> cIN b0 f1 c<= * f2 b0 * f3 b0 c<= cmin_num * * part cIMAGE f2 f1 cmin_num * * part cIMAGE f3 f1 cT
+ (is_scs_v39 s), ((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)), ((real_le c) (((scs_b_v39 s) i) j)), ((real_le (((scs_a_v39 s) i) j)) c), ((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))), ((BBprime_v39 s) ww) |- (!x. (((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) x) ==> (((BBindex_v39 s) x) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) x))))
T c==> cis_scs_v39 f0 c==> c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c==> creal_le f1 cscs_b_v39 f0 f2 f3 c==> creal_le cscs_a_v39 f0 f2 f3 f1 c==> creal_lt f1 cvector_norm cvector_sub * f4 f2 * f4 f3 c==> cBBprime_v39 f0 f4 ! c==> cBBprime_v39 crestriction_cs2_v39 f0 f2 f3 f1 b0 c<= cBBindex_v39 f0 b0 cBBindex_v39 crestriction_cs2_v39 f0 f2 f3 f1 b0
+ (!a. (!f. (!g. (!s. (((a IN s) /\ (!x. ((x IN s) ==> ((f x) <= (g x))))) ==> ((min_num ((IMAGE f) s)) <= (min_num ((IMAGE g) s)))))))) |- (!g. (!s. ((?a. ((a IN s) /\ (!x. ((x IN s) ==> ((f x) <= (g x)))))) ==> ((min_num ((IMAGE f) s)) <= (min_num ((IMAGE g) s))))))
T c==> ! ! ! ! c==> c/\ cIN b0 b3 ! c==> cIN b4 b3 c<= * b1 b4 * b2 b4 c<= cmin_num * * part cIMAGE b1 b3 cmin_num * * part cIMAGE b2 b3 ! ! c==> c? / c/\ cIN b2 b1 ! c==> cIN b3 b1 c<= * f0 b3 * b0 b3 c<= cmin_num * * part cIMAGE f0 b1 cmin_num * * part cIMAGE b0 b1
+ (is_scs_v39 s), (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ ((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j))))))), ((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)), ((real_le (((scs_a_v39 s) i) j)) c) |- ((min_num ((IMAGE (BBindex_v39 s)) (BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)))) <= (min_num ((IMAGE (BBindex_v39 ((((restriction_cs2_v39 s) i) j) c))) (BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)))))
T c==> cis_scs_v39 f0 c==> c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 c==> c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c==> creal_le cscs_a_v39 f0 f1 f2 f3 c<= cmin_num * * part cIMAGE * part cBBindex_v39 f0 * part cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 cmin_num * * part cIMAGE * part cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 * part cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3
- |- ((t ==> t) = T)
T c= c==> f0 f0 cT
- ((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) |- ((((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv)))
T c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c==> c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5
- |- ((!x. t) = t)
T c= ! f0 f0
- (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))) |- ((((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))) /\ (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))
T c==> c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c/\ c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5
- ((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))), (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))) |- (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) /\ (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv)))
T c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c==> c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c/\ c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5
- ((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))), (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))) |- ((((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))) /\ (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv)))
T c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c==> c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c/\ c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5
- |- ((((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))) ==> (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))
T c==> c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5
- |- ((t /\ t) = t)
T c= c/\ f0 f0 f0
- |- (((((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))) ==> (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv)))) = (((is_scs_v39 s) /\ (((NUMERAL (BIT1 (BIT1 _0))) < (scs_k_v39 s)) /\ (((real_le (((scs_a_v39 s) i) j)) c) /\ (((real_le c) (((scs_b_v39 s) i) j)) /\ (((BBprime_v39 s) ww) /\ (((real_lt c) (vector_norm ((vector_sub (ww i)) (ww j)))) /\ ((BBprime_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))))) ==> (((BBindex_v39 s) vv) <= ((BBindex_v39 ((((restriction_cs2_v39 s) i) j) c)) vv))))
T c= c==> c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c==> c/\ cis_scs_v39 f0 c/\ c< cNUMERAL cBIT1 cBIT1 c_0 cscs_k_v39 f0 c/\ creal_le cscs_a_v39 f0 f1 f2 f3 c/\ creal_le f3 cscs_b_v39 f0 f1 f2 c/\ cBBprime_v39 f0 f4 c/\ creal_lt f3 cvector_norm cvector_sub * f4 f1 * f4 f2 cBBprime_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5 c<= cBBindex_v39 f0 f5 cBBindex_v39 crestriction_cs2_v39 f0 f1 f2 f3 f5
