**TASK-5 : SIMULATION OF VCD FILE USING IVERILOG AND GTKWAVE TOOLS**

**1.Ccreating a new directory**

$ cd Desktop

$ mkdir naveen

$ cd naveen

**2.creating  .v and tb.v file (iv_gt.v and iv_gt_tb.v) in github repo**

$ git clone https://github.com/NaveenReddyMiniPuri123/Vsdquadron-mini-internship.git

$ cd Vsdquadron-mini-internship

**3.To run and simulate verilog code**

$ iverilog -o Vsdquadron-mini-internship iv_gt.v iv_gt_tb.v

$ vvp Vsdquadron-mini-internship

**4. To view simulation waveform in GTKwave**

$ gtkwave iv_gt.vcd


![1it](https://github.com/NaveenReddyMiniPuri123/Vsdquadron-mini-internship/assets/167668786/8106b057-efed-4036-81dc-351970e70299)





![lstr ivtb](https://github.com/NaveenReddyMiniPuri123/Vsdquadron-mini-internship/assets/167668786/accf9448-1862-4ea4-a59c-5eec0260d3e5)



![vcd last](https://github.com/NaveenReddyMiniPuri123/Vsdquadron-mini-internship/assets/167668786/0e74edd6-3049-493d-b404-ff7e98762a83)



![last iv](https://github.com/NaveenReddyMiniPuri123/Vsdquadron-mini-internship/assets/167668786/3bee923d-5f56-4d9f-80f2-33264199ef77)



![lstr ivtb](https://github.com/NaveenReddyMiniPuri123/Vsdquadron-mini-internship/assets/167668786/5a8d00bc-b915-416e-9973-5379822ae4c3)











