{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626015308647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626015308656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 11 20:25:08 2021 " "Processing started: Sun Jul 11 20:25:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626015308656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015308656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Audio -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Audio -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015308656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626015309162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626015309162 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement audio_config.vhd(104) " "VHDL syntax error at audio_config.vhd(104) near text \"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 104 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319671 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting \"<=\" audio_config.vhd(104) " "VHDL syntax error at audio_config.vhd(104) near text \"is\";  expecting \"<=\"" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 104 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319671 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(107) " "VHDL syntax error at audio_config.vhd(107) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 107 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319671 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(109) " "VHDL syntax error at audio_config.vhd(109) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 109 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319671 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(111) " "VHDL syntax error at audio_config.vhd(111) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 111 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319671 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(113) " "VHDL syntax error at audio_config.vhd(113) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(115) " "VHDL syntax error at audio_config.vhd(115) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(117) " "VHDL syntax error at audio_config.vhd(117) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 117 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(119) " "VHDL syntax error at audio_config.vhd(119) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 119 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(121) " "VHDL syntax error at audio_config.vhd(121) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(123) " "VHDL syntax error at audio_config.vhd(123) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 123 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(125) " "VHDL syntax error at audio_config.vhd(125) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 125 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(127) " "VHDL syntax error at audio_config.vhd(127) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 127 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(129) " "VHDL syntax error at audio_config.vhd(129) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(131) " "VHDL syntax error at audio_config.vhd(131) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 131 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(133) " "VHDL syntax error at audio_config.vhd(133) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(135) " "VHDL syntax error at audio_config.vhd(135) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 135 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(137) " "VHDL syntax error at audio_config.vhd(137) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 137 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319673 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement audio_config.vhd(139) " "VHDL syntax error at audio_config.vhd(139) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "audio_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config.vhd 0 0 " "Found 0 design units, including 0 entities, in source file audio_config.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logic " "Found design unit 1: top-logic" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319675 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-logic " "Found design unit 1: pulse_gen-logic" {  } { { "pulse_gen.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/pulse_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319676 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/pulse_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_config-logic " "Found design unit 1: I2C_config-logic" {  } { { "I2C_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/I2C_config.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319677 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_config " "Found entity 1: I2C_config" {  } { { "I2C_config.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/I2C_config.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C-logic " "Found design unit 1: I2C-logic" {  } { { "I2C.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/I2C.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319679 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/I2C.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_SYS-rtl " "Found design unit 1: PLL_SYS-rtl" {  } { { "PLL_SYS.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/PLL_SYS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319680 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_SYS " "Found entity 1: PLL_SYS" {  } { { "PLL_SYS.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/PLL_SYS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sys/pll_sys_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sys/pll_sys_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_SYS_0002 " "Found entity 1: PLL_SYS_0002" {  } { { "PLL_SYS/PLL_SYS_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/Audio/PLL_SYS/PLL_SYS_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chip_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHIP_CLK-rtl " "Found design unit 1: CHIP_CLK-rtl" {  } { { "CHIP_CLK.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319682 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHIP_CLK " "Found entity 1: CHIP_CLK" {  } { { "CHIP_CLK.vhd" "" { Text "D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_clk/chip_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file chip_clk/chip_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHIP_CLK_0002 " "Found entity 1: CHIP_CLK_0002" {  } { { "CHIP_CLK/CHIP_CLK_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK/CHIP_CLK_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626015319684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319684 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626015319831 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 11 20:25:19 2021 " "Processing ended: Sun Jul 11 20:25:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626015319831 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626015319831 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626015319831 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015319831 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626015320479 ""}
