{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 00:32:34 2010 " "Info: Processing started: Wed Jul 14 00:32:34 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BEAT -c BEAT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BEAT -c BEAT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK1 " "Info: Assuming node \"CLK1\" is an undefined clock" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 280 192 360 296 "CLK1" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "S0 " "Info: Assuming node \"S0\" is an undefined clock" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "S0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst4 " "Info: Detected ripple clock \"inst4\" as buffer" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 1024 1088 232 "inst4" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK1 register register inst2 inst3 360.1 MHz Internal " "Info: Clock \"CLK1\" Internal fmax is restricted to 360.1 MHz between source register \"inst2\" and destination register \"inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.233 ns + Longest register register " "Info: + Longest register to register delay is 1.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X32_Y35_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y35_N13; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 792 856 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.460 ns) 1.233 ns inst3 2 REG LCFF_X32_Y35_N23 3 " "Info: 2: + IC(0.773 ns) + CELL(0.460 ns) = 1.233 ns; Loc. = LCFF_X32_Y35_N23; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { inst2 inst3 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 904 968 232 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 37.31 % ) " "Info: Total cell delay = 0.460 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.773 ns ( 62.69 % ) " "Info: Total interconnect delay = 0.773 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { inst2 inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.233 ns" { inst2 {} inst3 {} } { 0.000ns 0.773ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 5.444 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK1\" to destination register is 5.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns CLK1 1 CLK PIN_B13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_B13; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 280 192 360 296 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.206 ns) 2.613 ns inst6 2 COMB LCCOMB_X32_Y35_N20 1 " "Info: 2: + IC(1.483 ns) + CELL(0.206 ns) = 2.613 ns; Loc. = LCCOMB_X32_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { CLK1 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.000 ns) 3.572 ns inst6~clkctrl 3 COMB CLKCTRL_G9 5 " "Info: 3: + IC(0.959 ns) + CELL(0.000 ns) = 3.572 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'inst6~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.666 ns) 5.444 ns inst3 4 REG LCFF_X32_Y35_N23 3 " "Info: 4: + IC(1.206 ns) + CELL(0.666 ns) = 5.444 ns; Loc. = LCFF_X32_Y35_N23; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { inst6~clkctrl inst3 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 904 968 232 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 32.99 % ) " "Info: Total cell delay = 1.796 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.648 ns ( 67.01 % ) " "Info: Total interconnect delay = 3.648 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { CLK1 inst6 inst6~clkctrl inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.444 ns" { CLK1 {} CLK1~combout {} inst6 {} inst6~clkctrl {} inst3 {} } { 0.000ns 0.000ns 1.483ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 source 5.444 ns - Longest register " "Info: - Longest clock path from clock \"CLK1\" to source register is 5.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns CLK1 1 CLK PIN_B13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_B13; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 280 192 360 296 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.206 ns) 2.613 ns inst6 2 COMB LCCOMB_X32_Y35_N20 1 " "Info: 2: + IC(1.483 ns) + CELL(0.206 ns) = 2.613 ns; Loc. = LCCOMB_X32_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { CLK1 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.000 ns) 3.572 ns inst6~clkctrl 3 COMB CLKCTRL_G9 5 " "Info: 3: + IC(0.959 ns) + CELL(0.000 ns) = 3.572 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'inst6~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.666 ns) 5.444 ns inst2 4 REG LCFF_X32_Y35_N13 3 " "Info: 4: + IC(1.206 ns) + CELL(0.666 ns) = 5.444 ns; Loc. = LCFF_X32_Y35_N13; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { inst6~clkctrl inst2 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 792 856 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 32.99 % ) " "Info: Total cell delay = 1.796 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.648 ns ( 67.01 % ) " "Info: Total interconnect delay = 3.648 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { CLK1 inst6 inst6~clkctrl inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.444 ns" { CLK1 {} CLK1~combout {} inst6 {} inst6~clkctrl {} inst2 {} } { 0.000ns 0.000ns 1.483ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { CLK1 inst6 inst6~clkctrl inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.444 ns" { CLK1 {} CLK1~combout {} inst6 {} inst6~clkctrl {} inst3 {} } { 0.000ns 0.000ns 1.483ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { CLK1 inst6 inst6~clkctrl inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.444 ns" { CLK1 {} CLK1~combout {} inst6 {} inst6~clkctrl {} inst2 {} } { 0.000ns 0.000ns 1.483ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 792 856 232 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 904 968 232 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { inst2 inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.233 ns" { inst2 {} inst3 {} } { 0.000ns 0.773ns } { 0.000ns 0.460ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { CLK1 inst6 inst6~clkctrl inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.444 ns" { CLK1 {} CLK1~combout {} inst6 {} inst6~clkctrl {} inst3 {} } { 0.000ns 0.000ns 1.483ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { CLK1 inst6 inst6~clkctrl inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.444 ns" { CLK1 {} CLK1~combout {} inst6 {} inst6~clkctrl {} inst2 {} } { 0.000ns 0.000ns 1.483ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { inst3 {} } {  } {  } "" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 904 968 232 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S0 register register inst2 inst3 360.1 MHz Internal " "Info: Clock \"S0\" Internal fmax is restricted to 360.1 MHz between source register \"inst2\" and destination register \"inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.233 ns + Longest register register " "Info: + Longest register to register delay is 1.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X32_Y35_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y35_N13; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 792 856 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.460 ns) 1.233 ns inst3 2 REG LCFF_X32_Y35_N23 3 " "Info: 2: + IC(0.773 ns) + CELL(0.460 ns) = 1.233 ns; Loc. = LCFF_X32_Y35_N23; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { inst2 inst3 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 904 968 232 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 37.31 % ) " "Info: Total cell delay = 0.460 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.773 ns ( 62.69 % ) " "Info: Total interconnect delay = 0.773 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { inst2 inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.233 ns" { inst2 {} inst3 {} } { 0.000ns 0.773ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 destination 5.900 ns + Shortest register " "Info: + Shortest clock path from clock \"S0\" to destination register is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns S0 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.615 ns) 3.069 ns inst6 2 COMB LCCOMB_X32_Y35_N20 1 " "Info: 2: + IC(1.530 ns) + CELL(0.615 ns) = 3.069 ns; Loc. = LCCOMB_X32_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { S0 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.000 ns) 4.028 ns inst6~clkctrl 3 COMB CLKCTRL_G9 5 " "Info: 3: + IC(0.959 ns) + CELL(0.000 ns) = 4.028 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'inst6~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.666 ns) 5.900 ns inst3 4 REG LCFF_X32_Y35_N23 3 " "Info: 4: + IC(1.206 ns) + CELL(0.666 ns) = 5.900 ns; Loc. = LCFF_X32_Y35_N23; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { inst6~clkctrl inst3 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 904 968 232 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.205 ns ( 37.37 % ) " "Info: Total cell delay = 2.205 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.695 ns ( 62.63 % ) " "Info: Total interconnect delay = 3.695 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { S0 inst6 inst6~clkctrl inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { S0 {} S0~combout {} inst6 {} inst6~clkctrl {} inst3 {} } { 0.000ns 0.000ns 1.530ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 source 5.900 ns - Longest register " "Info: - Longest clock path from clock \"S0\" to source register is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns S0 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.615 ns) 3.069 ns inst6 2 COMB LCCOMB_X32_Y35_N20 1 " "Info: 2: + IC(1.530 ns) + CELL(0.615 ns) = 3.069 ns; Loc. = LCCOMB_X32_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { S0 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.000 ns) 4.028 ns inst6~clkctrl 3 COMB CLKCTRL_G9 5 " "Info: 3: + IC(0.959 ns) + CELL(0.000 ns) = 4.028 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'inst6~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.666 ns) 5.900 ns inst2 4 REG LCFF_X32_Y35_N13 3 " "Info: 4: + IC(1.206 ns) + CELL(0.666 ns) = 5.900 ns; Loc. = LCFF_X32_Y35_N13; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { inst6~clkctrl inst2 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 792 856 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.205 ns ( 37.37 % ) " "Info: Total cell delay = 2.205 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.695 ns ( 62.63 % ) " "Info: Total interconnect delay = 3.695 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { S0 inst6 inst6~clkctrl inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { S0 {} S0~combout {} inst6 {} inst6~clkctrl {} inst2 {} } { 0.000ns 0.000ns 1.530ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { S0 inst6 inst6~clkctrl inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { S0 {} S0~combout {} inst6 {} inst6~clkctrl {} inst3 {} } { 0.000ns 0.000ns 1.530ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.615ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { S0 inst6 inst6~clkctrl inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { S0 {} S0~combout {} inst6 {} inst6~clkctrl {} inst2 {} } { 0.000ns 0.000ns 1.530ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 792 856 232 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 904 968 232 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { inst2 inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.233 ns" { inst2 {} inst3 {} } { 0.000ns 0.773ns } { 0.000ns 0.460ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { S0 inst6 inst6~clkctrl inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { S0 {} S0~combout {} inst6 {} inst6~clkctrl {} inst3 {} } { 0.000ns 0.000ns 1.530ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.615ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { S0 inst6 inst6~clkctrl inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { S0 {} S0~combout {} inst6 {} inst6~clkctrl {} inst2 {} } { 0.000ns 0.000ns 1.530ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { inst3 {} } {  } {  } "" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 904 968 232 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "inst S0 CLK1 2.525 ns register " "Info: tsu for register \"inst\" (data pin = \"S0\", clock pin = \"CLK1\") is 2.525 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.009 ns + Longest pin register " "Info: + Longest pin to register delay is 8.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns S0 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.198 ns) + CELL(0.206 ns) 7.328 ns 21mux:inst8\|5~43 2 COMB LCCOMB_X32_Y35_N22 1 " "Info: 2: + IC(6.198 ns) + CELL(0.206 ns) = 7.328 ns; Loc. = LCCOMB_X32_Y35_N22; Fanout = 1; COMB Node = '21mux:inst8\|5~43'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { S0 21mux:inst8|5~43 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 7.901 ns 21mux:inst8\|5~44 3 COMB LCCOMB_X32_Y35_N10 1 " "Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 7.901 ns; Loc. = LCCOMB_X32_Y35_N10; Fanout = 1; COMB Node = '21mux:inst8\|5~44'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { 21mux:inst8|5~43 21mux:inst8|5~44 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.009 ns inst 4 REG LCFF_X32_Y35_N11 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.009 ns; Loc. = LCFF_X32_Y35_N11; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 21mux:inst8|5~44 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 18.03 % ) " "Info: Total cell delay = 1.444 ns ( 18.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.565 ns ( 81.97 % ) " "Info: Total interconnect delay = 6.565 ns ( 81.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.009 ns" { S0 21mux:inst8|5~43 21mux:inst8|5~44 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.009 ns" { S0 {} S0~combout {} 21mux:inst8|5~43 {} 21mux:inst8|5~44 {} inst {} } { 0.000ns 0.000ns 6.198ns 0.367ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 5.444 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK1\" to destination register is 5.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns CLK1 1 CLK PIN_B13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_B13; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 280 192 360 296 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.206 ns) 2.613 ns inst6 2 COMB LCCOMB_X32_Y35_N20 1 " "Info: 2: + IC(1.483 ns) + CELL(0.206 ns) = 2.613 ns; Loc. = LCCOMB_X32_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { CLK1 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.000 ns) 3.572 ns inst6~clkctrl 3 COMB CLKCTRL_G9 5 " "Info: 3: + IC(0.959 ns) + CELL(0.000 ns) = 3.572 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'inst6~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.666 ns) 5.444 ns inst 4 REG LCFF_X32_Y35_N11 3 " "Info: 4: + IC(1.206 ns) + CELL(0.666 ns) = 5.444 ns; Loc. = LCFF_X32_Y35_N11; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { inst6~clkctrl inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 32.99 % ) " "Info: Total cell delay = 1.796 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.648 ns ( 67.01 % ) " "Info: Total interconnect delay = 3.648 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { CLK1 inst6 inst6~clkctrl inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.444 ns" { CLK1 {} CLK1~combout {} inst6 {} inst6~clkctrl {} inst {} } { 0.000ns 0.000ns 1.483ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.009 ns" { S0 21mux:inst8|5~43 21mux:inst8|5~44 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.009 ns" { S0 {} S0~combout {} 21mux:inst8|5~43 {} 21mux:inst8|5~44 {} inst {} } { 0.000ns 0.000ns 6.198ns 0.367ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { CLK1 inst6 inst6~clkctrl inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.444 ns" { CLK1 {} CLK1~combout {} inst6 {} inst6~clkctrl {} inst {} } { 0.000ns 0.000ns 1.483ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "S0 T3 inst2 10.732 ns register " "Info: tco from clock \"S0\" to destination pin \"T3\" through register \"inst2\" is 10.732 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 source 5.900 ns + Longest register " "Info: + Longest clock path from clock \"S0\" to source register is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns S0 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.615 ns) 3.069 ns inst6 2 COMB LCCOMB_X32_Y35_N20 1 " "Info: 2: + IC(1.530 ns) + CELL(0.615 ns) = 3.069 ns; Loc. = LCCOMB_X32_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { S0 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.000 ns) 4.028 ns inst6~clkctrl 3 COMB CLKCTRL_G9 5 " "Info: 3: + IC(0.959 ns) + CELL(0.000 ns) = 4.028 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'inst6~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.666 ns) 5.900 ns inst2 4 REG LCFF_X32_Y35_N13 3 " "Info: 4: + IC(1.206 ns) + CELL(0.666 ns) = 5.900 ns; Loc. = LCFF_X32_Y35_N13; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { inst6~clkctrl inst2 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 792 856 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.205 ns ( 37.37 % ) " "Info: Total cell delay = 2.205 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.695 ns ( 62.63 % ) " "Info: Total interconnect delay = 3.695 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { S0 inst6 inst6~clkctrl inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { S0 {} S0~combout {} inst6 {} inst6~clkctrl {} inst2 {} } { 0.000ns 0.000ns 1.530ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 792 856 232 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.528 ns + Longest register pin " "Info: + Longest register to pin delay is 4.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X32_Y35_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y35_N13; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 792 856 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(3.216 ns) 4.528 ns T3 2 PIN PIN_B14 0 " "Info: 2: + IC(1.312 ns) + CELL(3.216 ns) = 4.528 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'T3'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { inst2 T3 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { -56 864 880 120 "T3" "" } { -8 -16 48 8 "T3" "" } { 88 -16 40 104 "T3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 71.02 % ) " "Info: Total cell delay = 3.216 ns ( 71.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.312 ns ( 28.98 % ) " "Info: Total interconnect delay = 1.312 ns ( 28.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { inst2 T3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.528 ns" { inst2 {} T3 {} } { 0.000ns 1.312ns } { 0.000ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { S0 inst6 inst6~clkctrl inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { S0 {} S0~combout {} inst6 {} inst6~clkctrl {} inst2 {} } { 0.000ns 0.000ns 1.530ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.615ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { inst2 T3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.528 ns" { inst2 {} T3 {} } { 0.000ns 1.312ns } { 0.000ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "inst S0 S0 -1.803 ns register " "Info: th for register \"inst\" (data pin = \"S0\", clock pin = \"S0\") is -1.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 destination 5.900 ns + Longest register " "Info: + Longest clock path from clock \"S0\" to destination register is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns S0 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.615 ns) 3.069 ns inst6 2 COMB LCCOMB_X32_Y35_N20 1 " "Info: 2: + IC(1.530 ns) + CELL(0.615 ns) = 3.069 ns; Loc. = LCCOMB_X32_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { S0 inst6 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.000 ns) 4.028 ns inst6~clkctrl 3 COMB CLKCTRL_G9 5 " "Info: 3: + IC(0.959 ns) + CELL(0.000 ns) = 4.028 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'inst6~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 256 440 504 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.666 ns) 5.900 ns inst 4 REG LCFF_X32_Y35_N11 3 " "Info: 4: + IC(1.206 ns) + CELL(0.666 ns) = 5.900 ns; Loc. = LCFF_X32_Y35_N11; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { inst6~clkctrl inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.205 ns ( 37.37 % ) " "Info: Total cell delay = 2.205 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.695 ns ( 62.63 % ) " "Info: Total interconnect delay = 3.695 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { S0 inst6 inst6~clkctrl inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { S0 {} S0~combout {} inst6 {} inst6~clkctrl {} inst {} } { 0.000ns 0.000ns 1.530ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.009 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns S0 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'S0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 240 -32 136 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.198 ns) + CELL(0.206 ns) 7.328 ns 21mux:inst8\|5~43 2 COMB LCCOMB_X32_Y35_N22 1 " "Info: 2: + IC(6.198 ns) + CELL(0.206 ns) = 7.328 ns; Loc. = LCCOMB_X32_Y35_N22; Fanout = 1; COMB Node = '21mux:inst8\|5~43'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { S0 21mux:inst8|5~43 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 7.901 ns 21mux:inst8\|5~44 3 COMB LCCOMB_X32_Y35_N10 1 " "Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 7.901 ns; Loc. = LCCOMB_X32_Y35_N10; Fanout = 1; COMB Node = '21mux:inst8\|5~44'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { 21mux:inst8|5~43 21mux:inst8|5~44 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.009 ns inst 4 REG LCFF_X32_Y35_N11 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.009 ns; Loc. = LCFF_X32_Y35_N11; Fanout = 3; REG Node = 'inst'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 21mux:inst8|5~44 inst } "NODE_NAME" } } { "BEAT.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/BEAT/BEAT.bdf" { { 152 544 608 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 18.03 % ) " "Info: Total cell delay = 1.444 ns ( 18.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.565 ns ( 81.97 % ) " "Info: Total interconnect delay = 6.565 ns ( 81.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.009 ns" { S0 21mux:inst8|5~43 21mux:inst8|5~44 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.009 ns" { S0 {} S0~combout {} 21mux:inst8|5~43 {} 21mux:inst8|5~44 {} inst {} } { 0.000ns 0.000ns 6.198ns 0.367ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { S0 inst6 inst6~clkctrl inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { S0 {} S0~combout {} inst6 {} inst6~clkctrl {} inst {} } { 0.000ns 0.000ns 1.530ns 0.959ns 1.206ns } { 0.000ns 0.924ns 0.615ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.009 ns" { S0 21mux:inst8|5~43 21mux:inst8|5~44 inst } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.009 ns" { S0 {} S0~combout {} 21mux:inst8|5~43 {} 21mux:inst8|5~44 {} inst {} } { 0.000ns 0.000ns 6.198ns 0.367ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 00:32:34 2010 " "Info: Processing ended: Wed Jul 14 00:32:34 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
