Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 02 23:27:44 2022
| Host         : Ale running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             152 |           44 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------+------------------+------------------+----------------+
|        Clock Signal       |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+--------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG            | mpg1/Q1_reg_0      |                  |                1 |              2 |
|  clk_IBUF_BUFG            | mpg1/rez_PC_reg[0] | mpg2/AR[0]       |                5 |             16 |
|  u_ex/rez_reg[15]_i_2_n_0 |                    |                  |                5 |             16 |
|  clk_IBUF_BUFG            | mpg1/p_0_in        |                  |                6 |             48 |
|  clk_IBUF_BUFG            |                    |                  |               15 |             52 |
|  clk_IBUF_BUFG            | mpg1/rez_PC_reg[0] |                  |               44 |            152 |
+---------------------------+--------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


