MIG: 11:14:25 : Running customizer.xit
MIG: 11:14:25 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 11:14:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-106320-win7/coregen/design_1_mig_7series_0_0
MIG: 11:14:25 : synp_flow:  -- synthesis_mode: Other
MIG: 11:14:25 : outputDirectory: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-106320-win7/coregen/design_1_mig_7series_0_0/_tmp/
MIG: 11:14:25 : vivado_mode: xpg_bd
MIG: 11:14:25 : HDL Language: Verilog
MIG: 11:14:25 : compInfo: false
MIG: 11:14:25 : Running G:/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-106320-win7/coregen/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-106320-win7/coregen/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:17:28 : XML_INPUT_FILE: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-106320-win7/coregen/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:17:28 : Component_Name: design_1_mig_7series_0_0
MIG: 11:17:28 : Moving design_1_mig_7series_0_0 ...
MIG: 11:17:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:17:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:17:28 : Sending back 0
MIG: 11:17:29 : xml_input_file: mig_a.prj
MIG: 11:17:29 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:17:29 : xml_input_file: mig_a.prj
MIG: 11:17:29 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:17:29 : In updateAllModelParams
MIG: 11:17:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:17:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:17:29 : XGUI hdlLanguage: Verilog
MIG: 11:17:29 : xgui vivado_mode: xpg_bd
MIG: 11:17:29 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:17:29 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 11:17:31 : 1
MIG: 11:17:31 : Inside fn mem: DDR3
MIG: 11:17:31 : QDRII+ Inside fn ui: 100000000
MIG: 11:17:31 : 
MIG: 11:17:31 : 1
MIG: 11:17:31 : 100000000
MIG: 11:17:31 : 
MIG: 11:17:31 :  polarity_value: 0
MIG: 11:17:31 : ACTIVE_HIGH
MIG: 11:17:31 : 
MIG: 11:17:31 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:17:30 :  paramValTrimmed: TRUE 
MIG: 11:17:30 : TRUE
MIG: 11:17:30 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:17:30 :  paramValTrimmed: FALSE 
MIG: 11:17:30 : 
MIG: 11:17:30 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:17:30 :  paramValTrimmed: FALSE 
MIG: 11:17:30 : 
MIG: 11:17:30 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:17:30 :  paramValTrimmed: FALSE 
MIG: 11:17:30 : 
MIG: 11:17:30 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:17:30 :  paramValTrimmed: FALSE 
MIG: 11:17:30 : 
MIG: 11:17:30 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:17:30 :  paramValTrimmed: 4.000 
MIG: 11:17:30 : 200000000.0
MIG: 11:17:30 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:17:30 :  paramValTrimmed: 1 
MIG: 11:17:30 : 800000000
MIG: 11:17:30 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:17:30 :  paramValTrimmed: 1 
MIG: 11:17:30 : 800000000
MIG: 11:17:30 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:17:30 :  paramValTrimmed: 1 
MIG: 11:17:30 : 800000000
MIG: 11:17:30 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:17:30 :  paramValTrimmed: 1 
MIG: 11:17:30 : 800000000
MIG: 11:17:30 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:17:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:17:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:17:30 : 8
MIG: 11:17:30 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:17:30 : 64
MIG: 11:17:30 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:17:30 : 8
MIG: 11:17:30 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:17:30 : 3
MIG: 11:17:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:17:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: ECC ==> OFF
MIG: 11:17:30 : 64
MIG: 11:17:30 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:17:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:17:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:17:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:17:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:17:30 : 28
MIG: 11:17:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:17:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:17:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:17:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:17:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:17:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:17:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:17:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:17:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:17:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:17:30 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:17:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:17:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:17:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:17:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:17:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:17:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:17:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:17:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:17:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:17:30 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:17:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:17:30 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:17:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:17:30 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:17:30 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:17:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:17:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:17:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:17:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:17:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:17:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:17:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:17:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:17:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:17:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 11:17:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:17:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:17:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:17:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:17:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:17:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:17:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:17:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:17:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:17:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:17:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:17:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:17:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 11:17:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 11:17:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 11:17:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 11:17:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 11:17:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 11:17:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 11:17:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 11:17:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 11:17:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:17:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:17:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:17:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:17:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:17:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:17:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:17:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:17:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:17:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:17:30 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 11:17:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:17:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:17:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:17:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:17:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:17:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:17:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:17:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:17:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:17:30 : 4
MIG: 11:17:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:17:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:17:30 : TRUE
MIG: 11:17:30 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:17:30 : 1073741824
MIG: 11:17:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:17:30 : 30
MIG: 11:17:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:17:30 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:17:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:17:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:17:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:17:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:17:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:17:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:17:30 : 
MIG: 11:17:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:17:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:17:30 : 
MIG: 11:17:30 : NONE
MIG: 11:17:30 : 
MIG: 11:17:30 : Same Interface
MIG: 11:17:34 : xml_input_file: mig_a.prj
MIG: 11:17:34 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:17:34 : In updateAllModelParams
MIG: 11:17:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:17:34 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:17:34 : XGUI hdlLanguage: Verilog
MIG: 11:17:34 : xgui vivado_mode: xpg_bd
MIG: 11:17:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:17:34 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 11:17:35 : 
MIG: 11:17:35 : Inside fn mem: DDR3
MIG: 11:17:35 : QDRII+ Inside fn ui: 100000000
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 :  polarity_value: 0
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:17:35 :  paramValTrimmed: TRUE 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:17:35 :  paramValTrimmed: FALSE 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:17:35 :  paramValTrimmed: FALSE 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:17:35 :  paramValTrimmed: FALSE 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:17:35 :  paramValTrimmed: FALSE 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:17:35 :  paramValTrimmed: 4.000 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:17:35 :  paramValTrimmed: 1 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:17:35 :  paramValTrimmed: 1 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:17:35 :  paramValTrimmed: 1 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:17:35 :  paramValTrimmed: 1 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:17:35 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:17:35 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:17:35 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: ECC ==> OFF
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:17:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:17:35 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:17:35 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:17:35 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:17:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:17:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:17:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:17:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:17:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:17:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:17:35 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:17:35 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:17:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:17:35 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:17:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:17:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:17:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:17:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:17:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:17:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:17:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:17:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:17:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:17:35 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:17:35 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:17:35 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:17:35 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:17:35 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:17:35 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:17:35 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:17:35 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:17:35 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:17:35 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:17:35 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:17:35 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:17:35 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:17:35 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:17:35 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:17:35 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:35 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 11:17:35 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:35 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:17:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:17:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:17:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:17:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:17:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:17:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:17:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:17:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:17:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:17:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:17:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:17:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 11:17:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 11:17:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 11:17:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 11:17:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 11:17:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 11:17:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 11:17:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 11:17:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 11:17:35 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:17:35 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:17:35 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:17:35 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:17:35 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:17:35 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:17:35 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:17:35 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:17:35 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:17:35 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:17:35 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 11:17:35 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:17:35 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:17:35 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:17:35 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:17:35 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:17:35 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:17:35 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:17:35 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:17:35 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:17:35 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:17:35 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:17:35 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:17:35 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:17:35 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:17:35 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:17:35 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:17:35 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:17:35 : 
MIG: 11:17:35 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:17:35 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 : Same Interface
MIG: 11:17:38 : xml_input_file: mig_a.prj
MIG: 11:17:38 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:17:38 : In updateAllModelParams
MIG: 11:17:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:17:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:17:38 : XGUI hdlLanguage: Verilog
MIG: 11:17:38 : xgui vivado_mode: xpg_bd
MIG: 11:17:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:17:38 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 11:17:39 : 
MIG: 11:17:39 : Inside fn mem: DDR3
MIG: 11:17:39 : QDRII+ Inside fn ui: 100000000
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 :  polarity_value: 0
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:17:39 :  paramValTrimmed: TRUE 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:17:39 :  paramValTrimmed: FALSE 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:17:39 :  paramValTrimmed: FALSE 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:17:39 :  paramValTrimmed: FALSE 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:17:39 :  paramValTrimmed: FALSE 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:17:39 :  paramValTrimmed: 4.000 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:17:39 :  paramValTrimmed: 1 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:17:39 :  paramValTrimmed: 1 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:17:39 :  paramValTrimmed: 1 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:17:39 :  paramValTrimmed: 1 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:17:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:17:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:17:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: ECC ==> OFF
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:17:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:17:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:17:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:17:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:17:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:17:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:17:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:17:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:17:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:17:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:17:39 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:17:39 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:17:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:17:39 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:17:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:17:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:17:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:17:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:17:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:17:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:17:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:17:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:17:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:17:39 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:17:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:17:39 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:17:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:17:39 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:17:39 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:17:39 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:17:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:17:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:17:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:17:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:17:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:17:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:17:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:17:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:17:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 11:17:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:17:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:17:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:17:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:17:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:17:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:17:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:17:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:17:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:17:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:17:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:17:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:17:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 11:17:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 11:17:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 11:17:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 11:17:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 11:17:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 11:17:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 11:17:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 11:17:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 11:17:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:17:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:17:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:17:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:17:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:17:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:17:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:17:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:17:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:17:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:17:39 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 11:17:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:17:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:17:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:17:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:17:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:17:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:17:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:17:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:17:39 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:17:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:17:39 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:17:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:17:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:17:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:17:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:17:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:17:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:17:39 : 
MIG: 11:17:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:17:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 : Same Interface
MIG: 11:21:20 : xml_input_file: mig_a.prj
MIG: 11:21:20 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:21:20 : In updateAllModelParams
MIG: 11:21:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:21:20 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:21:20 : XGUI hdlLanguage: Verilog
MIG: 11:21:20 : xgui vivado_mode: xpg_bd
MIG: 11:21:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:21:20 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 11:21:22 : 
MIG: 11:21:22 : Inside fn mem: DDR3
MIG: 11:21:22 : QDRII+ Inside fn ui: 100000000
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 :  polarity_value: 0
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:21:22 :  paramValTrimmed: TRUE 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:21:22 :  paramValTrimmed: FALSE 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:21:22 :  paramValTrimmed: FALSE 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:21:22 :  paramValTrimmed: FALSE 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:21:22 :  paramValTrimmed: FALSE 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:21:22 :  paramValTrimmed: 4.000 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:21:22 :  paramValTrimmed: 1 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:21:22 :  paramValTrimmed: 1 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:21:22 :  paramValTrimmed: 1 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:21:22 :  paramValTrimmed: 1 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:21:22 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:21:22 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:21:22 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: ECC ==> OFF
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:21:22 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:21:22 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:21:22 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:21:22 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:21:22 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:21:22 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:21:22 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:21:22 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:21:22 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:21:22 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:21:22 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:21:22 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:21:22 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:21:22 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:21:22 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:21:22 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:21:22 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:21:22 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:21:22 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:21:22 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:21:22 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:21:22 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:21:22 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:21:22 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:21:22 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:21:22 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:21:22 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:21:22 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:21:22 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:21:22 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:21:22 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:21:22 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:21:22 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:21:22 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:21:22 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:21:22 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:21:22 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:21:22 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:21:22 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:21:22 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 11:21:22 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:21:22 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:21:22 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:21:22 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:21:22 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:21:22 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:21:22 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:21:22 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:21:22 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:21:22 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:21:22 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:21:22 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:21:22 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:21:22 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 11:21:22 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 11:21:22 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 11:21:22 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 11:21:22 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 11:21:22 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 11:21:22 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 11:21:22 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 11:21:22 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 11:21:22 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:21:22 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:21:22 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:21:22 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:21:22 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:21:22 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:21:22 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:21:22 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:21:22 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:21:22 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:21:22 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 11:21:22 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:21:22 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:21:22 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:21:22 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:21:22 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:21:22 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:21:22 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:21:22 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:21:22 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:21:22 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:21:22 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:21:22 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:21:22 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:21:22 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:21:22 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:21:22 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:21:22 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:21:22 : 
MIG: 11:21:22 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:21:22 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 : Same Interface
MIG: 11:22:29 : xml_input_file: mig_a.prj
MIG: 11:22:29 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:22:29 : In updateAllModelParams
MIG: 11:22:29 : XGUI hdlLanguage: Verilog
MIG: 11:22:29 : xgui vivado_mode: xpg_bd
MIG: 11:22:29 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:22:29 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 11:22:30 : 
MIG: 11:22:30 : Inside fn mem: DDR3
MIG: 11:22:30 : QDRII+ Inside fn ui: 100000000
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 :  polarity_value: 0
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:22:30 :  paramValTrimmed: TRUE 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:22:30 :  paramValTrimmed: FALSE 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:22:30 :  paramValTrimmed: FALSE 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:22:30 :  paramValTrimmed: FALSE 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:22:30 :  paramValTrimmed: FALSE 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:22:30 :  paramValTrimmed: 4.000 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:22:30 :  paramValTrimmed: 1 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:22:30 :  paramValTrimmed: 1 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:22:30 :  paramValTrimmed: 1 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:22:30 :  paramValTrimmed: 1 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:22:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:22:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:22:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: ECC ==> OFF
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:22:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:22:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:22:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:22:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:22:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:22:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:22:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:22:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:22:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:22:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:22:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:22:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:22:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:22:30 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:22:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:22:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:22:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:22:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:22:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:22:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:22:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:22:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:22:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:22:30 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:22:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:22:30 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:22:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:22:30 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:22:30 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:22:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:22:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:22:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:22:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:22:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:22:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:22:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:22:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:22:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:22:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:22:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 11:22:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:22:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:22:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:22:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:22:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:22:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:22:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:22:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:22:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:22:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:22:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:22:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:22:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:22:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 11:22:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 11:22:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 11:22:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 11:22:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 11:22:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 11:22:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 11:22:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 11:22:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 11:22:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:22:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:22:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:22:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:22:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:22:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:22:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:22:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:22:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:22:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:22:30 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 11:22:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:22:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:22:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:22:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:22:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:22:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:22:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:22:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:22:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:22:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:22:30 : 1
MIG: 11:22:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:22:30 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:22:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:22:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:22:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:22:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:22:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:22:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:22:30 : 
MIG: 11:22:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:22:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 : Same Interface
MIG: 11:22:32 : xml_input_file: mig_a.prj
MIG: 11:22:32 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:26:32 : Running synthesis.xit
MIG: 11:26:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:26:32 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:26:32 : ERR:             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 11:26:32 : ################# RUNNING MIG BATCH ###################
MIG: 11:26:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:26:32 : synp_flow:  -- synthesis_mode: Other
MIG: 11:26:32 : outputDirectory: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:26:32 : vivado_mode: xpg_bd
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 1
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : HDL Language: Verilog
MIG: 11:26:32 : compInfo: false
MIG: 11:26:32 : Vivado Options xc7a200t fbg676 -2
MIG: 11:26:32 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:26:32 : Running G:/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:26:40 : XML_INPUT_FILE: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:26:40 : Component_Name: design_1_mig_7series_0_0
MIG: 11:26:40 : Moving design_1_mig_7series_0_0 ...
MIG: 11:26:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:26:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:26:40 : Added 85  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*.v c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*.vhd c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*/*.v c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*/*.vhd c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 11:26:40 : Running vlog_synth_rpr.xit
MIG: 11:26:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:26:40 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:26:40 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ..
MIG: 11:26:40 : Running implementation.xit
MIG: 11:26:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:26:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:26:41 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 11:26:41 : Running vlog_synth_rpr.xit
MIG: 11:26:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:26:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:26:41 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ..
MIG: 13:00:48 : xml_input_file: mig_a.prj
MIG: 13:00:48 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:00:48 : In updateAllModelParams
MIG: 13:00:48 : XGUI hdlLanguage: Verilog
MIG: 13:00:48 : xgui vivado_mode: xpg_bd
MIG: 13:00:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:00:48 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 13:00:50 : 
MIG: 13:00:50 : Inside fn mem: DDR3
MIG: 13:00:50 : QDRII+ Inside fn ui: 100000000
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 :  polarity_value: 0
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:00:50 :  paramValTrimmed: TRUE 
MIG: 13:00:50 : 
MIG: 13:00:50 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:00:50 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 13:00:50 :  paramValTrimmed: FALSE 
MIG: 13:00:50 : 
MIG: 13:00:50 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 13:00:50 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:00:50 :  paramValTrimmed: FALSE 
MIG: 13:00:50 : 
MIG: 13:00:50 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:00:50 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:00:50 :  paramValTrimmed: FALSE 
MIG: 13:00:50 : 
MIG: 13:00:50 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:00:50 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:00:50 :  paramValTrimmed: FALSE 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:00:49 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 13:00:49 :  paramValTrimmed: 4.000 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 13:00:49 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 13:00:49 :  paramValTrimmed: 1 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 13:00:49 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:00:49 :  paramValTrimmed: 1 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 13:00:49 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:00:49 :  paramValTrimmed: 1 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 13:00:49 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:00:49 :  paramValTrimmed: 1 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:00:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 13:00:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 13:00:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: ECC ==> OFF
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 13:00:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:00:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:00:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 13:00:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:00:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 13:00:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:00:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 13:00:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:00:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:00:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:00:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:00:49 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:00:49 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:00:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:00:49 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:00:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:00:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:00:49 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:00:49 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:00:49 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:00:49 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:00:49 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:00:49 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:00:49 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:00:49 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:00:49 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:00:49 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 13:00:49 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:00:49 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:00:49 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 13:00:49 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:00:49 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 13:00:49 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 13:00:49 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:00:49 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:00:49 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:00:49 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:00:49 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:00:49 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:00:49 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:00:49 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:00:49 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 13:00:50 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:00:50 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:00:50 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:00:50 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 13:00:50 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:00:50 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 13:00:50 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 13:00:50 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 13:00:50 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 13:00:50 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:00:50 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:00:50 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 13:00:50 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 13:00:50 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:00:50 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 13:00:50 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 13:00:50 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 13:00:50 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 13:00:50 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 13:00:50 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 13:00:50 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 13:00:50 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 13:00:50 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 13:00:50 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 13:00:50 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 13:00:50 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 13:00:50 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:00:50 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:00:50 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:00:50 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:00:50 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:00:50 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:00:50 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:00:50 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:00:50 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:00:50 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:00:50 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:00:50 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:00:50 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 13:00:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:00:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:00:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:00:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:00:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:00:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:00:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:00:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:00:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:00:50 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:00:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:00:50 : 3
MIG: 13:00:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 13:00:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:00:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:00:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:00:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:00:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:00:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:00:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:00:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:00:50 : 
MIG: 13:00:50 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:00:50 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 : Same Interface
MIG: 13:00:52 : xml_input_file: mig_a.prj
MIG: 13:00:52 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:09:34 : xml_input_file: mig_a.prj
MIG: 13:09:34 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:09:34 : xml_input_file: mig_a.prj
MIG: 13:09:34 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:09:35 : Running synthesis.xit
MIG: 13:09:35 : ################# RUNNING MIG BATCH ###################
MIG: 13:09:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:09:35 : synp_flow:  -- synthesis_mode: Other
MIG: 13:09:35 : outputDirectory: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:09:35 : vivado_mode: xpg_bd
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 1
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : HDL Language: Verilog
MIG: 13:09:35 : compInfo: false
MIG: 13:09:35 : Vivado Options xc7a200t fbg676 -2
MIG: 13:09:35 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:09:35 : Running G:/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:09:43 : XML_INPUT_FILE: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:09:43 : Component_Name: design_1_mig_7series_0_0
MIG: 13:09:43 : Moving design_1_mig_7series_0_0 ...
MIG: 13:09:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:09:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:09:44 : Added 85  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*.v c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*.vhd c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*/*.v c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*/*.vhd c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 13:09:44 : Running vlog_synth_rpr.xit
MIG: 13:09:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:09:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:09:44 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ..
MIG: 13:09:44 : Running implementation.xit
MIG: 13:09:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:09:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:09:44 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 13:09:44 : Running vlog_synth_rpr.xit
MIG: 13:09:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:09:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:09:44 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ..
MIG: 13:46:08 : xml_input_file: mig_a.prj
MIG: 13:46:09 : Absolute path of xml_input_file: c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:46:09 : xml_input_file: mig_a.prj
MIG: 13:46:09 : Absolute path of xml_input_file: c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:46:09 : In updateAllModelParams
MIG: 13:46:09 : ################# RUNNING MIG BATCH ###################
MIG: 13:46:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:46:09 : synp_flow:  -- synthesis_mode: Other
MIG: 13:46:09 : outputDirectory: c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:46:09 : vivado_mode: xpg_bd
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 1
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 :  locked false  
MIG: 13:46:10 : HDL Language: Verilog
MIG: 13:46:10 : compInfo: true
MIG: 13:46:10 : Vivado Options xc7a200t fbg676 -2
MIG: 13:46:10 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:46:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe
MIG: 13:46:10 : xilinx_path: C:/Xilinx/Vivado/2014.2/ids_lite/ISE
MIG: 13:46:10 : I am in catch area
MIG: 13:46:10 : Running C:/Xilinx/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe -cg_exc_inp c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:46:33 : XML_INPUT_FILE: c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:46:33 : Component_Name: design_1_mig_7series_0_0
MIG: 13:46:33 : Moving design_1_mig_7series_0_0 ...
MIG: 13:46:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:46:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:46:33 : XGUI hdlLanguage: Verilog
MIG: 13:46:33 : xgui vivado_mode: xpg_bd
MIG: 13:46:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:46:33 : Reading C:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:46:35 : 1
MIG: 13:46:35 : Inside fn mem: DDR3
MIG: 13:46:35 : QDRII+ Inside fn ui: 100000000
MIG: 13:46:35 : 
MIG: 13:46:35 : 1
MIG: 13:46:35 : 100000000
MIG: 13:46:35 : 
MIG: 13:46:35 :  polarity_value: 0
MIG: 13:46:35 : ACTIVE_HIGH
MIG: 13:46:35 : 
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:46:35 :  paramValTrimmed: TRUE 
MIG: 13:46:35 : TRUE
MIG: 13:46:35 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 13:46:35 :  paramValTrimmed: FALSE 
MIG: 13:46:35 : 
MIG: 13:46:35 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:46:35 :  paramValTrimmed: FALSE 
MIG: 13:46:35 : 
MIG: 13:46:35 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:46:35 :  paramValTrimmed: FALSE 
MIG: 13:46:35 : 
MIG: 13:46:35 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:46:35 :  paramValTrimmed: FALSE 
MIG: 13:46:35 : 
MIG: 13:46:35 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 13:46:35 :  paramValTrimmed: 4.000 
MIG: 13:46:35 : 200000000.0
MIG: 13:46:35 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 13:46:35 :  paramValTrimmed: 1 
MIG: 13:46:35 : 800000000
MIG: 13:46:35 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:46:35 :  paramValTrimmed: 1 
MIG: 13:46:35 : 800000000
MIG: 13:46:35 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:46:35 :  paramValTrimmed: 1 
MIG: 13:46:35 : 800000000
MIG: 13:46:35 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:46:35 :  paramValTrimmed: 1 
MIG: 13:46:35 : 800000000
MIG: 13:46:35 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:46:35 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 13:46:35 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:46:35 : 8
MIG: 13:46:35 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 13:46:35 : 64
MIG: 13:46:35 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 13:46:35 : 8
MIG: 13:46:35 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 13:46:35 : 3
MIG: 13:46:35 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 13:46:35 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: ECC ==> OFF
MIG: 13:46:35 : 64
MIG: 13:46:35 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 13:46:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:46:35 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:46:35 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 13:46:35 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:46:35 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:46:35 : 28
MIG: 13:46:35 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 13:46:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:46:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 13:46:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:46:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:46:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:46:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:46:35 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:46:35 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:46:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:46:35 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:46:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:46:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:46:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:46:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:46:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:46:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:46:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:46:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:46:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:46:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:46:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:46:35 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 13:46:35 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:46:35 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:46:35 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 13:46:35 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:46:35 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 13:46:35 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 13:46:35 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:46:35 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:46:35 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:46:35 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:46:35 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:46:35 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:46:35 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:46:35 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:46:35 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 13:46:35 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:46:35 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:46:35 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:46:35 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 13:46:35 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:46:35 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 13:46:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 13:46:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 13:46:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 13:46:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:46:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:46:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 13:46:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 13:46:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:46:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 13:46:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 13:46:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 13:46:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 13:46:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 13:46:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 13:46:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 13:46:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 13:46:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 13:46:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 13:46:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 13:46:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 13:46:36 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:46:36 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:46:36 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:46:36 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:46:36 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:46:36 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:46:36 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:46:36 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:46:36 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:46:36 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:46:36 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:46:36 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:46:36 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:46:36 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:46:36 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:46:36 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:46:36 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:46:36 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:46:36 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:46:36 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:46:36 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:46:36 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:46:36 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:46:36 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:46:36 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:46:36 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:46:36 : 4
MIG: 13:46:36 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:46:36 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:46:36 : TRUE
MIG: 13:46:36 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:46:36 : 3
MIG: 13:46:36 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:46:36 : 1073741824
MIG: 13:46:36 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:46:36 : 30
MIG: 13:46:36 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:46:36 : 
MIG: 13:46:36 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 13:46:36 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:46:36 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:46:36 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:46:36 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:46:36 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:46:36 : 
MIG: 13:46:36 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:46:36 : 
MIG: 13:46:36 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:46:36 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:46:36 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:46:36 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:46:36 : 
MIG: 13:46:36 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:46:36 : 
MIG: 13:46:36 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:46:36 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 13:46:36 : 
MIG: 13:46:36 : NONE
MIG: 13:46:36 : 
MIG: 13:46:36 : Same Interface
MIG: 17:36:03 : xml_input_file: mig_a.prj
MIG: 17:36:03 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:03 : xml_input_file: mig_a.prj
MIG: 17:36:03 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:03 : In updateAllModelParams
MIG: 17:36:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:36:03 : ERR:     <Version>2.0</Version> <==>     <Version>2.1</Version> 
MIG: 17:36:03 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:03 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:03 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:03 : vivado_mode: xpg_bd
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 1
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 :  locked false  
MIG: 17:36:04 : HDL Language: Verilog
MIG: 17:36:04 : compInfo: true
MIG: 17:36:04 : Vivado Options xc7a200t fbg676 -2
MIG: 17:36:04 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:36:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 17:36:04 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 17:36:04 : I am in catch area
MIG: 17:36:04 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:22 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:22 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:22 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:36:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:23 : XGUI hdlLanguage: Verilog
MIG: 17:36:23 : xgui vivado_mode: xpg_bd
MIG: 17:36:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:36:23 : Reading C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:36:24 : 1
MIG: 17:36:24 : Inside fn mem: DDR3
MIG: 17:36:24 : QDRII+ Inside fn ui: 100000000
MIG: 17:36:24 : 
MIG: 17:36:24 : 1
MIG: 17:36:24 : 100000000
MIG: 17:36:24 : 
MIG: 17:36:24 :  polarity_value: 0
MIG: 17:36:24 : ACTIVE_HIGH
MIG: 17:36:24 : 
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:36:24 :  paramValTrimmed: TRUE 
MIG: 17:36:24 : TRUE
MIG: 17:36:24 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 17:36:24 :  paramValTrimmed: FALSE 
MIG: 17:36:24 : 
MIG: 17:36:24 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:36:24 :  paramValTrimmed: FALSE 
MIG: 17:36:24 : 
MIG: 17:36:24 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:36:24 :  paramValTrimmed: FALSE 
MIG: 17:36:24 : 
MIG: 17:36:24 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:36:24 :  paramValTrimmed: FALSE 
MIG: 17:36:24 : 
MIG: 17:36:24 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 17:36:24 :  paramValTrimmed: 4.000 
MIG: 17:36:24 : 200000000
MIG: 17:36:24 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 17:36:24 :  paramValTrimmed: 1 
MIG: 17:36:24 : 800000000
MIG: 17:36:25 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 17:36:25 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:36:25 :  paramValTrimmed: 1 
MIG: 17:36:25 : 800000000
MIG: 17:36:25 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:36:25 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:36:25 :  paramValTrimmed: 1 
MIG: 17:36:25 : 800000000
MIG: 17:36:25 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:36:25 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:36:25 :  paramValTrimmed: 1 
MIG: 17:36:25 : 800000000
MIG: 17:36:25 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:36:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:36:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:36:25 : 8
MIG: 17:36:25 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:36:25 : 64
MIG: 17:36:25 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:36:25 : 8
MIG: 17:36:25 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:36:25 : 3
MIG: 17:36:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:36:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: ECC ==> OFF
MIG: 17:36:25 : 64
MIG: 17:36:25 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:36:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:36:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 17:36:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:36:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:36:25 : 28
MIG: 17:36:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:36:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:36:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:36:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:36:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:36:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:36:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:36:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:36:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:36:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:36:25 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:36:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:36:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:36:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:36:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:36:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:36:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:36:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:36:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:36:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:36:25 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:36:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:36:25 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:36:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:36:25 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:36:25 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:36:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:36:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:36:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:36:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:36:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:36:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:36:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:36:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:36:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:36:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 17:36:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 17:36:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 17:36:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 17:36:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:36:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:36:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:36:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:36:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:36:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:36:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:36:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:36:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:36:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:36:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 17:36:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 17:36:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 17:36:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 17:36:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 17:36:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 17:36:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 17:36:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 17:36:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 17:36:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 17:36:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:36:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:36:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:36:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:36:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:36:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:36:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:36:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:36:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:36:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:36:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:36:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:36:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:36:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:36:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:36:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:36:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:36:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:36:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:36:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:36:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:36:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:36:25 : 4
MIG: 17:36:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:36:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:36:25 : TRUE
MIG: 17:36:25 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:36:25 : 3
MIG: 17:36:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:36:25 : 1073741824
MIG: 17:36:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:36:25 : 30
MIG: 17:36:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:36:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:36:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:36:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:36:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:36:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:36:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:36:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:36:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:36:25 : 
MIG: 17:36:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:36:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:36:25 : 
MIG: 17:36:25 : NONE
MIG: 17:36:25 : 
MIG: 17:36:25 : Same Interface
MIG: 17:40:16 : Running synthesis.xit
MIG: 17:40:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:40:16 : ERR:     <Version>2.0</Version> <==>     <Version>2.2</Version> 
MIG: 17:40:16 : ################# RUNNING MIG BATCH ###################
MIG: 17:40:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:40:16 : synp_flow:  -- synthesis_mode: Other
MIG: 17:40:16 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:40:16 : vivado_mode: xpg_bd
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 1
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 :  locked false  
MIG: 17:40:17 : HDL Language: Verilog
MIG: 17:40:17 : compInfo: false
MIG: 17:40:17 : Vivado Options xc7a200t fbg676 -2
MIG: 17:40:17 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:40:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 17:40:17 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 17:40:17 : I am in catch area
MIG: 17:40:17 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:40:42 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:40:42 : Component_Name: design_1_mig_7series_0_0
MIG: 17:40:42 : Moving design_1_mig_7series_0_0 ...
MIG: 17:40:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:40:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:40:45 : Running vlog_synth_rpr.xit
MIG: 17:40:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:40:45 : ERR:     <Version>2.0</Version> <==>     <Version>2.2</Version> 
MIG: 17:40:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:40:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:40:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:40:45 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:40:45 : vivado_mode: xpg_bd
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 1
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 :  locked false  
MIG: 17:40:46 : HDL Language: Verilog
MIG: 17:40:46 : compInfo: false
MIG: 17:40:46 : Vivado Options xc7a200t fbg676 -2
MIG: 17:40:46 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:40:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 17:40:46 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 17:40:46 : I am in catch area
MIG: 17:40:46 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:41:04 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:41:04 : Component_Name: design_1_mig_7series_0_0
MIG: 17:41:04 : Moving design_1_mig_7series_0_0 ...
MIG: 17:41:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:41:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:41:07 : Running implementation.xit
MIG: 17:41:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:41:07 : ERR:     <Version>2.0</Version> <==>     <Version>2.2</Version> 
MIG: 17:41:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:41:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:41:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:41:07 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:41:07 : vivado_mode: xpg_bd
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 1
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 :  locked false  
MIG: 17:41:08 : HDL Language: Verilog
MIG: 17:41:08 : compInfo: false
MIG: 17:41:08 : Vivado Options xc7a200t fbg676 -2
MIG: 17:41:08 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:41:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 17:41:08 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 17:41:08 : I am in catch area
MIG: 17:41:08 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:41:26 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:41:26 : Component_Name: design_1_mig_7series_0_0
MIG: 17:41:26 : Moving design_1_mig_7series_0_0 ...
MIG: 17:41:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:41:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:04:42 : Running synthesis.xit
MIG: 11:04:43 : ################# RUNNING MIG BATCH ###################
MIG: 11:04:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:04:43 : synp_flow:  -- synthesis_mode: Other
MIG: 11:04:43 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:04:43 : vivado_mode: xpg_bd
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 1
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 :  locked false  
MIG: 11:04:44 : HDL Language: Verilog
MIG: 11:04:44 : compInfo: false
MIG: 11:04:44 : Vivado Options xc7a200t fbg676 -2
MIG: 11:04:44 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:04:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 11:04:44 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 11:04:44 : I am in catch area
MIG: 11:04:44 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:05:16 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:05:16 : Component_Name: design_1_mig_7series_0_0
MIG: 11:05:16 : Moving design_1_mig_7series_0_0 ...
MIG: 11:05:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:05:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:05:19 : Running vlog_synth_rpr.xit
MIG: 11:05:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:05:19 : ERR:     <Version>2.0</Version> <==>     <Version>2.2</Version> 
MIG: 11:05:19 : ################# RUNNING MIG BATCH ###################
MIG: 11:05:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:05:19 : synp_flow:  -- synthesis_mode: Other
MIG: 11:05:19 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:05:19 : vivado_mode: xpg_bd
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 1
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 :  locked false  
MIG: 11:05:20 : HDL Language: Verilog
MIG: 11:05:20 : compInfo: false
MIG: 11:05:20 : Vivado Options xc7a200t fbg676 -2
MIG: 11:05:20 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:05:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 11:05:20 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 11:05:20 : I am in catch area
MIG: 11:05:20 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:05:46 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:05:46 : Component_Name: design_1_mig_7series_0_0
MIG: 11:05:46 : Moving design_1_mig_7series_0_0 ...
MIG: 11:05:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:05:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:05:48 : Running implementation.xit
MIG: 11:05:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:05:48 : ERR:     <Version>2.0</Version> <==>     <Version>2.2</Version> 
MIG: 11:05:48 : ################# RUNNING MIG BATCH ###################
MIG: 11:05:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:05:48 : synp_flow:  -- synthesis_mode: Other
MIG: 11:05:48 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:05:48 : vivado_mode: xpg_bd
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 1
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 :  locked false  
MIG: 11:05:49 : HDL Language: Verilog
MIG: 11:05:49 : compInfo: false
MIG: 11:05:49 : Vivado Options xc7a200t fbg676 -2
MIG: 11:05:49 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:05:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 11:05:49 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 11:05:49 : I am in catch area
MIG: 11:05:49 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:06:08 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:06:08 : Component_Name: design_1_mig_7series_0_0
MIG: 11:06:08 : Moving design_1_mig_7series_0_0 ...
MIG: 11:06:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:06:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
