TimeQuest Timing Analyzer report for vga_top
Mon May 13 13:10:30 2019
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'controlador_vga_640_x_480_60:VGA|vga_vs'
 13. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'controlador_vga_640_x_480_60:VGA|vga_vs'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'controlador_vga_640_x_480_60:VGA|vga_vs'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'controlador_vga_640_x_480_60:VGA|vga_vs'
 31. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'controlador_vga_640_x_480_60:VGA|vga_vs'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'controlador_vga_640_x_480_60:VGA|vga_vs'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Slow 1200mV 0C Model Metastability Report
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'controlador_vga_640_x_480_60:VGA|vga_vs'
 48. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'controlador_vga_640_x_480_60:VGA|vga_vs'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'controlador_vga_640_x_480_60:VGA|vga_vs'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Fast 1200mV 0C Model Metastability Report
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; vga_top                                                         ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                            ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+---------------------------------------------+
; CLOCK_50                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { CLOCK_50 }                                ;
; controlador_vga_640_x_480_60:VGA|vga_vs ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { controlador_vga_640_x_480_60:VGA|vga_vs } ;
; PLL|altpll_component|pll|clk[0]         ; Generated ; 40.000 ; 25.0 MHz   ; -3.000 ; 17.000 ; 50.00      ; 2         ; 1           ; -27.0 ;        ;           ;            ; false    ; CLOCK_50 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] }         ;
+-----------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                            ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 178.86 MHz ; 178.86 MHz      ; PLL|altpll_component|pll|clk[0]         ;      ;
; 351.25 MHz ; 351.25 MHz      ; controlador_vga_640_x_480_60:VGA|vga_vs ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                              ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0]         ; -6.508 ; -18.994       ;
; controlador_vga_640_x_480_60:VGA|vga_vs ; -1.847 ; -15.814       ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                              ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0]         ; 0.404 ; 0.000         ;
; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.664 ; 0.000         ;
+-----------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; controlador_vga_640_x_480_60:VGA|vga_vs ; -1.285 ; -14.135       ;
; CLOCK_50                                ; 9.891  ; 0.000         ;
; PLL|altpll_component|pll|clk[0]         ; 19.709 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                          ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+---------------------------------+--------------+------------+------------+
; -6.508 ; pala:BLADE|Pala_Y[4]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 4.413      ;
; -6.508 ; pala:BLADE|Pala_Y[4]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 4.413      ;
; -6.347 ; pala:BLADE|Pala_Y[3]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 4.252      ;
; -6.347 ; pala:BLADE|Pala_Y[3]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 4.252      ;
; -6.296 ; pala:BLADE|Pala_Y[5]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 4.201      ;
; -6.296 ; pala:BLADE|Pala_Y[5]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 4.201      ;
; -6.221 ; pala:BLADE|Pala_Y[6]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 4.126      ;
; -6.221 ; pala:BLADE|Pala_Y[6]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 4.126      ;
; -6.071 ; pala:BLADE|Pala_Y[2]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.976      ;
; -6.071 ; pala:BLADE|Pala_Y[2]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.976      ;
; -5.978 ; pala:BLADE|Pala_Y[4]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.883      ;
; -5.974 ; pala:BLADE|Pala_Y[1]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.879      ;
; -5.974 ; pala:BLADE|Pala_Y[1]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.879      ;
; -5.817 ; pala:BLADE|Pala_Y[3]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.722      ;
; -5.752 ; pala:BLADE|Pala_Y[5]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.657      ;
; -5.691 ; pala:BLADE|Pala_Y[6]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.596      ;
; -5.684 ; pala:BLADE|Pala_Y[7]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.589      ;
; -5.684 ; pala:BLADE|Pala_Y[7]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.589      ;
; -5.638 ; pala:BLADE|Pala_Y[8]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.543      ;
; -5.638 ; pala:BLADE|Pala_Y[8]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.543      ;
; -5.541 ; pala:BLADE|Pala_Y[2]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.446      ;
; -5.444 ; pala:BLADE|Pala_Y[1]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.349      ;
; -5.154 ; pala:BLADE|Pala_Y[7]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.059      ;
; -5.108 ; pala:BLADE|Pala_Y[8]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 3.013      ;
; -4.734 ; pala:BLADE|Pala_Y[9]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 2.639      ;
; -4.734 ; pala:BLADE|Pala_Y[9]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 2.639      ;
; -4.190 ; pala:BLADE|Pala_Y[9]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -3.033     ; 2.095      ;
; 34.409 ; controlador_vga_640_x_480_60:VGA|pixel_x[0] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.946      ;
; 34.409 ; controlador_vga_640_x_480_60:VGA|pixel_x[0] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.946      ;
; 34.429 ; controlador_vga_640_x_480_60:VGA|pixel_x[1] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.926      ;
; 34.429 ; controlador_vga_640_x_480_60:VGA|pixel_x[1] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.926      ;
; 34.513 ; controlador_vga_640_x_480_60:VGA|pixel_x[2] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.842      ;
; 34.513 ; controlador_vga_640_x_480_60:VGA|pixel_x[2] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.842      ;
; 34.558 ; controlador_vga_640_x_480_60:VGA|pixel_x[3] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.797      ;
; 34.558 ; controlador_vga_640_x_480_60:VGA|pixel_x[3] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.797      ;
; 34.579 ; controlador_vga_640_x_480_60:VGA|pixel_x[4] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.355      ; 5.774      ;
; 34.579 ; controlador_vga_640_x_480_60:VGA|pixel_x[4] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.355      ; 5.774      ;
; 34.632 ; controlador_vga_640_x_480_60:VGA|pixel_x[5] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.355      ; 5.721      ;
; 34.632 ; controlador_vga_640_x_480_60:VGA|pixel_x[5] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.355      ; 5.721      ;
; 34.683 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 5.678      ;
; 34.683 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 5.678      ;
; 34.953 ; controlador_vga_640_x_480_60:VGA|pixel_x[0] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.402      ;
; 34.973 ; controlador_vga_640_x_480_60:VGA|pixel_x[1] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.382      ;
; 34.976 ; controlador_vga_640_x_480_60:VGA|pixel_x[6] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.355      ; 5.377      ;
; 34.976 ; controlador_vga_640_x_480_60:VGA|pixel_x[6] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.355      ; 5.377      ;
; 35.057 ; controlador_vga_640_x_480_60:VGA|pixel_x[2] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.298      ;
; 35.102 ; controlador_vga_640_x_480_60:VGA|pixel_x[3] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.253      ;
; 35.123 ; controlador_vga_640_x_480_60:VGA|pixel_x[4] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.355      ; 5.230      ;
; 35.162 ; controlador_vga_640_x_480_60:VGA|pixel_x[5] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.355      ; 5.191      ;
; 35.213 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 5.148      ;
; 35.288 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 5.073      ;
; 35.288 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 5.073      ;
; 35.311 ; controlador_vga_640_x_480_60:VGA|pixel_y[3] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 5.050      ;
; 35.311 ; controlador_vga_640_x_480_60:VGA|pixel_y[3] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 5.050      ;
; 35.320 ; controlador_vga_640_x_480_60:VGA|pixel_x[7] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.035      ;
; 35.320 ; controlador_vga_640_x_480_60:VGA|pixel_x[7] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 5.035      ;
; 35.506 ; controlador_vga_640_x_480_60:VGA|pixel_x[6] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.355      ; 4.847      ;
; 35.782 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 4.579      ;
; 35.782 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 4.579      ;
; 35.818 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 4.543      ;
; 35.833 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 4.528      ;
; 35.833 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 4.528      ;
; 35.841 ; controlador_vga_640_x_480_60:VGA|pixel_y[3] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 4.520      ;
; 35.850 ; controlador_vga_640_x_480_60:VGA|pixel_x[7] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 4.505      ;
; 35.978 ; controlador_vga_640_x_480_60:VGA|pixel_x[8] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 4.377      ;
; 35.978 ; controlador_vga_640_x_480_60:VGA|pixel_x[8] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 4.377      ;
; 36.264 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.655      ;
; 36.265 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.654      ;
; 36.282 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.637      ;
; 36.283 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.636      ;
; 36.312 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 4.049      ;
; 36.377 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 3.984      ;
; 36.393 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.524      ;
; 36.393 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.524      ;
; 36.393 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.524      ;
; 36.394 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.523      ;
; 36.394 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.523      ;
; 36.394 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.523      ;
; 36.446 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 3.915      ;
; 36.446 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.363      ; 3.915      ;
; 36.480 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.439      ;
; 36.481 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.438      ;
; 36.498 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.421      ;
; 36.499 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.420      ;
; 36.508 ; controlador_vga_640_x_480_60:VGA|pixel_x[8] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 3.847      ;
; 36.549 ; controlador_vga_640_x_480_60:VGA|pixel_y[2] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 3.806      ;
; 36.549 ; controlador_vga_640_x_480_60:VGA|pixel_y[2] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.357      ; 3.806      ;
; 36.549 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.077     ; 3.372      ;
; 36.550 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.077     ; 3.371      ;
; 36.559 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.360      ;
; 36.560 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.359      ;
; 36.567 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.077     ; 3.354      ;
; 36.568 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.077     ; 3.353      ;
; 36.577 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.342      ;
; 36.578 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.341      ;
; 36.609 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.308      ;
; 36.609 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.308      ;
; 36.609 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.308      ;
; 36.610 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.307      ;
; 36.610 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.307      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controlador_vga_640_x_480_60:VGA|vga_vs'                                                                                                                              ;
+--------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.847 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 2.339      ;
; -1.715 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 2.207      ;
; -1.696 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 2.188      ;
; -1.583 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 2.075      ;
; -1.578 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.908      ;
; -1.568 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.898      ;
; -1.564 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 2.056      ;
; -1.546 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 2.038      ;
; -1.516 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 2.008      ;
; -1.451 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 1.943      ;
; -1.441 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.771      ;
; -1.435 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.765      ;
; -1.432 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 1.924      ;
; -1.420 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.340      ;
; -1.414 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 1.906      ;
; -1.411 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.331      ;
; -1.387 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.717      ;
; -1.384 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 1.876      ;
; -1.354 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.684      ;
; -1.298 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.218      ;
; -1.289 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.209      ;
; -1.288 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.208      ;
; -1.282 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 1.774      ;
; -1.279 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.199      ;
; -1.261 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.181      ;
; -1.252 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 1.744      ;
; -1.232 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.152      ;
; -1.220 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.550      ;
; -1.191 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.521      ;
; -1.181 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.511      ;
; -1.166 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.086      ;
; -1.157 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.077      ;
; -1.156 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.076      ;
; -1.150 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 1.642      ;
; -1.147 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.067      ;
; -1.136 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.056      ;
; -1.129 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.049      ;
; -1.120 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 1.612      ;
; -1.110 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.030      ;
; -1.100 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.020      ;
; -1.081 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 2.001      ;
; -1.077 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.407      ;
; -1.054 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.384      ;
; -1.048 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.378      ;
; -1.034 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.954      ;
; -1.025 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.945      ;
; -1.006 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.926      ;
; -1.004 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.924      ;
; -0.997 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.917      ;
; -0.993 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.323      ;
; -0.985 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.905      ;
; -0.978 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.898      ;
; -0.968 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.888      ;
; -0.967 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.297      ;
; -0.949 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.869      ;
; -0.919 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.839      ;
; -0.917 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.837      ;
; -0.906 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.826      ;
; -0.902 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.822      ;
; -0.893 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.813      ;
; -0.874 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.794      ;
; -0.846 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 1.338      ;
; -0.836 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.756      ;
; -0.817 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.737      ;
; -0.785 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.705      ;
; -0.745 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.075      ;
; -0.742 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.662      ;
; -0.690 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.332      ; 2.020      ;
; -0.637 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.506     ; 1.129      ;
; -0.616 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.536      ;
; -0.401 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.321      ;
; -0.399 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.319      ;
; -0.392 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.312      ;
; -0.391 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.311      ;
; -0.385 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.305      ;
; -0.254 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.174      ;
; -0.241 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.161      ;
; -0.232 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.078     ; 1.152      ;
+--------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.404 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.431 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.463 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|pixel_y[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.728      ;
; 0.466 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.731      ;
; 0.475 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.740      ;
; 0.632 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.895      ;
; 0.664 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.540      ; 1.390      ;
; 0.665 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.930      ;
; 0.675 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.940      ;
; 0.676 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.941      ;
; 0.685 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.950      ;
; 0.773 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.790 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|pixel_x[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.799 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|pixel_x[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.062      ;
; 0.819 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|pixel_x[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.084      ;
; 0.823 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|pixel_x[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.088      ;
; 0.826 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|pixel_x[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.089      ;
; 0.827 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.092      ;
; 0.827 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|pixel_x[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.090      ;
; 0.834 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.099      ;
; 0.835 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.094      ;
; 0.853 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.120      ;
; 0.855 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.120      ;
; 0.859 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|pixel_y[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.116      ;
; 0.861 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|pixel_y[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.118      ;
; 0.869 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|pixel_y[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.931 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.534      ; 1.651      ;
; 0.962 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.227      ;
; 0.983 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.248      ;
; 0.989 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.254      ;
; 0.991 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.254      ;
; 0.993 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.259      ;
; 1.002 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.267      ;
; 1.007 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.272      ;
; 1.011 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.270      ;
; 1.013 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|pixel_x[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.276      ;
; 1.014 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.279      ;
; 1.037 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|pixel_x[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.298      ;
; 1.041 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|pixel_x[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.302      ;
; 1.056 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.068 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|pixel_x[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.331      ;
; 1.093 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.104 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.369      ;
; 1.105 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.540      ; 1.831      ;
; 1.109 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.374      ;
; 1.115 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.380      ;
; 1.117 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.382      ;
; 1.119 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.384      ;
; 1.120 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.385      ;
; 1.133 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.398      ;
; 1.135 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.140 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.405      ;
; 1.144 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|pixel_y[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.145 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.408      ;
; 1.154 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.157 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.540      ; 1.883      ;
; 1.187 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.452      ;
; 1.201 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.540      ; 1.927      ;
; 1.210 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.540      ; 1.936      ;
; 1.210 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.540      ; 1.936      ;
; 1.226 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.491      ;
; 1.235 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.500      ;
; 1.239 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.506      ;
; 1.240 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.505      ;
; 1.246 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.511      ;
; 1.249 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.514      ;
; 1.254 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.519      ;
; 1.282 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|pixel_y[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.539      ;
; 1.297 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.562      ;
; 1.298 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.540      ; 2.024      ;
; 1.305 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.570      ;
; 1.306 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.571      ;
; 1.308 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.573      ;
; 1.313 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.578      ;
; 1.325 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.590      ;
; 1.329 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.594      ;
; 1.336 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.601      ;
; 1.340 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.605      ;
; 1.346 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.611      ;
; 1.346 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.611      ;
; 1.346 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.611      ;
; 1.346 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.611      ;
; 1.347 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.612      ;
; 1.349 ; controlador_vga_640_x_480_60:VGA|pixel_y[0] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.540      ; 2.075      ;
; 1.356 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.621      ;
; 1.356 ; controlador_vga_640_x_480_60:VGA|pixel_y[1] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.540      ; 2.082      ;
; 1.367 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.632      ;
; 1.370 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.635      ;
; 1.371 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.638      ;
; 1.391 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.656      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controlador_vga_640_x_480_60:VGA|vga_vs'                                                                                                                              ;
+-------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.664 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 0.928      ;
; 0.666 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 0.930      ;
; 0.688 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 0.952      ;
; 0.842 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.106      ;
; 0.844 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.108      ;
; 0.852 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.116      ;
; 0.855 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.119      ;
; 0.857 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.121      ;
; 0.900 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 0.754      ;
; 0.978 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.242      ;
; 1.017 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.281      ;
; 1.022 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.286      ;
; 1.066 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 0.920      ;
; 1.086 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.350      ;
; 1.099 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.363      ;
; 1.104 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.368      ;
; 1.110 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 1.802      ;
; 1.113 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 0.967      ;
; 1.115 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 0.969      ;
; 1.117 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 0.971      ;
; 1.119 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 0.973      ;
; 1.120 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 0.974      ;
; 1.143 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.407      ;
; 1.148 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.412      ;
; 1.158 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.422      ;
; 1.162 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.426      ;
; 1.167 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.431      ;
; 1.171 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.435      ;
; 1.173 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.437      ;
; 1.174 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.438      ;
; 1.179 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.443      ;
; 1.225 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.489      ;
; 1.230 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.494      ;
; 1.273 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.537      ;
; 1.279 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.543      ;
; 1.284 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.548      ;
; 1.288 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.552      ;
; 1.290 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 1.144      ;
; 1.290 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 1.144      ;
; 1.291 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 1.983      ;
; 1.293 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.557      ;
; 1.297 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.561      ;
; 1.351 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.615      ;
; 1.356 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.620      ;
; 1.379 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 1.233      ;
; 1.384 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 1.238      ;
; 1.392 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.084      ;
; 1.399 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.663      ;
; 1.410 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.674      ;
; 1.414 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.678      ;
; 1.415 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.679      ;
; 1.419 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.683      ;
; 1.420 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.684      ;
; 1.498 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.190      ;
; 1.505 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 1.359      ;
; 1.510 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 1.364      ;
; 1.537 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.229      ;
; 1.540 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.804      ;
; 1.541 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.805      ;
; 1.545 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.809      ;
; 1.546 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.810      ;
; 1.568 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.260      ;
; 1.576 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.268      ;
; 1.580 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.272      ;
; 1.623 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.315      ;
; 1.631 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 1.485      ;
; 1.636 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 1.490      ;
; 1.667 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.931      ;
; 1.672 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.078      ; 1.936      ;
; 1.675 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.367      ;
; 1.690 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.382      ;
; 1.721 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.413      ;
; 1.749 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.441      ;
; 1.757 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 1.611      ;
; 1.762 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.332     ; 1.616      ;
; 1.839 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.531      ;
; 1.877 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.569      ;
; 1.895 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.506      ; 2.587      ;
+-------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'controlador_vga_640_x_480_60:VGA|vga_vs'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[1]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[2]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[3]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[4]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[5]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[6]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[7]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[8]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[9]          ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[1] ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[2] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[1]          ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[2]          ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[3]          ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[4]          ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[5]          ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[6]          ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[7]          ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[8]          ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[9]          ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[1]          ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[2]          ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[3]          ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[4]          ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[5]          ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[6]          ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[7]          ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[8]          ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[9]          ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[1] ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[2] ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|inclk[0]   ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|outclk     ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[1]|clk           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[2]|clk           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[3]|clk           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[4]|clk           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[5]|clk           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[6]|clk           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[7]|clk           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[8]|clk           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[9]|clk           ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[1]|clk  ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[2]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs|q                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs|q                  ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[1]|clk  ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[2]|clk  ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[1]|clk           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[2]|clk           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[3]|clk           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[4]|clk           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[5]|clk           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[6]|clk           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[7]|clk           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[8]|clk           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[9]|clk           ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|inclk[0]   ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|outclk     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[0]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[1]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[2]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[3]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[4]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[8]  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[0]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[1]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[2]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[3]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[4]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[5]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[6]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[7]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[8]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[9]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[0]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[1]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[2]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[3]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[4]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[5]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[6]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[7]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[8]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[9]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.882 ; 20.070       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.882 ; 20.070       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.882 ; 20.070       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.882 ; 20.070       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[0]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[1]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[2]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[3]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[4]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[8]  ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.883 ; 20.071       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.964 ; 19.964       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 19.964 ; 19.964       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 19.964 ; 19.964       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 19.964 ; 19.964       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; DOWN      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 4.251 ; 4.859 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; UP        ; controlador_vga_640_x_480_60:VGA|vga_vs ; 3.675 ; 4.217 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; DOWN      ; controlador_vga_640_x_480_60:VGA|vga_vs ; -3.565 ; -4.110 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; UP        ; controlador_vga_640_x_480_60:VGA|vga_vs ; -2.628 ; -3.123 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; VGA_B[*]    ; CLOCK_50                                ; 3.165  ; 3.182  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_B[7]   ; CLOCK_50                                ; 3.165  ; 3.182  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_BLANK_N ; CLOCK_50                                ; 1.110  ; 1.093  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ; -0.020 ;        ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_G[*]    ; CLOCK_50                                ; 2.127  ; 2.090  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_G[7]   ; CLOCK_50                                ; 2.127  ; 2.090  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_HS      ; CLOCK_50                                ; 1.361  ; 1.321  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_R[*]    ; CLOCK_50                                ; 2.313  ; 2.243  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_R[7]   ; CLOCK_50                                ; 2.313  ; 2.243  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ;        ; -0.106 ; Fall       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 3.579  ;        ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ;        ; 3.564  ; Fall       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; VGA_B[*]    ; CLOCK_50                                ; 2.483  ; 2.498  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_B[7]   ; CLOCK_50                                ; 2.483  ; 2.498  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_BLANK_N ; CLOCK_50                                ; 0.510  ; 0.491  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ; -0.564 ;        ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_G[*]    ; CLOCK_50                                ; 1.487  ; 1.450  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_G[7]   ; CLOCK_50                                ; 1.487  ; 1.450  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_HS      ; CLOCK_50                                ; 0.750  ; 0.710  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_R[*]    ; CLOCK_50                                ; 1.664  ; 1.595  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_R[7]   ; CLOCK_50                                ; 1.664  ; 1.595  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ;        ; -0.648 ; Fall       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 3.463  ;        ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ;        ; 3.448  ; Fall       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                             ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 194.93 MHz ; 194.93 MHz      ; PLL|altpll_component|pll|clk[0]         ;      ;
; 392.31 MHz ; 392.31 MHz      ; controlador_vga_640_x_480_60:VGA|vga_vs ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0]         ; -5.694 ; -16.597       ;
; controlador_vga_640_x_480_60:VGA|vga_vs ; -1.549 ; -13.157       ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                               ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0]         ; 0.355 ; 0.000         ;
; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.605 ; 0.000         ;
+-----------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; controlador_vga_640_x_480_60:VGA|vga_vs ; -1.285 ; -14.135       ;
; CLOCK_50                                ; 9.887  ; 0.000         ;
; PLL|altpll_component|pll|clk[0]         ; 19.693 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                           ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+---------------------------------+--------------+------------+------------+
; -5.694 ; pala:BLADE|Pala_Y[4]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 4.019      ;
; -5.693 ; pala:BLADE|Pala_Y[4]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 4.018      ;
; -5.533 ; pala:BLADE|Pala_Y[3]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.858      ;
; -5.532 ; pala:BLADE|Pala_Y[3]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.857      ;
; -5.459 ; pala:BLADE|Pala_Y[5]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.784      ;
; -5.458 ; pala:BLADE|Pala_Y[5]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.783      ;
; -5.422 ; pala:BLADE|Pala_Y[6]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.747      ;
; -5.421 ; pala:BLADE|Pala_Y[6]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.746      ;
; -5.224 ; pala:BLADE|Pala_Y[2]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.549      ;
; -5.223 ; pala:BLADE|Pala_Y[2]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.548      ;
; -5.216 ; pala:BLADE|Pala_Y[1]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.541      ;
; -5.216 ; pala:BLADE|Pala_Y[1]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.541      ;
; -5.210 ; pala:BLADE|Pala_Y[4]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.535      ;
; -5.049 ; pala:BLADE|Pala_Y[3]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.374      ;
; -4.975 ; pala:BLADE|Pala_Y[5]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.300      ;
; -4.939 ; pala:BLADE|Pala_Y[7]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.264      ;
; -4.938 ; pala:BLADE|Pala_Y[7]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.263      ;
; -4.938 ; pala:BLADE|Pala_Y[6]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.263      ;
; -4.846 ; pala:BLADE|Pala_Y[8]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.171      ;
; -4.845 ; pala:BLADE|Pala_Y[8]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.170      ;
; -4.740 ; pala:BLADE|Pala_Y[2]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.065      ;
; -4.715 ; pala:BLADE|Pala_Y[1]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 3.040      ;
; -4.455 ; pala:BLADE|Pala_Y[7]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 2.780      ;
; -4.362 ; pala:BLADE|Pala_Y[8]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 2.687      ;
; -4.122 ; pala:BLADE|Pala_Y[9]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 2.447      ;
; -4.122 ; pala:BLADE|Pala_Y[9]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 2.447      ;
; -3.621 ; pala:BLADE|Pala_Y[9]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.614     ; 1.946      ;
; 34.870 ; controlador_vga_640_x_480_60:VGA|pixel_x[0] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 5.462      ;
; 34.871 ; controlador_vga_640_x_480_60:VGA|pixel_x[0] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 5.461      ;
; 34.932 ; controlador_vga_640_x_480_60:VGA|pixel_x[1] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 5.400      ;
; 34.933 ; controlador_vga_640_x_480_60:VGA|pixel_x[1] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 5.399      ;
; 34.961 ; controlador_vga_640_x_480_60:VGA|pixel_x[2] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 5.371      ;
; 34.962 ; controlador_vga_640_x_480_60:VGA|pixel_x[2] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 5.370      ;
; 35.006 ; controlador_vga_640_x_480_60:VGA|pixel_x[4] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.331      ; 5.324      ;
; 35.007 ; controlador_vga_640_x_480_60:VGA|pixel_x[4] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.331      ; 5.323      ;
; 35.037 ; controlador_vga_640_x_480_60:VGA|pixel_x[3] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 5.295      ;
; 35.038 ; controlador_vga_640_x_480_60:VGA|pixel_x[3] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 5.294      ;
; 35.081 ; controlador_vga_640_x_480_60:VGA|pixel_x[5] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.331      ; 5.249      ;
; 35.082 ; controlador_vga_640_x_480_60:VGA|pixel_x[5] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.331      ; 5.248      ;
; 35.231 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 5.106      ;
; 35.232 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 5.105      ;
; 35.354 ; controlador_vga_640_x_480_60:VGA|pixel_x[0] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 4.978      ;
; 35.354 ; controlador_vga_640_x_480_60:VGA|pixel_x[6] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.331      ; 4.976      ;
; 35.355 ; controlador_vga_640_x_480_60:VGA|pixel_x[6] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.331      ; 4.975      ;
; 35.416 ; controlador_vga_640_x_480_60:VGA|pixel_x[1] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 4.916      ;
; 35.445 ; controlador_vga_640_x_480_60:VGA|pixel_x[2] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 4.887      ;
; 35.490 ; controlador_vga_640_x_480_60:VGA|pixel_x[4] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.331      ; 4.840      ;
; 35.521 ; controlador_vga_640_x_480_60:VGA|pixel_x[3] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 4.811      ;
; 35.565 ; controlador_vga_640_x_480_60:VGA|pixel_x[5] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.331      ; 4.765      ;
; 35.709 ; controlador_vga_640_x_480_60:VGA|pixel_x[7] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 4.623      ;
; 35.710 ; controlador_vga_640_x_480_60:VGA|pixel_x[7] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 4.622      ;
; 35.715 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.622      ;
; 35.764 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.573      ;
; 35.765 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.572      ;
; 35.786 ; controlador_vga_640_x_480_60:VGA|pixel_y[3] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.551      ;
; 35.787 ; controlador_vga_640_x_480_60:VGA|pixel_y[3] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.550      ;
; 35.838 ; controlador_vga_640_x_480_60:VGA|pixel_x[6] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.331      ; 4.492      ;
; 36.193 ; controlador_vga_640_x_480_60:VGA|pixel_x[7] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 4.139      ;
; 36.225 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.112      ;
; 36.225 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.112      ;
; 36.234 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.103      ;
; 36.235 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.102      ;
; 36.248 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.089      ;
; 36.270 ; controlador_vga_640_x_480_60:VGA|pixel_y[3] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 4.067      ;
; 36.294 ; controlador_vga_640_x_480_60:VGA|pixel_x[8] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 4.038      ;
; 36.295 ; controlador_vga_640_x_480_60:VGA|pixel_x[8] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 4.037      ;
; 36.623 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.306      ;
; 36.623 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.306      ;
; 36.629 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.300      ;
; 36.629 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.300      ;
; 36.718 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 3.619      ;
; 36.726 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 3.611      ;
; 36.773 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 3.154      ;
; 36.773 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 3.154      ;
; 36.773 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 3.154      ;
; 36.773 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 3.154      ;
; 36.774 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 3.153      ;
; 36.774 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 3.153      ;
; 36.778 ; controlador_vga_640_x_480_60:VGA|pixel_x[8] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.333      ; 3.554      ;
; 36.791 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 3.546      ;
; 36.792 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.338      ; 3.545      ;
; 36.811 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.118      ;
; 36.811 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.118      ;
; 36.817 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.112      ;
; 36.817 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.112      ;
; 36.874 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.056      ;
; 36.874 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.056      ;
; 36.883 ; controlador_vga_640_x_480_60:VGA|pixel_y[2] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.332      ; 3.448      ;
; 36.884 ; controlador_vga_640_x_480_60:VGA|pixel_y[2] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.332      ; 3.447      ;
; 36.887 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.043      ;
; 36.887 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.043      ;
; 36.913 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.016      ;
; 36.913 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.016      ;
; 36.923 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.006      ;
; 36.923 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.006      ;
; 36.960 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.967      ;
; 36.960 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.967      ;
; 36.960 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.967      ;
; 36.960 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.967      ;
; 36.961 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.966      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controlador_vga_640_x_480_60:VGA|vga_vs'                                                                                                                               ;
+--------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.549 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 2.083      ;
; -1.433 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.967      ;
; -1.404 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.938      ;
; -1.381 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.686      ;
; -1.317 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.851      ;
; -1.312 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.617      ;
; -1.289 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.823      ;
; -1.288 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.822      ;
; -1.272 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.806      ;
; -1.260 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.565      ;
; -1.255 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.560      ;
; -1.206 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 2.133      ;
; -1.201 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.735      ;
; -1.177 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 2.104      ;
; -1.173 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.707      ;
; -1.172 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.706      ;
; -1.172 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.477      ;
; -1.172 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.477      ;
; -1.156 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.690      ;
; -1.090 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 2.017      ;
; -1.072 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.999      ;
; -1.061 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.988      ;
; -1.057 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.591      ;
; -1.052 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.979      ;
; -1.040 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.574      ;
; -1.021 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.326      ;
; -1.018 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.945      ;
; -1.008 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.313      ;
; -0.997 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.924      ;
; -0.974 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.901      ;
; -0.956 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.883      ;
; -0.954 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.259      ;
; -0.945 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.872      ;
; -0.941 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.475      ;
; -0.936 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.863      ;
; -0.924 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.458      ;
; -0.909 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.836      ;
; -0.902 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.829      ;
; -0.887 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.192      ;
; -0.882 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.187      ;
; -0.881 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.808      ;
; -0.873 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.800      ;
; -0.859 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.164      ;
; -0.852 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.779      ;
; -0.840 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.767      ;
; -0.820 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.747      ;
; -0.813 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.118      ;
; -0.799 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 2.104      ;
; -0.796 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.723      ;
; -0.793 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.720      ;
; -0.786 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.713      ;
; -0.765 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.692      ;
; -0.764 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.691      ;
; -0.757 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.684      ;
; -0.736 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.663      ;
; -0.736 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.663      ;
; -0.724 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.651      ;
; -0.721 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.648      ;
; -0.719 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.646      ;
; -0.704 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.631      ;
; -0.690 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.617      ;
; -0.671 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.205      ;
; -0.649 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.576      ;
; -0.620 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.547      ;
; -0.605 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.532      ;
; -0.602 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 1.907      ;
; -0.574 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.501      ;
; -0.513 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.306      ; 1.818      ;
; -0.480 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.465     ; 1.014      ;
; -0.459 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.386      ;
; -0.260 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.187      ;
; -0.257 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.184      ;
; -0.250 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.177      ;
; -0.243 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.170      ;
; -0.241 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.168      ;
; -0.127 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.054      ;
; -0.121 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.048      ;
; -0.112 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.072     ; 1.039      ;
+--------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.397 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.421 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.663      ;
; 0.426 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|pixel_y[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.668      ;
; 0.437 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.679      ;
; 0.586 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.826      ;
; 0.600 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.496      ; 1.267      ;
; 0.607 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.617 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.859      ;
; 0.618 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.860      ;
; 0.626 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.868      ;
; 0.709 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.734 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|pixel_x[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.741 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|pixel_x[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.981      ;
; 0.751 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.987      ;
; 0.757 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|pixel_x[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.999      ;
; 0.760 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|pixel_x[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.002      ;
; 0.765 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.007      ;
; 0.769 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|pixel_x[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.009      ;
; 0.770 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|pixel_y[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.004      ;
; 0.770 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|pixel_x[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.010      ;
; 0.771 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.013      ;
; 0.772 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|pixel_y[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.006      ;
; 0.778 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|pixel_y[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.012      ;
; 0.788 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.030      ;
; 0.788 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.032      ;
; 0.807 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.490      ; 1.468      ;
; 0.874 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.116      ;
; 0.893 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.135      ;
; 0.904 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.146      ;
; 0.905 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.147      ;
; 0.916 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.158      ;
; 0.917 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.157      ;
; 0.920 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.162      ;
; 0.937 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|pixel_x[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.177      ;
; 0.939 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.175      ;
; 0.969 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|pixel_x[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.207      ;
; 0.970 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|pixel_x[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.208      ;
; 0.978 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.214      ;
; 0.985 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|pixel_x[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.225      ;
; 0.992 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.234      ;
; 0.995 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.496      ; 1.662      ;
; 1.003 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.245      ;
; 1.003 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.245      ;
; 1.013 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.257      ;
; 1.014 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.256      ;
; 1.015 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.257      ;
; 1.019 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.261      ;
; 1.023 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|pixel_y[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.259      ;
; 1.023 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.265      ;
; 1.026 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.268      ;
; 1.043 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.053 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.058 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.496      ; 1.725      ;
; 1.068 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.308      ;
; 1.087 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.329      ;
; 1.097 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.496      ; 1.764      ;
; 1.102 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.496      ; 1.769      ;
; 1.103 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.496      ; 1.770      ;
; 1.113 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.355      ;
; 1.114 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.356      ;
; 1.120 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.364      ;
; 1.122 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.364      ;
; 1.124 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.366      ;
; 1.125 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.367      ;
; 1.142 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.384      ;
; 1.156 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|pixel_y[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.390      ;
; 1.177 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.496      ; 1.844      ;
; 1.180 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.422      ;
; 1.182 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.424      ;
; 1.187 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.429      ;
; 1.193 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.435      ;
; 1.199 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.441      ;
; 1.203 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.445      ;
; 1.204 ; controlador_vga_640_x_480_60:VGA|pixel_y[0] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.496      ; 1.871      ;
; 1.211 ; controlador_vga_640_x_480_60:VGA|pixel_y[1] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.496      ; 1.878      ;
; 1.212 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.454      ;
; 1.213 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.455      ;
; 1.219 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.461      ;
; 1.223 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.465      ;
; 1.225 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.467      ;
; 1.231 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.473      ;
; 1.231 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.473      ;
; 1.231 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.473      ;
; 1.231 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.473      ;
; 1.232 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.232 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.474      ;
; 1.255 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.497      ;
; 1.255 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.497      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controlador_vga_640_x_480_60:VGA|vga_vs'                                                                                                                               ;
+-------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.605 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 0.850      ;
; 0.625 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 0.868      ;
; 0.777 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.020      ;
; 0.780 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.023      ;
; 0.781 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.024      ;
; 0.787 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.030      ;
; 0.789 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.032      ;
; 0.819 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 0.684      ;
; 0.890 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.133      ;
; 0.914 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.157      ;
; 0.925 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.168      ;
; 0.978 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 0.843      ;
; 0.989 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.232      ;
; 0.991 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.234      ;
; 1.000 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.243      ;
; 1.017 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 0.882      ;
; 1.019 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 0.884      ;
; 1.020 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 0.885      ;
; 1.022 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 0.887      ;
; 1.024 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 0.889      ;
; 1.024 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.267      ;
; 1.033 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 1.669      ;
; 1.035 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.278      ;
; 1.051 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.294      ;
; 1.059 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.302      ;
; 1.062 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.305      ;
; 1.070 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.313      ;
; 1.072 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.315      ;
; 1.074 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.317      ;
; 1.082 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.325      ;
; 1.099 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.342      ;
; 1.110 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.353      ;
; 1.132 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.375      ;
; 1.138 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.381      ;
; 1.161 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.404      ;
; 1.166 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 1.802      ;
; 1.172 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.415      ;
; 1.180 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.423      ;
; 1.182 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.425      ;
; 1.191 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 1.056      ;
; 1.193 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 1.058      ;
; 1.209 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.452      ;
; 1.220 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.463      ;
; 1.242 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.485      ;
; 1.251 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 1.116      ;
; 1.262 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 1.898      ;
; 1.262 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.505      ;
; 1.262 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 1.127      ;
; 1.271 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.514      ;
; 1.282 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.525      ;
; 1.290 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.533      ;
; 1.310 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.553      ;
; 1.356 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 1.992      ;
; 1.361 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 1.226      ;
; 1.372 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.615      ;
; 1.372 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 1.237      ;
; 1.381 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.624      ;
; 1.400 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.643      ;
; 1.400 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.036      ;
; 1.420 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.663      ;
; 1.424 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.060      ;
; 1.424 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.060      ;
; 1.432 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.068      ;
; 1.471 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 1.336      ;
; 1.482 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.725      ;
; 1.482 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 1.347      ;
; 1.497 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.133      ;
; 1.507 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.143      ;
; 1.520 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.156      ;
; 1.530 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.072      ; 1.773      ;
; 1.573 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.209      ;
; 1.581 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 1.446      ;
; 1.589 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.225      ;
; 1.592 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.306     ; 1.457      ;
; 1.659 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.295      ;
; 1.715 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.351      ;
; 1.729 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.465      ; 2.365      ;
+-------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'controlador_vga_640_x_480_60:VGA|vga_vs'                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[1]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[2]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[3]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[4]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[5]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[6]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[7]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[8]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[9]          ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[1] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[2] ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[1]          ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[2]          ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[3]          ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[4]          ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[5]          ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[6]          ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[7]          ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[8]          ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[9]          ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[1]          ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[2]          ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[3]          ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[4]          ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[5]          ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[6]          ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[7]          ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[8]          ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[9]          ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[1] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[2] ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[1]|clk  ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[2]|clk  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[1]|clk           ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[2]|clk           ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[3]|clk           ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[4]|clk           ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[5]|clk           ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[6]|clk           ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[7]|clk           ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[8]|clk           ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[9]|clk           ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|inclk[0]   ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs|q                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs|q                  ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|inclk[0]   ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|outclk     ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[1]|clk           ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[2]|clk           ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[3]|clk           ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[4]|clk           ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[5]|clk           ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[6]|clk           ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[7]|clk           ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[8]|clk           ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[9]|clk           ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[1]|clk  ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[2]|clk  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[0]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[1]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[2]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[3]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[4]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[5]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[6]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[7]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[8]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[9]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[0]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[1]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[2]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[3]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[4]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[8]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[4]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[0]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[1]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[2]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[3]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[4]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[8]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.882 ; 20.068       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[0]  ;
; 19.882 ; 20.068       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[1]  ;
; 19.882 ; 20.068       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[2]  ;
; 19.882 ; 20.068       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[3]  ;
; 19.882 ; 20.068       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[7]  ;
; 19.882 ; 20.068       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[8]  ;
; 19.882 ; 20.068       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[9]  ;
; 19.882 ; 20.068       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.899 ; 20.085       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.899 ; 20.085       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.899 ; 20.085       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_b|clk                                ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_g|clk                                ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_r|clk                                ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; DOWN      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 3.899 ; 4.234 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; UP        ; controlador_vga_640_x_480_60:VGA|vga_vs ; 3.354 ; 3.660 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; DOWN      ; controlador_vga_640_x_480_60:VGA|vga_vs ; -3.283 ; -3.565 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; UP        ; controlador_vga_640_x_480_60:VGA|vga_vs ; -2.401 ; -2.683 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; VGA_B[*]    ; CLOCK_50                                ; 2.687  ; 2.622  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_B[7]   ; CLOCK_50                                ; 2.687  ; 2.622  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_BLANK_N ; CLOCK_50                                ; 0.769  ; 0.744  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ; -0.262 ;        ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_G[*]    ; CLOCK_50                                ; 1.728  ; 1.651  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_G[7]   ; CLOCK_50                                ; 1.728  ; 1.651  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_HS      ; CLOCK_50                                ; 0.999  ; 0.952  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_R[*]    ; CLOCK_50                                ; 1.907  ; 1.785  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_R[7]   ; CLOCK_50                                ; 1.907  ; 1.785  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ;        ; -0.338 ; Fall       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 3.192  ;        ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ;        ; 3.173  ; Fall       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; VGA_B[*]    ; CLOCK_50                                ; 2.061  ; 1.998  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_B[7]   ; CLOCK_50                                ; 2.061  ; 1.998  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_BLANK_N ; CLOCK_50                                ; 0.217  ; 0.193  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ; -0.762 ;        ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_G[*]    ; CLOCK_50                                ; 1.141  ; 1.066  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_G[7]   ; CLOCK_50                                ; 1.141  ; 1.066  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_HS      ; CLOCK_50                                ; 0.439  ; 0.392  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_R[*]    ; CLOCK_50                                ; 1.311  ; 1.192  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_R[7]   ; CLOCK_50                                ; 1.311  ; 1.192  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ;        ; -0.836 ; Fall       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 3.070  ;        ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ;        ; 3.051  ; Fall       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0]         ; -2.750 ; -8.012        ;
; controlador_vga_640_x_480_60:VGA|vga_vs ; -0.392 ; -2.296        ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                               ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0]         ; 0.182 ; 0.000         ;
; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.303 ; 0.000         ;
+-----------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; controlador_vga_640_x_480_60:VGA|vga_vs ; -1.000 ; -11.000       ;
; CLOCK_50                                ; 9.574  ; 0.000         ;
; PLL|altpll_component|pll|clk[0]         ; 19.780 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                           ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+---------------------------------+--------------+------------+------------+
; -2.750 ; pala:BLADE|Pala_Y[4]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 2.027      ;
; -2.750 ; pala:BLADE|Pala_Y[4]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 2.027      ;
; -2.726 ; pala:BLADE|Pala_Y[5]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 2.003      ;
; -2.726 ; pala:BLADE|Pala_Y[5]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 2.003      ;
; -2.678 ; pala:BLADE|Pala_Y[3]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.955      ;
; -2.678 ; pala:BLADE|Pala_Y[3]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.955      ;
; -2.667 ; pala:BLADE|Pala_Y[2]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.944      ;
; -2.667 ; pala:BLADE|Pala_Y[2]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.944      ;
; -2.622 ; pala:BLADE|Pala_Y[6]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.899      ;
; -2.622 ; pala:BLADE|Pala_Y[6]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.899      ;
; -2.616 ; pala:BLADE|Pala_Y[1]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.893      ;
; -2.616 ; pala:BLADE|Pala_Y[1]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.893      ;
; -2.512 ; pala:BLADE|Pala_Y[4]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.789      ;
; -2.483 ; pala:BLADE|Pala_Y[5]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.760      ;
; -2.447 ; pala:BLADE|Pala_Y[8]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.724      ;
; -2.447 ; pala:BLADE|Pala_Y[8]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.724      ;
; -2.444 ; pala:BLADE|Pala_Y[3]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.721      ;
; -2.433 ; pala:BLADE|Pala_Y[2]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.710      ;
; -2.403 ; pala:BLADE|Pala_Y[7]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.680      ;
; -2.403 ; pala:BLADE|Pala_Y[7]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.680      ;
; -2.388 ; pala:BLADE|Pala_Y[6]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.665      ;
; -2.382 ; pala:BLADE|Pala_Y[1]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.659      ;
; -2.213 ; pala:BLADE|Pala_Y[8]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.490      ;
; -2.166 ; pala:BLADE|Pala_Y[7]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.443      ;
; -1.998 ; pala:BLADE|Pala_Y[9]                        ; controlador_vga_640_x_480_60:VGA|vga_g      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.275      ;
; -1.998 ; pala:BLADE|Pala_Y[9]                        ; controlador_vga_640_x_480_60:VGA|vga_b      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.275      ;
; -1.764 ; pala:BLADE|Pala_Y[9]                        ; controlador_vga_640_x_480_60:VGA|vga_r      ; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.650     ; 1.041      ;
; 37.220 ; controlador_vga_640_x_480_60:VGA|pixel_x[1] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.926      ;
; 37.220 ; controlador_vga_640_x_480_60:VGA|pixel_x[1] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.926      ;
; 37.234 ; controlador_vga_640_x_480_60:VGA|pixel_x[0] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.912      ;
; 37.234 ; controlador_vga_640_x_480_60:VGA|pixel_x[0] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.912      ;
; 37.291 ; controlador_vga_640_x_480_60:VGA|pixel_x[2] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.855      ;
; 37.291 ; controlador_vga_640_x_480_60:VGA|pixel_x[2] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.855      ;
; 37.300 ; controlador_vga_640_x_480_60:VGA|pixel_x[3] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.846      ;
; 37.300 ; controlador_vga_640_x_480_60:VGA|pixel_x[3] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.846      ;
; 37.339 ; controlador_vga_640_x_480_60:VGA|pixel_x[5] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.157      ; 2.805      ;
; 37.339 ; controlador_vga_640_x_480_60:VGA|pixel_x[5] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.157      ; 2.805      ;
; 37.354 ; controlador_vga_640_x_480_60:VGA|pixel_x[4] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.157      ; 2.790      ;
; 37.354 ; controlador_vga_640_x_480_60:VGA|pixel_x[4] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.157      ; 2.790      ;
; 37.429 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.722      ;
; 37.429 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.722      ;
; 37.463 ; controlador_vga_640_x_480_60:VGA|pixel_x[1] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.683      ;
; 37.477 ; controlador_vga_640_x_480_60:VGA|pixel_x[0] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.669      ;
; 37.495 ; controlador_vga_640_x_480_60:VGA|pixel_x[6] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.157      ; 2.649      ;
; 37.495 ; controlador_vga_640_x_480_60:VGA|pixel_x[6] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.157      ; 2.649      ;
; 37.534 ; controlador_vga_640_x_480_60:VGA|pixel_x[2] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.612      ;
; 37.543 ; controlador_vga_640_x_480_60:VGA|pixel_x[3] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.603      ;
; 37.582 ; controlador_vga_640_x_480_60:VGA|pixel_x[5] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.157      ; 2.562      ;
; 37.597 ; controlador_vga_640_x_480_60:VGA|pixel_x[4] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.157      ; 2.547      ;
; 37.663 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.488      ;
; 37.695 ; controlador_vga_640_x_480_60:VGA|pixel_x[7] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.451      ;
; 37.695 ; controlador_vga_640_x_480_60:VGA|pixel_x[7] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.451      ;
; 37.738 ; controlador_vga_640_x_480_60:VGA|pixel_x[6] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.157      ; 2.406      ;
; 37.758 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.393      ;
; 37.758 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.393      ;
; 37.765 ; controlador_vga_640_x_480_60:VGA|pixel_y[3] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.386      ;
; 37.765 ; controlador_vga_640_x_480_60:VGA|pixel_y[3] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.386      ;
; 37.938 ; controlador_vga_640_x_480_60:VGA|pixel_x[7] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.208      ;
; 37.965 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.186      ;
; 37.965 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.186      ;
; 37.981 ; controlador_vga_640_x_480_60:VGA|pixel_x[8] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.165      ;
; 37.981 ; controlador_vga_640_x_480_60:VGA|pixel_x[8] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 2.165      ;
; 37.992 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.159      ;
; 37.999 ; controlador_vga_640_x_480_60:VGA|pixel_y[3] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.152      ;
; 38.011 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.140      ;
; 38.011 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 2.140      ;
; 38.141 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.806      ;
; 38.142 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.805      ;
; 38.150 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.797      ;
; 38.151 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.796      ;
; 38.199 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 1.952      ;
; 38.212 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.733      ;
; 38.213 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.732      ;
; 38.213 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.732      ;
; 38.213 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.732      ;
; 38.213 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.732      ;
; 38.214 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.731      ;
; 38.224 ; controlador_vga_640_x_480_60:VGA|pixel_x[8] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.159      ; 1.922      ;
; 38.245 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_r      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 1.906      ;
; 38.255 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.692      ;
; 38.256 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.691      ;
; 38.264 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.683      ;
; 38.265 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.682      ;
; 38.283 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 1.868      ;
; 38.283 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.164      ; 1.868      ;
; 38.298 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.649      ;
; 38.299 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.648      ;
; 38.307 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.640      ;
; 38.308 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.639      ;
; 38.326 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.619      ;
; 38.327 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.618      ;
; 38.327 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.618      ;
; 38.327 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.618      ;
; 38.327 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.618      ;
; 38.328 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.617      ;
; 38.334 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.614      ;
; 38.335 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.613      ;
; 38.340 ; controlador_vga_640_x_480_60:VGA|pixel_y[2] ; controlador_vga_640_x_480_60:VGA|vga_g      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.158      ; 1.805      ;
; 38.340 ; controlador_vga_640_x_480_60:VGA|pixel_y[2] ; controlador_vga_640_x_480_60:VGA|vga_b      ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; 0.158      ; 1.805      ;
; 38.343 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.039     ; 1.605      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controlador_vga_640_x_480_60:VGA|vga_vs'                                                                                                                               ;
+--------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.392 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 1.138      ;
; -0.328 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 1.074      ;
; -0.324 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 1.070      ;
; -0.274 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.414      ;
; -0.262 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.402      ;
; -0.260 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 1.006      ;
; -0.256 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 1.002      ;
; -0.235 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.981      ;
; -0.205 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.951      ;
; -0.202 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.342      ;
; -0.200 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.340      ;
; -0.192 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.938      ;
; -0.188 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.934      ;
; -0.188 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 1.135      ;
; -0.167 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.913      ;
; -0.156 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.296      ;
; -0.142 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 1.089      ;
; -0.137 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.883      ;
; -0.127 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.267      ;
; -0.125 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 1.072      ;
; -0.120 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 1.067      ;
; -0.110 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 1.057      ;
; -0.099 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.845      ;
; -0.093 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 1.040      ;
; -0.090 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 1.037      ;
; -0.081 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.221      ;
; -0.074 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 1.021      ;
; -0.069 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.815      ;
; -0.069 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.209      ;
; -0.057 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 1.004      ;
; -0.052 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.999      ;
; -0.049 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.189      ;
; -0.046 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.993      ;
; -0.046 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.993      ;
; -0.042 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.989      ;
; -0.031 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.777      ;
; -0.029 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.976      ;
; -0.025 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.972      ;
; -0.023 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.163      ;
; -0.022 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.969      ;
; -0.009 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.149      ;
; -0.007 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.147      ;
; -0.006 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.953      ;
; -0.001 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.747      ;
; 0.011  ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.936      ;
; 0.018  ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.929      ;
; 0.022  ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.925      ;
; 0.022  ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.925      ;
; 0.022  ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.925      ;
; 0.026  ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.921      ;
; 0.037  ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.103      ;
; 0.039  ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.908      ;
; 0.043  ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.904      ;
; 0.046  ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.901      ;
; 0.049  ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 1.091      ;
; 0.065  ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.882      ;
; 0.074  ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.873      ;
; 0.079  ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.868      ;
; 0.096  ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.650      ;
; 0.104  ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.843      ;
; 0.107  ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.840      ;
; 0.108  ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.839      ;
; 0.111  ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.836      ;
; 0.114  ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.833      ;
; 0.142  ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.805      ;
; 0.144  ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 0.996      ;
; 0.170  ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; 0.153      ; 0.970      ;
; 0.172  ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.775      ;
; 0.194  ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.753      ;
; 0.205  ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.241     ; 0.541      ;
; 0.306  ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.641      ;
; 0.306  ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.641      ;
; 0.310  ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.637      ;
; 0.314  ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.633      ;
; 0.315  ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.632      ;
; 0.388  ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.559      ;
; 0.392  ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.555      ;
; 0.396  ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.000        ; -0.040     ; 0.551      ;
+--------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.190 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.208 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|pixel_y[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.333      ;
; 0.212 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.216 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.341      ;
; 0.275 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.398      ;
; 0.304 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.253      ; 0.641      ;
; 0.305 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.429      ;
; 0.311 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.435      ;
; 0.312 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.436      ;
; 0.314 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.438      ;
; 0.345 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|pixel_x[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.469      ;
; 0.347 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.473      ;
; 0.349 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|pixel_x[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.471      ;
; 0.357 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|pixel_x[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.479      ;
; 0.358 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|pixel_x[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.480      ;
; 0.358 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|pixel_x[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.482      ;
; 0.360 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|pixel_x[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.484      ;
; 0.373 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.497      ;
; 0.373 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 0.492      ;
; 0.379 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.503      ;
; 0.382 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.508      ;
; 0.383 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|pixel_y[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 0.500      ;
; 0.384 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|pixel_y[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 0.501      ;
; 0.386 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.510      ;
; 0.388 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|pixel_y[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 0.505      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.248      ; 0.735      ;
; 0.447 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.569      ;
; 0.447 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|pixel_x[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.569      ;
; 0.451 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.454 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.578      ;
; 0.458 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|pixel_x[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|pixel_x[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.588      ;
; 0.467 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|pixel_x[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.470 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.594      ;
; 0.472 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.596      ;
; 0.473 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.597      ;
; 0.496 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.622      ;
; 0.508 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.631      ;
; 0.509 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.634      ;
; 0.517 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.253      ; 0.854      ;
; 0.517 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.518 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
; 0.520 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.644      ;
; 0.522 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|pixel_y[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.526 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.650      ;
; 0.527 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.651      ;
; 0.530 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.253      ; 0.867      ;
; 0.530 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.654      ;
; 0.531 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.655      ;
; 0.535 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.659      ;
; 0.539 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.663      ;
; 0.547 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.671      ;
; 0.548 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.253      ; 0.885      ;
; 0.549 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.253      ; 0.886      ;
; 0.550 ; controlador_vga_640_x_480_60:VGA|pixel_y[8] ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.253      ; 0.887      ;
; 0.561 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.686      ;
; 0.564 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|pixel_y[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 0.681      ;
; 0.570 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.695      ;
; 0.578 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.702      ;
; 0.586 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.710      ;
; 0.586 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.710      ;
; 0.587 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.713      ;
; 0.589 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.713      ;
; 0.596 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.720      ;
; 0.598 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.722      ;
; 0.600 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.725      ;
; 0.602 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.727      ;
; 0.602 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.726      ;
; 0.609 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.734      ;
; 0.610 ; controlador_vga_640_x_480_60:VGA|pixel_y[4] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.253      ; 0.947      ;
; 0.610 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.734      ;
; 0.611 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.736      ;
; 0.615 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.740      ;
; 0.621 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.746      ;
; 0.621 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.746      ;
; 0.622 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.747      ;
; 0.622 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.747      ;
; 0.623 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.748      ;
; 0.625 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.749      ;
; 0.632 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.757      ;
; 0.632 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.248      ; 0.964      ;
; 0.633 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.248      ; 0.965      ;
; 0.640 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.764      ;
; 0.648 ; controlador_vga_640_x_480_60:VGA|pixel_y[1] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.253      ; 0.985      ;
; 0.648 ; controlador_vga_640_x_480_60:VGA|pixel_y[0] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.253      ; 0.985      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controlador_vga_640_x_480_60:VGA|vga_vs'                                                                                                                               ;
+-------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.303 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.428      ;
; 0.318 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.442      ;
; 0.380 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.504      ;
; 0.380 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.504      ;
; 0.381 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.505      ;
; 0.385 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.509      ;
; 0.386 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.510      ;
; 0.423 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.354      ;
; 0.451 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.575      ;
; 0.477 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.601      ;
; 0.480 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.604      ;
; 0.483 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 0.808      ;
; 0.489 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.613      ;
; 0.491 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[1]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.422      ;
; 0.514 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.638      ;
; 0.517 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.641      ;
; 0.522 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.453      ;
; 0.524 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.455      ;
; 0.524 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.455      ;
; 0.525 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.456      ;
; 0.526 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.457      ;
; 0.528 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.652      ;
; 0.533 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.657      ;
; 0.533 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.657      ;
; 0.534 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.658      ;
; 0.536 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.660      ;
; 0.539 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.663      ;
; 0.542 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.666      ;
; 0.543 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.667      ;
; 0.546 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.670      ;
; 0.553 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 0.878      ;
; 0.580 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.704      ;
; 0.583 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.707      ;
; 0.586 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.517      ;
; 0.587 ; pala:BLADE|Desplaza_Pala_Y[2] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.518      ;
; 0.591 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.715      ;
; 0.594 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.718      ;
; 0.596 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.720      ;
; 0.599 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.723      ;
; 0.599 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.723      ;
; 0.602 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.726      ;
; 0.640 ; pala:BLADE|Pala_Y[9]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 0.965      ;
; 0.644 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[2]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.575      ;
; 0.646 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.770      ;
; 0.647 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[3]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.578      ;
; 0.648 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.772      ;
; 0.649 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.773      ;
; 0.651 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.775      ;
; 0.654 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 0.979      ;
; 0.657 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.781      ;
; 0.660 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.784      ;
; 0.665 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.789      ;
; 0.668 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.792      ;
; 0.675 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.000      ;
; 0.685 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.010      ;
; 0.697 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.022      ;
; 0.710 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[4]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.641      ;
; 0.713 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[5]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.644      ;
; 0.714 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.838      ;
; 0.714 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.039      ;
; 0.717 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.841      ;
; 0.722 ; pala:BLADE|Pala_Y[6]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.047      ;
; 0.722 ; pala:BLADE|Pala_Y[8]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.047      ;
; 0.731 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.855      ;
; 0.734 ; pala:BLADE|Pala_Y[1]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.858      ;
; 0.739 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[2] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.064      ;
; 0.776 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[6]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.707      ;
; 0.779 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[7]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.710      ;
; 0.780 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.904      ;
; 0.783 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.040      ; 0.907      ;
; 0.788 ; pala:BLADE|Pala_Y[4]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.113      ;
; 0.804 ; pala:BLADE|Pala_Y[7]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.129      ;
; 0.823 ; pala:BLADE|Pala_Y[3]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.148      ;
; 0.842 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[8]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.773      ;
; 0.845 ; pala:BLADE|Desplaza_Pala_Y[1] ; pala:BLADE|Pala_Y[9]          ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; -0.153     ; 0.776      ;
; 0.865 ; pala:BLADE|Pala_Y[5]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.190      ;
; 0.877 ; pala:BLADE|Pala_Y[2]          ; pala:BLADE|Desplaza_Pala_Y[1] ; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 0.000        ; 0.241      ; 1.202      ;
+-------+-------------------------------+-------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'controlador_vga_640_x_480_60:VGA|vga_vs'                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[9]          ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[1] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[2] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[1]          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[2]          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[3]          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[4]          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[5]          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[6]          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[7]          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[8]          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[9]          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[1]          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[2]          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[3]          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[4]          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[5]          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[6]          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[7]          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[8]          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Pala_Y[9]          ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[1] ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; pala:BLADE|Desplaza_Pala_Y[2] ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[1]|clk  ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[2]|clk  ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[1]|clk           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[2]|clk           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[3]|clk           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[4]|clk           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[5]|clk           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[6]|clk           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[7]|clk           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[8]|clk           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[9]|clk           ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|inclk[0]   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs|q                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs|q                  ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|inclk[0]   ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; VGA|vga_vs~clkctrl|outclk     ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[1]|clk           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[2]|clk           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[3]|clk           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[4]|clk           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[5]|clk           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[6]|clk           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[7]|clk           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[8]|clk           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Pala_Y[9]|clk           ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[1]|clk  ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; controlador_vga_640_x_480_60:VGA|vga_vs ; Rise       ; BLADE|Desplaza_Pala_Y[2]|clk  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[0]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[1]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[2]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[3]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[4]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[5]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[6]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[7]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[8]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[9]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[0]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[1]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[3]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[4]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[8]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[2]  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.789 ; 19.973       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.789 ; 19.973       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.789 ; 19.973       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.808 ; 20.024       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.808 ; 20.024       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.808 ; 20.024       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[0]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[1]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[2]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[3]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[4]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[8]  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[0]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[1]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[2]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[3]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[4]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[5]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[6]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[7]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[8]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_x[9]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.969 ; 19.969       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_b|clk                                ;
; 19.969 ; 19.969       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_g|clk                                ;
; 19.969 ; 19.969       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_r|clk                                ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; DOWN      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 2.076 ; 2.943 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; UP        ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.783 ; 2.600 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; DOWN      ; controlador_vga_640_x_480_60:VGA|vga_vs ; -1.736 ; -2.569 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; UP        ; controlador_vga_640_x_480_60:VGA|vga_vs ; -1.285 ; -2.052 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; VGA_B[*]    ; CLOCK_50                                ; 0.117  ; 0.289  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_B[7]   ; CLOCK_50                                ; 0.117  ; 0.289  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_BLANK_N ; CLOCK_50                                ; -0.892 ; -0.834 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ; -1.403 ;        ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_G[*]    ; CLOCK_50                                ; -0.395 ; -0.305 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_G[7]   ; CLOCK_50                                ; -0.395 ; -0.305 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_HS      ; CLOCK_50                                ; -0.771 ; -0.707 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_R[*]    ; CLOCK_50                                ; -0.339 ; -0.241 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_R[7]   ; CLOCK_50                                ; -0.339 ; -0.241 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ;        ; -1.371 ; Fall       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.932  ;        ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ;        ; 1.990  ; Fall       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; VGA_B[*]    ; CLOCK_50                                ; -0.237 ; -0.072 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_B[7]   ; CLOCK_50                                ; -0.237 ; -0.072 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_BLANK_N ; CLOCK_50                                ; -1.206 ; -1.150 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ; -1.689 ;        ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_G[*]    ; CLOCK_50                                ; -0.728 ; -0.641 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_G[7]   ; CLOCK_50                                ; -0.728 ; -0.641 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_HS      ; CLOCK_50                                ; -1.090 ; -1.029 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_R[*]    ; CLOCK_50                                ; -0.676 ; -0.582 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_R[7]   ; CLOCK_50                                ; -0.676 ; -0.582 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ;        ; -1.659 ; Fall       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.874  ;        ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ;        ; 1.930  ; Fall       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                    ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                         ; -6.508  ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  CLOCK_50                                ; N/A     ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  PLL|altpll_component|pll|clk[0]         ; -6.508  ; 0.182 ; N/A      ; N/A     ; 19.693              ;
;  controlador_vga_640_x_480_60:VGA|vga_vs ; -1.847  ; 0.303 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                          ; -34.808 ; 0.0   ; 0.0      ; 0.0     ; -14.135             ;
;  CLOCK_50                                ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL|altpll_component|pll|clk[0]         ; -18.994 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  controlador_vga_640_x_480_60:VGA|vga_vs ; -15.814 ; 0.000 ; N/A      ; N/A     ; -14.135             ;
+------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; DOWN      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 4.251 ; 4.859 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; UP        ; controlador_vga_640_x_480_60:VGA|vga_vs ; 3.675 ; 4.217 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; DOWN      ; controlador_vga_640_x_480_60:VGA|vga_vs ; -1.736 ; -2.569 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; UP        ; controlador_vga_640_x_480_60:VGA|vga_vs ; -1.285 ; -2.052 ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; VGA_B[*]    ; CLOCK_50                                ; 3.165  ; 3.182  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_B[7]   ; CLOCK_50                                ; 3.165  ; 3.182  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_BLANK_N ; CLOCK_50                                ; 1.110  ; 1.093  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ; -0.020 ;        ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_G[*]    ; CLOCK_50                                ; 2.127  ; 2.090  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_G[7]   ; CLOCK_50                                ; 2.127  ; 2.090  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_HS      ; CLOCK_50                                ; 1.361  ; 1.321  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_R[*]    ; CLOCK_50                                ; 2.313  ; 2.243  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_R[7]   ; CLOCK_50                                ; 2.313  ; 2.243  ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ;        ; -0.106 ; Fall       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 3.579  ;        ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ;        ; 3.564  ; Fall       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; VGA_B[*]    ; CLOCK_50                                ; -0.237 ; -0.072 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_B[7]   ; CLOCK_50                                ; -0.237 ; -0.072 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_BLANK_N ; CLOCK_50                                ; -1.206 ; -1.150 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ; -1.689 ;        ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_G[*]    ; CLOCK_50                                ; -0.728 ; -0.641 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_G[7]   ; CLOCK_50                                ; -0.728 ; -0.641 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_HS      ; CLOCK_50                                ; -1.090 ; -1.029 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_R[*]    ; CLOCK_50                                ; -0.676 ; -0.582 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
;  VGA_R[7]   ; CLOCK_50                                ; -0.676 ; -0.582 ; Rise       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_CLK     ; CLOCK_50                                ;        ; -1.659 ; Fall       ; PLL|altpll_component|pll|clk[0]         ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ; 1.874  ;        ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
; VGA_VS      ; controlador_vga_640_x_480_60:VGA|vga_vs ;        ; 1.930  ; Fall       ; controlador_vga_640_x_480_60:VGA|vga_vs ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UP                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DOWN                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 113      ; 0        ; 0        ; 0        ;
; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0]         ; 117      ; 0        ; 0        ; 0        ;
; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0]         ; 821      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; controlador_vga_640_x_480_60:VGA|vga_vs ; controlador_vga_640_x_480_60:VGA|vga_vs ; 113      ; 0        ; 0        ; 0        ;
; controlador_vga_640_x_480_60:VGA|vga_vs ; PLL|altpll_component|pll|clk[0]         ; 117      ; 0        ; 0        ; 0        ;
; PLL|altpll_component|pll|clk[0]         ; PLL|altpll_component|pll|clk[0]         ; 821      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 13 13:10:27 2019
Info: Command: quartus_sta vga_top -c vga_top
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -divide_by 2 -phase -27.00 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name controlador_vga_640_x_480_60:VGA|vga_vs controlador_vga_640_x_480_60:VGA|vga_vs
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.508
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.508       -18.994 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.847       -15.814 controlador_vga_640_x_480_60:VGA|vga_vs 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.404         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.664         0.000 controlador_vga_640_x_480_60:VGA|vga_vs 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.285       -14.135 controlador_vga_640_x_480_60:VGA|vga_vs 
    Info (332119):     9.891         0.000 CLOCK_50 
    Info (332119):    19.709         0.000 PLL|altpll_component|pll|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.694       -16.597 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.549       -13.157 controlador_vga_640_x_480_60:VGA|vga_vs 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.355         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.605         0.000 controlador_vga_640_x_480_60:VGA|vga_vs 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.285       -14.135 controlador_vga_640_x_480_60:VGA|vga_vs 
    Info (332119):     9.887         0.000 CLOCK_50 
    Info (332119):    19.693         0.000 PLL|altpll_component|pll|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.750
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.750        -8.012 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -0.392        -2.296 controlador_vga_640_x_480_60:VGA|vga_vs 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.182         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.303         0.000 controlador_vga_640_x_480_60:VGA|vga_vs 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -11.000 controlador_vga_640_x_480_60:VGA|vga_vs 
    Info (332119):     9.574         0.000 CLOCK_50 
    Info (332119):    19.780         0.000 PLL|altpll_component|pll|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 338 megabytes
    Info: Processing ended: Mon May 13 13:10:30 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


