I started my repo to share some code I wrote.
For now, my rep contains some generic Verilog modules such as:
* Parameterized Synchronous FIFO
* Parameterized Asynchronous FIFO
* A Source/Destinaton Clock Agnostic Pulse Synchronizer

