<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Mini55 BSP: SYS_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Mini55 BSP
   &#160;<span id="projectnumber">V3.02.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Mini55 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SYS_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6246fa552c418eb242d8bb15ebb045ba"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a6246fa552c418eb242d8bb15ebb045ba">PDID</a></td></tr>
<tr class="separator:a6246fa552c418eb242d8bb15ebb045ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3b921bb87def94dcc5dd252c6fd85d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#adf3b921bb87def94dcc5dd252c6fd85d">RSTSTS</a></td></tr>
<tr class="separator:adf3b921bb87def94dcc5dd252c6fd85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3faafb786240ac95352ee0167f39d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#abe3faafb786240ac95352ee0167f39d2">IPRST0</a></td></tr>
<tr class="separator:abe3faafb786240ac95352ee0167f39d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662c5e1c1f6c3ab1ffcde33b072115e9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a662c5e1c1f6c3ab1ffcde33b072115e9">IPRST1</a></td></tr>
<tr class="separator:a662c5e1c1f6c3ab1ffcde33b072115e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc1733dcd63d84da44ae4c75f6312b2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#abcc1733dcd63d84da44ae4c75f6312b2">BODCTL</a></td></tr>
<tr class="separator:abcc1733dcd63d84da44ae4c75f6312b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dcd32bdbde53be1c208b7171e05a25d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a8dcd32bdbde53be1c208b7171e05a25d">P0_MFP</a></td></tr>
<tr class="separator:a8dcd32bdbde53be1c208b7171e05a25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e49256798068ee1ddb329a6c6eea1e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#ae0e49256798068ee1ddb329a6c6eea1e">P1_MFP</a></td></tr>
<tr class="separator:ae0e49256798068ee1ddb329a6c6eea1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d2fa8ba015afa226505d64b0a7aa4c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a09d2fa8ba015afa226505d64b0a7aa4c">P2_MFP</a></td></tr>
<tr class="separator:a09d2fa8ba015afa226505d64b0a7aa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7400c0a92f4d16539f3d6acacd4795d1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a7400c0a92f4d16539f3d6acacd4795d1">P3_MFP</a></td></tr>
<tr class="separator:a7400c0a92f4d16539f3d6acacd4795d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12e8207e4aa7a748e6c9d6d63281416"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#ad12e8207e4aa7a748e6c9d6d63281416">P4_MFP</a></td></tr>
<tr class="separator:ad12e8207e4aa7a748e6c9d6d63281416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fcb8d118fa976019657257dbdb9876"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a26fcb8d118fa976019657257dbdb9876">P5_MFP</a></td></tr>
<tr class="separator:a26fcb8d118fa976019657257dbdb9876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ea680a115acf9e203f037770a96bef"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#ad6ea680a115acf9e203f037770a96bef">EINT0SEL</a></td></tr>
<tr class="separator:ad6ea680a115acf9e203f037770a96bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb4afd6bca8d31adb2a95a132d8f333"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#aceb4afd6bca8d31adb2a95a132d8f333">IRCTCTL</a></td></tr>
<tr class="separator:aceb4afd6bca8d31adb2a95a132d8f333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a9989e7170001ca5890978cac52278"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a00a9989e7170001ca5890978cac52278">IRCTIEN</a></td></tr>
<tr class="separator:a00a9989e7170001ca5890978cac52278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d51c3dfb45b714c7eefb9f1d789abc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a43d51c3dfb45b714c7eefb9f1d789abc">IRCTISTS</a></td></tr>
<tr class="separator:a43d51c3dfb45b714c7eefb9f1d789abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591121f9ff47076a68b86ba8138eda4a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a591121f9ff47076a68b86ba8138eda4a">REGLCTL</a></td></tr>
<tr class="separator:a591121f9ff47076a68b86ba8138eda4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup SYS System Manger Controller(SYS)
Memory Mapped Structure for SYS Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05058">5058</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="abcc1733dcd63d84da44ae4c75f6312b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc1733dcd63d84da44ae4c75f6312b2">&#9670;&nbsp;</a></span>BODCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::BODCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>BODCTL </h1>
<h2>Offset: 0x18 Brown-out Detector Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">BODEN  </td><td class="markdownTableBodyLeft">Brown-Out Detector Selection Extension (Initiated &amp; Write-Protected Bit)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register config0 bit[23].   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If config0 bit[23] is set to 1, default value of BODEN is 0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If config0 bit[23] is set to 0, default value of BODEN is 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out detector threshold voltage is selected by the table defined in BODVL[1:0].   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brown-out detector threshold voltage is selected by BODVL[2:0] defined as below.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BODVL[2:0]   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BOD Threshold Voltage   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = 2.2V   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = 2.7V   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = 3.7V   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = 4.4V   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = 1.7V   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = 2.0V   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = 2.4V   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = 3.0V   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:1]  </td><td class="markdownTableBodyCenter">BODVL1_0  </td><td class="markdownTableBodyLeft">Brown-Out Detector Threshold Voltage Selection (Initiated &amp; Write-Protected Bit)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register config0 bit[22:21].   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When BODEN = 0, BOD threshold voltage setting (BODVL[1:0]) table as below, BODVL[2] has no effect.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 2.7V   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3.7V   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Disable 2.7V and 3.7V   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">BODRSTEN  </td><td class="markdownTableBodyLeft">Brown-Out Reset Enable (Initiated And Write-Protected Bit)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out "INTERRUPT" function Enabled; when the Brown-out Detector function is enable and the detected voltage is lower than the threshold, then assert a signal to interrupt the Cortex-M0 CPU.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brown-out "RESET" function Enabled; when the Brown-out Detector function is enable and the detected voltage is lower than the threshold then assert a signal to reset the chip.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register config0 bit[20].   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the BOREN is enabled and the interrupt is asserted, the interrupt will be kept till the BOREN is set to 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The interrupt for CPU can be blocked by disabling the NVIC in CPU for BOD interrupt or disable the interrupt source by disabling the BOREN and then re-enabling the BOREN function if the BOD function is required.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">BODIF  </td><td class="markdownTableBodyLeft">Brown-Out Detector Interrupt Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out Detector does not detect any voltage draft at VDD down through or up through the voltage of BODVL setting.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When Brown-out Detector detects the VDD is dropped through the voltage of BODVL setting or the VDD is raised up through the voltage of BODVL setting, this bit is set to 1 and the Brown-out interrupt is requested if Brown-out interrupt is enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">BODLPM  </td><td class="markdownTableBodyLeft">Brown-Out Detector Low Power Mode (Write-Protected)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BOD operate in normal mode (default).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable the BOD low power mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The BOD consumes about 100uA in normal mode, the low power mode can reduce the current to about 1/10 but slow the BOD response.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">BODOUT  </td><td class="markdownTableBodyLeft">Brown-Out Detector Output State   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out Detector status output is 0, the detected voltage is higher than BODVL setting.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brown-out Detector status output is 1, the detected voltage is lower than BODVL setting.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">BODVL2  </td><td class="markdownTableBodyLeft">Brown-Out Detector Threshold Voltage Selection (Initiated &amp; Write-Protected Bit)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register config0 bit[19].   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">BOREN  </td><td class="markdownTableBodyLeft">Brown-Out Reset Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The bit will enable BOR reset function. When VDD5V lower than 1.7v BOR will reset whole chip.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0: Disable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1: Enable   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05239">5239</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="ad6ea680a115acf9e203f037770a96bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ea680a115acf9e203f037770a96bef">&#9670;&nbsp;</a></span>EINT0SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::EINT0SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>EINT0SEL </h1>
<h2>Offset: 0x48 PIN selection </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">SEL  </td><td class="markdownTableBodyLeft">INT0 SEL GPB3   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT0 source is P3.2.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT0 source is P1.3.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05384">5384</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="abe3faafb786240ac95352ee0167f39d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3faafb786240ac95352ee0167f39d2">&#9670;&nbsp;</a></span>IPRST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::IPRST0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>IPRST0 </h1>
<h2>Offset: 0x08 Peripheral Reset Control Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">CHIPRST  </td><td class="markdownTableBodyLeft">CHIP One-Shot Reset (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will reset the CHIP, including CPU kernel and all peripherals, and this bit will automatically return to 0 after the 2 clock cycles.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The CHIPRST is the same as the POR reset, and all the chip module is reset and the chip settings from flash are also reload.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip normal operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CHIP one-shot reset.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is the protected bit, and programming it needs to write 0x59, 0x16, and 0x88 to address 0x5000_0100 to disable register protection.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to the register REGLCTL at address SYS_BA + 0x100.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">CPURST  </td><td class="markdownTableBodyLeft">CPU Kernel One Shot Reset   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will reset the CPU kernel, and this bit will automatically return to 0 after the 2 clock cycles.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Normal.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset CPU.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is the protected bit, and programming it needs to write 0x59, 0x16, and 0x88 to address 0x5000_0100 to disable register protection.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to the register REGLCTL at address SYS_BA + 0x100.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">CPUWS  </td><td class="markdownTableBodyLeft">CPU Wait-State Control For Flash Memory Access   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0: Insert one wait-state when access Flash   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1: Non-insert wait-state when access Flash   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When HCLK frequency is faster than 44MHz, insert one wait state is necessary.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05140">5140</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="a662c5e1c1f6c3ab1ffcde33b072115e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a662c5e1c1f6c3ab1ffcde33b072115e9">&#9670;&nbsp;</a></span>IPRST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::IPRST1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>IPRST1 </h1>
<h2>Offset: 0x0C Peripheral Reset Control Register 1 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">GPIORST  </td><td class="markdownTableBodyLeft">GPIO (P0~P5) Controller Reset   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = GPIO normal operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = GPIO reset.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">TMR0RST  </td><td class="markdownTableBodyLeft">Timer0 Controller Reset   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer0 normal operation.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer0 block reset.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">TMR1RST  </td><td class="markdownTableBodyLeft">Timer1 Controller Reset   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer1 normal operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer1 block reset.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">I2C_RST  </td><td class="markdownTableBodyLeft">I2C Controller Reset   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C normal operation.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C block reset.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]  </td><td class="markdownTableBodyCenter">SPIRST  </td><td class="markdownTableBodyLeft">SPI Controller Reset   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI block normal operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI block reset.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">UART0RST  </td><td class="markdownTableBodyLeft">UART0 Controller Reset   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART0 normal operation.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART0 block reset.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]  </td><td class="markdownTableBodyCenter">UART1RST  </td><td class="markdownTableBodyLeft">UART1 Controller Reset   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART1 normal operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART1 block reset.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20]  </td><td class="markdownTableBodyCenter">PWMRST  </td><td class="markdownTableBodyLeft">PWM Controller Reset   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM block normal operation.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM block reset.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]  </td><td class="markdownTableBodyCenter">ACMPRST  </td><td class="markdownTableBodyLeft">ACMP Controller Reset   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ACMP block normal operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ACMP block reset.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[28]  </td><td class="markdownTableBodyCenter">ADCRST  </td><td class="markdownTableBodyLeft">ADC Controller Reset   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADC block normal operation.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADC block reset.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05180">5180</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="aceb4afd6bca8d31adb2a95a132d8f333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceb4afd6bca8d31adb2a95a132d8f333">&#9670;&nbsp;</a></span>IRCTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::IRCTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>IRCTCTL </h1>
<h2>Offset: 0x80 HFIRC Trim Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">FREQSEL  </td><td class="markdownTableBodyLeft">Trim Frequency Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is to enable the HFIRC auto trim.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting this bit to 1, the HFIRC auto trim function will trim HFIRC to 22.1184 MHz automatically based on the LXT reference clock.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">During auto trim operation, if LXT clock error is detected or trim retry limitation count reached, this field will be cleared to 0 automatically.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HFIRC auto trim function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HFIRC auto trim function Enabled and HFIRC trimmed to 22.1184 MHz.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]  </td><td class="markdownTableBodyCenter">LOOPSEL  </td><td class="markdownTableBodyLeft">Trim Calculation Loop   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines trim value calculation based on the number of LXT clock.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For example, if LOOPSEL is set as "00", auto trim circuit will calculate trim value based on the average frequency difference in 4 LXT clock.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field also defines how many times the auto trim circuit will try to update the HFIRC trim value before the frequency of HFIRC is locked.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the HFIRC is locked, the internal trim value update counter will be reset.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the trim value update counter reaches this limitation value and frequency of HFIRC is still not locked, the auto trim operation will be disabled and FREQSEL will be cleared to 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim value calculation is based on average difference in 4 LXT clock and trim retry count limitation is 64.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim value calculation is based on average difference in 8 LXT clock and trim retry count limitation is 128.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim value calculation is based on average difference in 16 LXT clock and trim retry count limitation is 256.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim value calculation is based on average difference in 32 LXT clock and trim retry count limitation is 512.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05414">5414</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="a00a9989e7170001ca5890978cac52278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00a9989e7170001ca5890978cac52278">&#9670;&nbsp;</a></span>IRCTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::IRCTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>IRCTIEN </h1>
<h2>Offset: 0x84 HFIRC Trim Interrupt Enable Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">TFAILIEN  </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if an interrupt will be triggered while HFIRC trim value update limitation count is reached and HFIRC frequency is still not locked on target frequency set by FREQSEL.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is high and TFAILIF is set during auto trim operation, an interrupt will be triggered to notify that HFIRC trim value update limitation count is reached.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TFAILIF status Disabled to trigger an interrupt to CPU.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TFAILIF status Enabled to trigger an interrupt to CPU.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">CLKEIEN  </td><td class="markdownTableBodyLeft">LXT Clock Error Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if CPU could get an interrupt while LXT clock is inaccurate during auto trim operation.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is high, and CLKERRIF is set during auto trim operation, an interrupt will be triggered to notify the LXT clock frequency is inaccurate.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CLKERRIF status Disabled to trigger an interrupt to CPU.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CLKERRIF status Enabled to trigger an interrupt to CPU.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05434">5434</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="a43d51c3dfb45b714c7eefb9f1d789abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d51c3dfb45b714c7eefb9f1d789abc">&#9670;&nbsp;</a></span>IRCTISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::IRCTISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>IRCTISTS </h1>
<h2>Offset: 0x88 HFIRC Trim Interrupt Status Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">FREQLOCK  </td><td class="markdownTableBodyLeft">HFIRC Frequency Lock Status   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the HFIRC frequency locked in 22.1184 MHz.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a read only status bit and doesn't trigger any interrupt.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">TFAILIF  </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Status   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that HFIRC trim value update limitation count reached and HFIRC clock frequency still doesn't lock.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set, the auto trim operation stopped and FREQSEL will be cleared to 0 by hardware automatically.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and TFAILIEN is high, an interrupt will be triggered to notify that HFIRC trim value update limitation count was reached.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can write 1 to clear this bit to zero.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Trim value update limitation count is not reached.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Trim value update limitation count is reached and HFIRC frequency is still not locked.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">CLKERRIF  </td><td class="markdownTableBodyLeft">LXT Clock Error Interrupt Status   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that LXT clock frequency is inaccuracy.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set, the auto trim operation stopped and FREQSEL will be cleared to 0 by hardware automatically.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and CLKEIEN is high, an interrupt will be triggered to notify the LXT clock frequency is inaccuracy.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can write 1 to clear this bit to zero.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LXT clock frequency is accuracy.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LXT clock frequency is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05461">5461</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="a8dcd32bdbde53be1c208b7171e05a25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dcd32bdbde53be1c208b7171e05a25d">&#9670;&nbsp;</a></span>P0_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::P0_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>P0_MFP </h1>
<h2>Offset: 0x30 P0 Multiple Function and Input Type Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">MFP  </td><td class="markdownTableBodyLeft">P0 Multiple Function Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P0 depends on P0_MFP and ALT.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:15]  </td><td class="markdownTableBodyCenter">ALT  </td><td class="markdownTableBodyLeft">P0 Alternate Function Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P0 depends on P0_MFP and ALT.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:16]  </td><td class="markdownTableBodyCenter">TYPE  </td><td class="markdownTableBodyLeft">P0[7:0] Input Schmitt Trigger Function Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P0[7:0] I/O input Schmitt Trigger function Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P0[7:0] I/O input Schmitt Trigger function Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:24]  </td><td class="markdownTableBodyCenter">HS  </td><td class="markdownTableBodyLeft">P0[7:0] Slew Rate Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P0[7:0] Low slew rate output, 16MHz available.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P0[7:0] High slew rate output, 24MHz available.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05263">5263</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="ae0e49256798068ee1ddb329a6c6eea1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e49256798068ee1ddb329a6c6eea1e">&#9670;&nbsp;</a></span>P1_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::P1_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>P1_MFP </h1>
<h2>Offset: 0x34 P1 Multiple Function and Input Type Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">MFP  </td><td class="markdownTableBodyLeft">P1 Multiple Function Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P1 depends on MFP and ALT.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to P1_ALT Description for details.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:15]  </td><td class="markdownTableBodyCenter">ALT  </td><td class="markdownTableBodyLeft">P1 Alternate Function Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P1 depends on MFP and ALT.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:16]  </td><td class="markdownTableBodyCenter">TYPE  </td><td class="markdownTableBodyLeft">P1[7:0] Input Schmitt Trigger Function Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P1[7:0] I/O input Schmitt Trigger function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P1[7:0] I/O input Schmitt Trigger function Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:24]  </td><td class="markdownTableBodyCenter">HS  </td><td class="markdownTableBodyLeft">P1[7:0] Slew Rate Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P1[7:0] Low slew rate output, 16MHz available.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P1[7:0] High slew rate output, 24MHz available.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05284">5284</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="a09d2fa8ba015afa226505d64b0a7aa4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d2fa8ba015afa226505d64b0a7aa4c">&#9670;&nbsp;</a></span>P2_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::P2_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>P2_MFP </h1>
<h2>Offset: 0x38 P2 Multiple Function and Input Type Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">MFP  </td><td class="markdownTableBodyLeft">P2 Multiple Function Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P2 depends on P2_MFP and ALT.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to ALT Description for details.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:15]  </td><td class="markdownTableBodyCenter">ALT  </td><td class="markdownTableBodyLeft">P2 Alternate Function Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P2 depends on MFP and ALT.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:16]  </td><td class="markdownTableBodyCenter">TYPE  </td><td class="markdownTableBodyLeft">P2[7:0] Input Schmitt Trigger Function Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P2[7:0] I/O input Schmitt Trigger function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P2[7:0] I/O input Schmitt Trigger function Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:24]  </td><td class="markdownTableBodyCenter">HS  </td><td class="markdownTableBodyLeft">P2[7:0] Slew Rate Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P2[7:0] Low slew rate output, 16MHz available.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P2[7:0] High slew rate output, 24MHz available.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05305">5305</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="a7400c0a92f4d16539f3d6acacd4795d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7400c0a92f4d16539f3d6acacd4795d1">&#9670;&nbsp;</a></span>P3_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::P3_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>P3_MFP </h1>
<h2>Offset: 0x3C P3 Multiple Function and Input Type Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">MFP  </td><td class="markdownTableBodyLeft">P3 Multiple Function Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P3 depends on MFP and ALT.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to ALT Description for details.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:15]  </td><td class="markdownTableBodyCenter">ALT  </td><td class="markdownTableBodyLeft">P3 Alternate Function Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P3 depends on MFP and ALT.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:16]  </td><td class="markdownTableBodyCenter">TYPE  </td><td class="markdownTableBodyLeft">P3[7:0] Input Schmitt Trigger Function Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P3[7:0] I/O input Schmitt Trigger function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P3[7:0] I/O input Schmitt Trigger function Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]  </td><td class="markdownTableBodyCenter">P32CTL  </td><td class="markdownTableBodyLeft">P3.2 Alternate Function Selection Extension   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P3.2 is set by ALT[2] and MFP[2].   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P3.2 is set to CPP1 of ACMP1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:25]  </td><td class="markdownTableBodyCenter">HS  </td><td class="markdownTableBodyLeft">P3[6:0] Slew Rate Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P3[6:0] Low slew rate output, 16MHz available.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P3[6:0] High slew rate output, 24MHz available.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05329">5329</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="ad12e8207e4aa7a748e6c9d6d63281416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12e8207e4aa7a748e6c9d6d63281416">&#9670;&nbsp;</a></span>P4_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::P4_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>P4_MFP </h1>
<h2>Offset: 0x40 P4 Multiple Function and Input Type Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">MFP  </td><td class="markdownTableBodyLeft">P4 Multiple Function Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P4 depends on MFP and P4_ALT.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to ALT Description for details.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:15]  </td><td class="markdownTableBodyCenter">ALT  </td><td class="markdownTableBodyLeft">P4 Alternate Function Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P4 depends on MFP and ALT.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:16]  </td><td class="markdownTableBodyCenter">TYPE  </td><td class="markdownTableBodyLeft">P4[7:0] Input Schmitt Trigger Function Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P4[7:0] I/O input Schmitt Trigger function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P4[7:0] I/O input Schmitt Trigger function Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:24]  </td><td class="markdownTableBodyCenter">HS  </td><td class="markdownTableBodyLeft">P4[7:0] Slew Rate Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P4[7:0] Low slew rate output, 16MHz available.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P4[7:0] High slew rate output, 24MHz available.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05350">5350</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="a26fcb8d118fa976019657257dbdb9876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26fcb8d118fa976019657257dbdb9876">&#9670;&nbsp;</a></span>P5_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::P5_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>P5_MFP </h1>
<h2>Offset: 0x44 P5 Multiple Function and Input Type Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">MFP  </td><td class="markdownTableBodyLeft">P5 Multiple Function Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P5 depends on MFP and ALT.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to ALT Description for details.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:15]  </td><td class="markdownTableBodyCenter">ALT  </td><td class="markdownTableBodyLeft">P5 Alternate Function Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P5 depends on MFP and ALT.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:16]  </td><td class="markdownTableBodyCenter">TYPE  </td><td class="markdownTableBodyLeft">P5[7:0] Input Schmitt Trigger Function Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P5[7:0] I/O input Schmitt Trigger function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P5[7:0] I/O input Schmitt Trigger function Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:24]  </td><td class="markdownTableBodyCenter">HS  </td><td class="markdownTableBodyLeft">P5[7:0] Slew Rate Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P5[7:0] Low slew rate output, 16MHz available.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P5[7:0] High slew rate output, 24MHz available.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05371">5371</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="a6246fa552c418eb242d8bb15ebb045ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6246fa552c418eb242d8bb15ebb045ba">&#9670;&nbsp;</a></span>PDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::PDID</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>PDID </h1>
<h2>Offset: 0x00 Part Device Identification Number Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">PDID  </td><td class="markdownTableBodyLeft">Product Device Identification Number   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register reflects the device part number code.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can read this register to identify which device is used.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05073">5073</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="a591121f9ff47076a68b86ba8138eda4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591121f9ff47076a68b86ba8138eda4a">&#9670;&nbsp;</a></span>REGLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::REGLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>REGLCTL </h1>
<h2>Offset: 0x100 Register Write-Protection Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">REGWRPROT  </td><td class="markdownTableBodyLeft">Register Write-Protection Disable Index (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Write-protection Enabled for writing protected registers.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Any write to the protected register is ignored.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Write-protection Disabled for writing protected registers.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Protected registers are:   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SYS_IPRST0, SYS_BODCTL, SYS_LDOCR, SYS_PORCTL, CLK_PWRCTL, CLK_APBCLK, CLK_CLKSEL0, CLK_CLKSEL1, NMI_SEL, FMC_ISPCTL, FMC_ISPTRG, WDT_CTL   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The bits which are write-protected will be noted as" (Write Protect)" beside the description.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">REGPROTDIS  </td><td class="markdownTableBodyLeft">Register Write-Protection Code (Write Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Some registers have write-protection function.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing these registers have to disable the protected function by writing the sequence value 0x59, 0x16, 0x88 to this field.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After this sequence is completed, the REGWRPROT bit will be set to 1 and write-protection registers can be normal write.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05486">5486</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<a id="adf3b921bb87def94dcc5dd252c6fd85d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3b921bb87def94dcc5dd252c6fd85d">&#9670;&nbsp;</a></span>RSTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYS_T::RSTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>RSTSTS </h1>
<h2>Offset: 0x04 System Reset Source Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">PORF  </td><td class="markdownTableBodyLeft">Power-On Reset Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PORF flag is set by the "reset signal", which is from the Power-On Reset (POR) controller or bit CHIPRST (SYS_IPRST0[0]), to indicate the previous reset source.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from POR or CHIPRST.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Power-on-Reset (POR) or CHIPRST had issued the reset signal to reset the system.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit to zero.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">PINRF  </td><td class="markdownTableBodyLeft">Reset Pin Reset Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PINRF flag is set by the "reset signal" from the /RESET pin to indicate the previous reset source.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from pin /RESET pin.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The /RESET pin had issued the reset signal to reset the system.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit to zero.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">WDTRF  </td><td class="markdownTableBodyLeft">Watchdog Reset Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RSTS_WDT flag is set by the "reset signal" from the Watchdog timer to indicate the previous reset source.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from Watchdog timer.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Watchdog timer had issued the reset signal to reset the system.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit to zero.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">BODRF  </td><td class="markdownTableBodyLeft">Brown-Out Detector Reset Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The BODRF flag is set by the "reset signal" from the Brown-out Detector to indicate the previous reset source.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from BOD.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The BOD had issued the reset signal to reset the system.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit to zero.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">SYSRF  </td><td class="markdownTableBodyLeft">MCU Reset Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The SYSRF flag is set by the "reset signal" from the Cortex-M0 core to indicate the previous reset source.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from Cortex-M0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Cortex-M0 had issued the reset signal to reset the system by writing 1 to bit SYSRESETREQ (AIRCR[2]), Application Interrupt and Reset Control Register, address = 0xE000ED0C) in system control registers of Cortex-M0 core.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit to zero.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">CPURF  </td><td class="markdownTableBodyLeft">CPU Reset Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The CPURF flag is set by hardware if software writes CPURST (SYS_IPRST0[1]) 1 to reset Cortex-M0 core and Flash memory controller (FMC).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from CPU.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Cortex-M0 core and FMC are reset by software setting CPURST to 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit to zero.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_mini55_series_8h_source.html#l05113">5113</a> of file <a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/Mini55Series/Include/<a class="el" href="_mini55_series_8h_source.html">Mini55Series.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Oct 5 2020 15:00:35 for Mini55 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
