<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p96" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_96{left:567px;bottom:1140px;letter-spacing:-0.13px;}
#t2_96{left:593px;bottom:1140px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3_96{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_96{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_96{left:100px;bottom:999px;letter-spacing:-0.23px;}
#t6_96{left:203px;bottom:999px;letter-spacing:-0.13px;}
#t7_96{left:248px;bottom:999px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t8_96{left:247px;bottom:982px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t9_96{left:247px;bottom:965px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ta_96{left:247px;bottom:949px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#tb_96{left:247px;bottom:932px;letter-spacing:-0.09px;}
#tc_96{left:247px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_96{left:247px;bottom:898px;letter-spacing:-0.12px;}
#te_96{left:247px;bottom:881px;letter-spacing:-0.11px;}
#tf_96{left:247px;bottom:865px;letter-spacing:-0.11px;}
#tg_96{left:247px;bottom:847px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#th_96{left:296px;bottom:846px;letter-spacing:0.12px;word-spacing:-0.08px;}
#ti_96{left:357px;bottom:847px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_96{left:247px;bottom:813px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tk_96{left:355px;bottom:813px;letter-spacing:0.09px;}
#tl_96{left:375px;bottom:811px;letter-spacing:-0.01px;}
#tm_96{left:418px;bottom:813px;letter-spacing:-0.08px;word-spacing:0.06px;}
#tn_96{left:601px;bottom:999px;}
#to_96{left:645px;bottom:999px;letter-spacing:-0.14px;word-spacing:0.08px;}
#tp_96{left:694px;bottom:949px;}
#tq_96{left:666px;bottom:932px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tr_96{left:767px;bottom:999px;letter-spacing:-0.11px;word-spacing:0.06px;}
#ts_96{left:771px;bottom:982px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tt_96{left:766px;bottom:949px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tu_96{left:779px;bottom:932px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tv_96{left:112px;bottom:664px;letter-spacing:-0.13px;}
#tw_96{left:194px;bottom:664px;letter-spacing:-0.12px;}
#tx_96{left:248px;bottom:664px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_96{left:247px;bottom:647px;letter-spacing:-0.12px;}
#tz_96{left:247px;bottom:630px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t10_96{left:247px;bottom:613px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t11_96{left:247px;bottom:596px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t12_96{left:247px;bottom:579px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t13_96{left:247px;bottom:563px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t14_96{left:247px;bottom:545px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t15_96{left:296px;bottom:544px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t16_96{left:357px;bottom:545px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t17_96{left:593px;bottom:664px;letter-spacing:-0.17px;}
#t18_96{left:669px;bottom:664px;letter-spacing:-0.17px;}
#t19_96{left:780px;bottom:664px;letter-spacing:-0.13px;}
#t1a_96{left:107px;bottom:520px;letter-spacing:-0.12px;}
#t1b_96{left:198px;bottom:520px;letter-spacing:-0.12px;}
#t1c_96{left:248px;bottom:520px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1d_96{left:247px;bottom:503px;letter-spacing:-0.12px;word-spacing:-0.12px;}
#t1e_96{left:247px;bottom:486px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1f_96{left:248px;bottom:470px;letter-spacing:0.07px;}
#t1g_96{left:295px;bottom:469px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1h_96{left:438px;bottom:470px;letter-spacing:0.12px;}
#t1i_96{left:477px;bottom:469px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t1j_96{left:248px;bottom:453px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1k_96{left:248px;bottom:436px;letter-spacing:-0.05px;}
#t1l_96{left:261px;bottom:437px;letter-spacing:0.16px;}
#t1m_96{left:297px;bottom:436px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1n_96{left:248px;bottom:420px;letter-spacing:0.12px;}
#t1o_96{left:286px;bottom:419px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1p_96{left:437px;bottom:420px;letter-spacing:0.07px;}
#t1q_96{left:484px;bottom:419px;letter-spacing:-0.09px;}
#t1r_96{left:247px;bottom:402px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1s_96{left:247px;bottom:385px;letter-spacing:-0.13px;}
#t1t_96{left:247px;bottom:368px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t1u_96{left:296px;bottom:367px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1v_96{left:357px;bottom:368px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1w_96{left:593px;bottom:520px;letter-spacing:-0.17px;}
#t1x_96{left:669px;bottom:520px;letter-spacing:-0.17px;}
#t1y_96{left:780px;bottom:520px;letter-spacing:-0.13px;}
#t1z_96{left:114px;bottom:343px;letter-spacing:-0.11px;}
#t20_96{left:201px;bottom:343px;letter-spacing:-0.11px;}
#t21_96{left:248px;bottom:343px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_96{left:247px;bottom:326px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_96{left:247px;bottom:309px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t24_96{left:247px;bottom:292px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t25_96{left:247px;bottom:275px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t26_96{left:247px;bottom:259px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t27_96{left:351px;bottom:259px;letter-spacing:0.07px;}
#t28_96{left:398px;bottom:259px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t29_96{left:247px;bottom:242px;letter-spacing:-0.1px;word-spacing:0.06px;}
#t2a_96{left:314px;bottom:243px;letter-spacing:0.1px;}
#t2b_96{left:348px;bottom:242px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2c_96{left:247px;bottom:225px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2d_96{left:247px;bottom:208px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2e_96{left:385px;bottom:209px;letter-spacing:0.07px;}
#t2f_96{left:432px;bottom:208px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2g_96{left:248px;bottom:191px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2h_96{left:248px;bottom:175px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2i_96{left:248px;bottom:158px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2j_96{left:248px;bottom:140px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t2k_96{left:296px;bottom:139px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2l_96{left:357px;bottom:140px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2m_96{left:593px;bottom:343px;letter-spacing:-0.17px;}
#t2n_96{left:669px;bottom:343px;letter-spacing:-0.17px;}
#t2o_96{left:780px;bottom:343px;letter-spacing:-0.13px;}
#t2p_96{left:267px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.02px;}
#t2q_96{left:142px;bottom:1054px;letter-spacing:-0.12px;}
#t2r_96{left:370px;bottom:1027px;letter-spacing:-0.13px;}
#t2s_96{left:587px;bottom:1043px;letter-spacing:-0.13px;}
#t2t_96{left:589px;bottom:1027px;letter-spacing:-0.14px;}
#t2u_96{left:660px;bottom:1027px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t2v_96{left:767px;bottom:1027px;letter-spacing:-0.15px;}
#t2w_96{left:110px;bottom:1027px;letter-spacing:-0.17px;}
#t2x_96{left:197px;bottom:1027px;letter-spacing:-0.14px;}
#t2y_96{left:270px;bottom:758px;letter-spacing:-0.16px;}
#t2z_96{left:424px;bottom:758px;letter-spacing:-0.16px;}
#t30_96{left:297px;bottom:734px;}
#t31_96{left:345px;bottom:734px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t32_96{left:297px;bottom:712px;}
#t33_96{left:345px;bottom:712px;letter-spacing:-0.13px;word-spacing:0.03px;}

.s1_96{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_96{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_96{font-size:14px;font-family:Times-Roman_au;color:#000;}
.s4_96{font-size:15px;font-family:Times-Roman_au;color:#00F;}
.s5_96{font-size:12px;font-family:Helvetica-Oblique_aw;color:#030;}
.s6_96{font-size:11px;font-family:Times-Italic_ay;color:#030;}
.s7_96{font-size:15px;font-family:Helvetica-Bold_7mg;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts96" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_aw;
	src: url("fonts/Helvetica-Oblique_aw.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg96Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg96" style="-webkit-user-select: none;"><object width="935" height="1210" data="96/96.svg" type="image/svg+xml" id="pdf96" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_96" class="t s1_96">6.5 </span><span id="t2_96" class="t s1_96">Floating Point Control Registers (FCRs) </span>
<span id="t3_96" class="t s2_96">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_96" class="t s2_96">96 </span>
<span id="t5_96" class="t s3_96">NAN2008 </span><span id="t6_96" class="t s3_96">18 </span><span id="t7_96" class="t s3_96">Quiet and signaling NaN encodings recommended by the </span>
<span id="t8_96" class="t s3_96">IEEE Standard 754-2008, i.e., a quiet NaN is encoded </span>
<span id="t9_96" class="t s3_96">with the first bit of the fraction being 1 and a signaling </span>
<span id="ta_96" class="t s3_96">NaN is encoded with the first bit of the fraction field being </span>
<span id="tb_96" class="t s3_96">0. </span>
<span id="tc_96" class="t s3_96">MIPS legacy FPU encodes NaN values with the opposite </span>
<span id="td_96" class="t s3_96">polarity, i.e., a quiet NaN is encoded with the first bit of </span>
<span id="te_96" class="t s3_96">the fraction being 0 and a signaling NaN is encoded with </span>
<span id="tf_96" class="t s3_96">the first bit of the fraction field being 1. </span>
<span id="tg_96" class="t s3_96">Refer to </span><span id="th_96" class="t s4_96">Table 6.3 </span><span id="ti_96" class="t s3_96">for the quiet NaN encoding values. </span>
<span id="tj_96" class="t s3_96">This fields exists if </span><span id="tk_96" class="t s5_96">FIR </span>
<span id="tl_96" class="t s6_96">Has2008 </span>
<span id="tm_96" class="t s3_96">is set. </span>
<span id="tn_96" class="t s3_96">R </span><span id="to_96" class="t s3_96">Preset by hardware </span>
<span id="tp_96" class="t s3_96">1 </span>
<span id="tq_96" class="t s3_96">(Release 6) </span>
<span id="tr_96" class="t s3_96">Optional as of </span>
<span id="ts_96" class="t s3_96">Release 3.50 </span>
<span id="tt_96" class="t s3_96">Required as of </span>
<span id="tu_96" class="t s3_96">Release 5 </span>
<span id="tv_96" class="t s3_96">Cause </span><span id="tw_96" class="t s3_96">17:12 </span><span id="tx_96" class="t s3_96">Cause bits. These bits indicate the exception conditions </span>
<span id="ty_96" class="t s3_96">that arise during execution of an FPU arithmetic instruc- </span>
<span id="tz_96" class="t s3_96">tion. A bit is set to 1 if the corresponding exception condi- </span>
<span id="t10_96" class="t s3_96">tion arises during the execution of an instruction and is set </span>
<span id="t11_96" class="t s3_96">to 0 otherwise. By reading the registers, the exception con- </span>
<span id="t12_96" class="t s3_96">dition caused by the preceding FPU arithmetic instruction </span>
<span id="t13_96" class="t s3_96">can be determined. </span>
<span id="t14_96" class="t s3_96">Refer to </span><span id="t15_96" class="t s4_96">Table 6.9 </span><span id="t16_96" class="t s3_96">for the meaning of each bit. </span>
<span id="t17_96" class="t s3_96">R/W </span><span id="t18_96" class="t s3_96">Undefined </span><span id="t19_96" class="t s3_96">Required </span>
<span id="t1a_96" class="t s3_96">Enables </span><span id="t1b_96" class="t s3_96">11:7 </span><span id="t1c_96" class="t s3_96">Enable bits. These bits control whether or not a exception </span>
<span id="t1d_96" class="t s3_96">is taken when an IEEE exception condition occurs for any </span>
<span id="t1e_96" class="t s3_96">of the five conditions. The exception occurs when both an </span>
<span id="t1f_96" class="t s5_96">Enables </span><span id="t1g_96" class="t s3_96">bit and the corresponding </span><span id="t1h_96" class="t s5_96">Cause </span><span id="t1i_96" class="t s3_96">bit are set either </span>
<span id="t1j_96" class="t s3_96">during an FPU arithmetic operation or by moving a value </span>
<span id="t1k_96" class="t s3_96">to </span><span id="t1l_96" class="t s5_96">FCSR </span><span id="t1m_96" class="t s3_96">or one of its alternative representations. Note that </span>
<span id="t1n_96" class="t s5_96">Cause </span><span id="t1o_96" class="t s3_96">bit E has no corresponding </span><span id="t1p_96" class="t s5_96">Enables </span><span id="t1q_96" class="t s3_96">bit; the non- </span>
<span id="t1r_96" class="t s3_96">IEEE Unimplemented Operation exception is defined by </span>
<span id="t1s_96" class="t s3_96">MIPS as always enabled. </span>
<span id="t1t_96" class="t s3_96">Refer to </span><span id="t1u_96" class="t s4_96">Table 6.9 </span><span id="t1v_96" class="t s3_96">for the meaning of each bit. </span>
<span id="t1w_96" class="t s3_96">R/W </span><span id="t1x_96" class="t s3_96">Undefined </span><span id="t1y_96" class="t s3_96">Required </span>
<span id="t1z_96" class="t s3_96">Flags </span><span id="t20_96" class="t s3_96">6:2 </span><span id="t21_96" class="t s3_96">Flag bits. This field shows any exception conditions that </span>
<span id="t22_96" class="t s3_96">have occurred for completed instructions since the flag </span>
<span id="t23_96" class="t s3_96">was last reset by software. </span>
<span id="t24_96" class="t s3_96">When a FPU arithmetic operation raises an IEEE excep- </span>
<span id="t25_96" class="t s3_96">tion condition that does not result in a Floating Point </span>
<span id="t26_96" class="t s3_96">exception (i.e., the </span><span id="t27_96" class="t s5_96">Enables </span><span id="t28_96" class="t s3_96">bit was off), the corresponding </span>
<span id="t29_96" class="t s3_96">bit(s) in the </span><span id="t2a_96" class="t s5_96">Flags </span><span id="t2b_96" class="t s3_96">field are set, while the others remain </span>
<span id="t2c_96" class="t s3_96">unchanged. Arithmetic operations that result in a Floating </span>
<span id="t2d_96" class="t s3_96">Point exception (i.e., the </span><span id="t2e_96" class="t s5_96">Enables </span><span id="t2f_96" class="t s3_96">bit was on) do not </span>
<span id="t2g_96" class="t s3_96">update the Flag bits. </span>
<span id="t2h_96" class="t s3_96">This field is never reset by hardware and must be explic- </span>
<span id="t2i_96" class="t s3_96">itly reset by software. </span>
<span id="t2j_96" class="t s3_96">Refer to </span><span id="t2k_96" class="t s4_96">Table 6.9 </span><span id="t2l_96" class="t s3_96">for the meaning of each bit. </span>
<span id="t2m_96" class="t s3_96">R/W </span><span id="t2n_96" class="t s3_96">Undefined </span><span id="t2o_96" class="t s3_96">Required </span>
<span id="t2p_96" class="t s7_96">Table 6.8 FCSR Register Field Descriptions (Continued) </span>
<span id="t2q_96" class="t s1_96">Fields </span>
<span id="t2r_96" class="t s1_96">Description </span>
<span id="t2s_96" class="t s1_96">Read/ </span>
<span id="t2t_96" class="t s1_96">Write </span><span id="t2u_96" class="t s1_96">Reset State </span><span id="t2v_96" class="t s1_96">Compliance </span><span id="t2w_96" class="t s1_96">Name </span><span id="t2x_96" class="t s1_96">Bits </span>
<span id="t2y_96" class="t s1_96">Encoding </span><span id="t2z_96" class="t s1_96">Meaning </span>
<span id="t30_96" class="t s3_96">0 </span><span id="t31_96" class="t s3_96">MIPS legacy NaN encoding </span>
<span id="t32_96" class="t s3_96">1 </span><span id="t33_96" class="t s3_96">IEEE 754-2008 NaN encoding </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
