<!DOCTYPE html>
<html>
  <head>
    <title>x86 Assembly Documentation</title>
  </head>
  <body>
    <h1>x86 Assembly Documentation
</h1>
<p>Html pages generated with <a href="https://github.com/HJLebbink/x86doc">x86doc</a></p>
    <ul>
<li><a href="./html/AAD.html">AAD</a><p> ASCII Adjust AX Before Division</li>
<li><a href="./html/AAM.html">AAM</a><p> ASCII Adjust AX After Multiply</li>
<li><a href="./html/AAS.html">AAS</a><p> ASCII Adjust AL After Subtraction</li>
<li><a href="./html/ADC.html">ADC</a><p> Add with Carry</li>
<li><a href="./html/ADCX.html">ADCX</a><p> Unsigned Integer Addition of Two Operands with Carry Flag</li>
<li><a href="./html/ADD.html">ADD</a><p> Add</li>
<li><a href="./html/ADDPD.html">ADDPD</a><p> Add Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/ADDPD.html">VADDPD</a><p> Add Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/ADDPS.html">ADDPS</a><p> Add Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/ADDPS.html">VADDPS</a><p> Add Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/ADDSD.html">ADDSD</a><p> Add Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/ADDSD.html">VADDSD</a><p> Add Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/ADDSS.html">ADDSS</a><p> Add Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/ADDSS.html">VADDSS</a><p> Add Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/ADDSUBPD.html">ADDSUBPD</a><p> Packed Double-FP Add/Subtract</li>
<li><a href="./html/ADDSUBPD.html">VADDSUBPD</a><p> Packed Double-FP Add/Subtract</li>
<li><a href="./html/ADDSUBPS.html">ADDSUBPS</a><p> Packed Single-FP Add/Subtract</li>
<li><a href="./html/ADDSUBPS.html">VADDSUBPS</a><p> Packed Single-FP Add/Subtract</li>
<li><a href="./html/ADOX.html">ADOX</a><p> Unsigned Integer Addition of Two Operands with Overflow Flag</li>
<li><a href="./html/AESDEC.html">AESDEC</a><p> Perform One Round of an AES Decryption Flow</li>
<li><a href="./html/AESDEC.html">VAESDEC</a><p> Perform One Round of an AES Decryption Flow</li>
<li><a href="./html/AESDECLAST.html">VAESDECLAST</a><p> Perform Last Round of an AES Decryption Flow</li>
<li><a href="./html/AESDECLAST.html">AESDECLAST</a><p> Perform Last Round of an AES Decryption Flow</li>
<li><a href="./html/AESENC.html">AESENC</a><p> Perform One Round of an AES Encryption Flow</li>
<li><a href="./html/AESENC.html">VAESENC</a><p> Perform One Round of an AES Encryption Flow</li>
<li><a href="./html/AESENCLAST.html">AESENCLAST</a><p> Perform Last Round of an AES Encryption Flow</li>
<li><a href="./html/AESENCLAST.html">VAESENCLAST</a><p> Perform Last Round of an AES Encryption Flow</li>
<li><a href="./html/AESIMC.html">VAESIMC</a><p> Perform the AES InvMixColumn Transformation</li>
<li><a href="./html/AESIMC.html">AESIMC</a><p> Perform the AES InvMixColumn Transformation</li>
<li><a href="./html/AESKEYGENASSIST.html">VAESKEYGENASSIST</a><p> AES Round Key Generation Assist</li>
<li><a href="./html/AESKEYGENASSIST.html">AESKEYGENASSIST</a><p> AES Round Key Generation Assist</li>
<li><a href="./html/AND.html">AND</a><p> Logical AND</li>
<li><a href="./html/ANDN.html">ANDN</a><p> Logical AND NOT</li>
<li><a href="./html/ANDNPD.html">ANDNPD</a><p> Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values</li>
<li><a href="./html/ANDNPD.html">VANDNPD</a><p> Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values</li>
<li><a href="./html/ANDNPS.html">ANDNPS</a><p> Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values</li>
<li><a href="./html/ANDNPS.html">VANDNPS</a><p> Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values</li>
<li><a href="./html/ANDPD.html">ANDPD</a><p> Bitwise Logical AND of Packed Double Precision Floating-Point Values</li>
<li><a href="./html/ANDPD.html">VANDPD</a><p> Bitwise Logical AND of Packed Double Precision Floating-Point Values</li>
<li><a href="./html/ANDPS.html">ANDPS</a><p> Bitwise Logical AND of Packed Single Precision Floating-Point Values</li>
<li><a href="./html/ANDPS.html">VANDPS</a><p> Bitwise Logical AND of Packed Single Precision Floating-Point Values</li>
<li><a href="./html/ARPL.html">ARPL</a><p> Adjust RPL Field of Segment Selector</li>
<li><a href="./html/BEXTR.html">BEXTR</a><p> Bit Field Extract</li>
<li><a href="./html/BLENDPD.html">BLENDPD</a><p> Blend Packed Double Precision Floating-Point Values</li>
<li><a href="./html/BLENDPD.html">VBLENDPD</a><p> Blend Packed Double Precision Floating-Point Values</li>
<li><a href="./html/BLENDPS.html">BLENDPS</a><p> Blend Packed Single Precision Floating-Point Values</li>
<li><a href="./html/BLENDPS.html">VBLENDPS</a><p> Blend Packed Single Precision Floating-Point Values</li>
<li><a href="./html/BLENDVPD.html">VBLENDVPD</a><p> Variable Blend Packed Double Precision Floating-Point Values</li>
<li><a href="./html/BLENDVPD.html">BLENDVPD</a><p> Variable Blend Packed Double Precision Floating-Point Values</li>
<li><a href="./html/BLENDVPS.html">VBLENDVPS</a><p> Variable Blend Packed Single Precision Floating-Point Values</li>
<li><a href="./html/BLENDVPS.html">BLENDVPS</a><p> Variable Blend Packed Single Precision Floating-Point Values</li>
<li><a href="./html/BLSI.html">BLSI</a><p> Extract Lowest Set Isolated Bit</li>
<li><a href="./html/BLSMSK.html">BLSMSK</a><p> Get Mask Up to Lowest Set Bit</li>
<li><a href="./html/BLSR.html">BLSR</a><p> Reset Lowest Set Bit</li>
<li><a href="./html/BNDCL.html">BNDCL</a><p> Check Lower Bound</li>
<li><a href="./html/BNDCU_BNDCN.html">BNDCN</a><p> Check Upper Bound</li>
<li><a href="./html/BNDCU_BNDCN.html">BNDCU</a><p> Check Upper Bound</li>
<li><a href="./html/BNDLDX.html">BNDLDX</a><p> Load Extended Bounds Using Address Translation</li>
<li><a href="./html/BNDMK.html">BNDMK</a><p> Make Bounds</li>
<li><a href="./html/BNDMOV.html">BNDMOV</a><p> Move Bounds</li>
<li><a href="./html/BNDSTX.html">BNDSTX</a><p> Store Extended Bounds Using Address Translation</li>
<li><a href="./html/BOUND.html">BOUND</a><p> Check Array Index Against Bounds</li>
<li><a href="./html/BSF.html">BSF</a><p> Bit Scan Forward</li>
<li><a href="./html/BSR.html">BSR</a><p> Bit Scan Reverse</li>
<li><a href="./html/BSWAP.html">BSWAP</a><p> Byte Swap</li>
<li><a href="./html/BT.html">BT</a><p> Bit Test</li>
<li><a href="./html/BTC.html">BTC</a><p> Bit Test and Complement</li>
<li><a href="./html/BTR.html">BTR</a><p> Bit Test and Reset</li>
<li><a href="./html/BTS.html">BTS</a><p> Bit Test and Set</li>
<li><a href="./html/BZHI.html">BZHI</a><p> Zero High Bits Starting with Specified Bit Position</li>
<li><a href="./html/CALL.html">CALL</a><p> Call Procedure</li>
<li><a href="./html/CBW_CWDE_CDQE.html">CBW</a><p> Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword</li>
<li><a href="./html/CBW_CWDE_CDQE.html">CWDE</a><p> Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword</li>
<li><a href="./html/CBW_CWDE_CDQE.html">CDQE</a><p> Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword</li>
<li><a href="./html/CLAC.html">CLAC</a><p> Clear AC Flag in EFLAGS Register</li>
<li><a href="./html/CLC.html">CLC</a><p> Clear Carry Flag</li>
<li><a href="./html/CLD.html">CLD</a><p> Clear Direction Flag</li>
<li><a href="./html/CLFLUSH.html">CLFLUSH</a><p> Flush Cache Line</li>
<li><a href="./html/CLFLUSHOPT.html">CLFLUSHOPT</a><p> Flush Cache Line Optimized</li>
<li><a href="./html/CLI.html">CLI</a><p> Clear Interrupt Flag</li>
<li><a href="./html/CLTS.html">CLTS</a><p> Clear Task-Switched Flag in CR0</li>
<li><a href="./html/CMC.html">CMC</a><p> Complement Carry Flag</li>
<li><a href="./html/CMOVcc.html">CMOVE</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVBE</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVG</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVAE</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVA</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVB</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVC</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVNAE</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVL</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVNA</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVNB</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVGE</a><p> Conditional Move</li>
<li><a href="./html/CMOVcc.html">CMOVLE</a><p> Conditional Move</li>
<li><a href="./html/CMP.html">CMP</a><p> Compare Two Operands</li>
<li><a href="./html/CMPPD.html">VCMPPD</a><p> Compare Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/CMPPD.html">CMPPD</a><p> Compare Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/CMPPS.html">VCMPPS</a><p> Compare Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/CMPPS.html">CMPPS</a><p> Compare Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/CMPSD.html">CMPSD</a><p> Compare Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/CMPSD.html">VCMPSD</a><p> Compare Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/CMPSS.html">CMPSS</a><p> Compare Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/CMPSS.html">VCMPSS</a><p> Compare Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/CMPS_CMPSB_CMPSW_CMPSD_CMPSQ.html">CMPSQ</a><p> Compare String Operands</li>
<li><a href="./html/CMPS_CMPSB_CMPSW_CMPSD_CMPSQ.html">CMPSB</a><p> Compare String Operands</li>
<li><a href="./html/CMPS_CMPSB_CMPSW_CMPSD_CMPSQ.html">CMPS</a><p> Compare String Operands</li>
<li><a href="./html/CMPS_CMPSB_CMPSW_CMPSD_CMPSQ.html">CMPSD</a><p> Compare String Operands</li>
<li><a href="./html/CMPS_CMPSB_CMPSW_CMPSD_CMPSQ.html">CMPSW</a><p> Compare String Operands</li>
<li><a href="./html/CMPXCHG.html">CMPXCHG</a><p> Compare and Exchange</li>
<li><a href="./html/CMPXCHG8B_CMPXCHG16B.html">CMPXCHG16B</a><p> Compare and Exchange Bytes</li>
<li><a href="./html/CMPXCHG8B_CMPXCHG16B.html">CMPXCHG8B</a><p> Compare and Exchange Bytes</li>
<li><a href="./html/COMISD.html">VCOMISD</a><p> Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS</li>
<li><a href="./html/COMISD.html">COMISD</a><p> Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS</li>
<li><a href="./html/COMISS.html">VCOMISS</a><p> Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS</li>
<li><a href="./html/COMISS.html">COMISS</a><p> Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS</li>
<li><a href="./html/CPUID.html">CPUID</a><p> CPU Identification</li>
<li><a href="./html/CRC32.html">CRC32</a><p> Accumulate CRC32 Value</li>
<li><a href="./html/CVTDQ2PD.html">VCVTDQ2PD</a><p> Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/CVTDQ2PD.html">CVTDQ2PD</a><p> Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/CVTDQ2PS.html">VCVTDQ2PS</a><p> Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/CVTDQ2PS.html">CVTDQ2PS</a><p> Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/CVTPD2DQ.html">VCVTPD2DQ</a><p> Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</li>
<li><a href="./html/CVTPD2DQ.html">CVTPD2DQ</a><p> Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</li>
<li><a href="./html/CVTPD2PI.html">CVTPD2PI</a><p> Convert Packed Double-Precision FP Values to Packed Dword Integers</li>
<li><a href="./html/CVTPD2PS.html">CVTPD2PS</a><p> Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/CVTPD2PS.html">VCVTPD2PS</a><p> Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/CVTPI2PD.html">CVTPI2PD</a><p> Convert Packed Dword Integers to Packed Double-Precision FP Values</li>
<li><a href="./html/CVTPI2PS.html">CVTPI2PS</a><p> Convert Packed Dword Integers to Packed Single-Precision FP Values</li>
<li><a href="./html/CVTPS2DQ.html">CVTPS2DQ</a><p> Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values</li>
<li><a href="./html/CVTPS2DQ.html">VCVTPS2DQ</a><p> Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values</li>
<li><a href="./html/CVTPS2PD.html">VCVTPS2PD</a><p> Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/CVTPS2PD.html">CVTPS2PD</a><p> Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/CVTPS2PI.html">CVTPS2PI</a><p> Convert Packed Single-Precision FP Values to Packed Dword Integers</li>
<li><a href="./html/CVTSD2SI.html">VCVTSD2SI</a><p> Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer</li>
<li><a href="./html/CVTSD2SI.html">CVTSD2SI</a><p> Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer</li>
<li><a href="./html/CVTSD2SS.html">VCVTSD2SS</a><p> Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/CVTSD2SS.html">CVTSD2SS</a><p> Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/CVTSI2SD.html">VCVTSI2SD</a><p> Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/CVTSI2SD.html">CVTSI2SD</a><p> Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/CVTSI2SS.html">CVTSI2SS</a><p> Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/CVTSI2SS.html">VCVTSI2SS</a><p> Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/CVTSS2SD.html">CVTSS2SD</a><p> Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/CVTSS2SD.html">VCVTSS2SD</a><p> Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/CVTSS2SI.html">CVTSS2SI</a><p> Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer</li>
<li><a href="./html/CVTSS2SI.html">VCVTSS2SI</a><p> Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer</li>
<li><a href="./html/CVTTPD2DQ.html">VCVTTPD2DQ</a><p> Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</li>
<li><a href="./html/CVTTPD2DQ.html">CVTTPD2DQ</a><p> Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</li>
<li><a href="./html/CVTTPD2PI.html">CVTTPD2PI</a><p> Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers</li>
<li><a href="./html/CVTTPS2DQ.html">CVTTPS2DQ</a><p> Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values</li>
<li><a href="./html/CVTTPS2DQ.html">VCVTTPS2DQ</a><p> Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values</li>
<li><a href="./html/CVTTPS2PI.html">CVTTPS2PI</a><p> Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers</li>
<li><a href="./html/CVTTSD2SI.html">VCVTTSD2SI</a><p> Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer</li>
<li><a href="./html/CVTTSD2SI.html">CVTTSD2SI</a><p> Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer</li>
<li><a href="./html/CVTTSS2SI.html">VCVTTSS2SI</a><p> Convert with Truncation Scalar Single-Precision Floating-Point Value to Integer</li>
<li><a href="./html/CVTTSS2SI.html">CVTTSS2SI</a><p> Convert with Truncation Scalar Single-Precision Floating-Point Value to Integer</li>
<li><a href="./html/CWD_CDQ_CQO.html">CQO</a><p> Convert Word to Doubleword/Convert Doubleword to Quadword</li>
<li><a href="./html/CWD_CDQ_CQO.html">CWD</a><p> Convert Word to Doubleword/Convert Doubleword to Quadword</li>
<li><a href="./html/CWD_CDQ_CQO.html">CDQ</a><p> Convert Word to Doubleword/Convert Doubleword to Quadword</li>
<li><a href="./html/DAA.html">DAA</a><p> Decimal Adjust AL after Addition</li>
<li><a href="./html/DAS.html">DAS</a><p> Decimal Adjust AL after Subtraction</li>
<li><a href="./html/DEC.html">DEC</a><p> Decrement by 1</li>
<li><a href="./html/DIV.html">DIV</a><p> Unsigned Divide</li>
<li><a href="./html/DIVPD.html">DIVPD</a><p> Divide Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/DIVPD.html">VDIVPD</a><p> Divide Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/DIVPS.html">DIVPS</a><p> Divide Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/DIVPS.html">VDIVPS</a><p> Divide Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/DIVSD.html">DIVSD</a><p> Divide Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/DIVSD.html">VDIVSD</a><p> Divide Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/DIVSS.html">DIVSS</a><p> Divide Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/DIVSS.html">VDIVSS</a><p> Divide Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/DPPD.html">DPPD</a><p> Dot Product of Packed Double Precision Floating-Point Values</li>
<li><a href="./html/DPPD.html">VDPPD</a><p> Dot Product of Packed Double Precision Floating-Point Values</li>
<li><a href="./html/DPPS.html">VDPPS</a><p> Dot Product of Packed Single Precision Floating-Point Values</li>
<li><a href="./html/DPPS.html">DPPS</a><p> Dot Product of Packed Single Precision Floating-Point Values</li>
<li><a href="./html/EMMS.html">EMMS</a><p> Empty MMX Technology State</li>
<li><a href="./html/ENTER.html">ENTER</a><p> Make Stack Frame for Procedure Parameters</li>
<li><a href="./html/EXTRACTPS.html">EXTRACTPS</a><p> Extract Packed Floating-Point Values</li>
<li><a href="./html/EXTRACTPS.html">VEXTRACTPS</a><p> Extract Packed Floating-Point Values</li>
<li><a href="./html/F2XM1.html">F2XM1</a><p> Compute 2x–1</li>
<li><a href="./html/FABS.html">FABS</a><p> Absolute Value</li>
<li><a href="./html/FADD_FADDP_FIADD.html">FIADD</a><p> Add</li>
<li><a href="./html/FADD_FADDP_FIADD.html">FADD</a><p> Add</li>
<li><a href="./html/FADD_FADDP_FIADD.html">FADDP</a><p> Add</li>
<li><a href="./html/FBLD.html">FBLD</a><p> Load Binary Coded Decimal</li>
<li><a href="./html/FBSTP.html">FBSTP</a><p> Store BCD Integer and Pop</li>
<li><a href="./html/FCHS.html">FCHS</a><p> Change Sign</li>
<li><a href="./html/FCLEX_FNCLEX.html">FCLEX</a><p> Clear Exceptions</li>
<li><a href="./html/FCLEX_FNCLEX.html">FNCLEX</a><p> Clear Exceptions</li>
<li><a href="./html/FCMOVcc.html">FCMOVNB</a><p> Floating-Point Conditional Move</li>
<li><a href="./html/FCMOVcc.html">FCMOVNBE</a><p> Floating-Point Conditional Move</li>
<li><a href="./html/FCMOVcc.html">FCMOVBE</a><p> Floating-Point Conditional Move</li>
<li><a href="./html/FCMOVcc.html">FCMOVNE</a><p> Floating-Point Conditional Move</li>
<li><a href="./html/FCMOVcc.html">FCMOVE</a><p> Floating-Point Conditional Move</li>
<li><a href="./html/FCMOVcc.html">FCMOVU</a><p> Floating-Point Conditional Move</li>
<li><a href="./html/FCMOVcc.html">FCMOVB</a><p> Floating-Point Conditional Move</li>
<li><a href="./html/FCOMI_FCOMIP_ FUCOMI_FUCOMIP.html">FCOMI</a><p> Compare Floating Point Values and Set EFLAGS</li>
<li><a href="./html/FCOMI_FCOMIP_ FUCOMI_FUCOMIP.html">FCOMIP</a><p> Compare Floating Point Values and Set EFLAGS</li>
<li><a href="./html/FCOMI_FCOMIP_ FUCOMI_FUCOMIP.html">FUCOMIP</a><p> Compare Floating Point Values and Set EFLAGS</li>
<li><a href="./html/FCOMI_FCOMIP_ FUCOMI_FUCOMIP.html"> FUCOMI</a><p> Compare Floating Point Values and Set EFLAGS</li>
<li><a href="./html/FCOM_FCOMP_FCOMPP.html">FCOMPP</a><p> Compare Floating Point Values</li>
<li><a href="./html/FCOM_FCOMP_FCOMPP.html">FCOM</a><p> Compare Floating Point Values</li>
<li><a href="./html/FCOM_FCOMP_FCOMPP.html">FCOMP</a><p> Compare Floating Point Values</li>
<li><a href="./html/FCOS.html">FCOS</a><p> Cosine</li>
<li><a href="./html/FDECSTP.html">FDECSTP</a><p> Decrement Stack-Top Pointer</li>
<li><a href="./html/FDIVR_FDIVRP_FIDIVR.html">FIDIVR</a><p> Reverse Divide</li>
<li><a href="./html/FDIVR_FDIVRP_FIDIVR.html">FDIVRP</a><p> Reverse Divide</li>
<li><a href="./html/FDIVR_FDIVRP_FIDIVR.html">FDIVR</a><p> Reverse Divide</li>
<li><a href="./html/FDIV_FDIVP_FIDIV.html">FIDIV</a><p> Divide</li>
<li><a href="./html/FDIV_FDIVP_FIDIV.html">FDIV</a><p> Divide</li>
<li><a href="./html/FDIV_FDIVP_FIDIV.html">FDIVP</a><p> Divide</li>
<li><a href="./html/FFREE.html">FFREE</a><p> Free Floating-Point Register</li>
<li><a href="./html/FICOM_FICOMP.html">FICOM</a><p> Compare Integer</li>
<li><a href="./html/FICOM_FICOMP.html">FICOMP</a><p> Compare Integer</li>
<li><a href="./html/FILD.html">FILD</a><p> Load Integer</li>
<li><a href="./html/FINCSTP.html">FINCSTP</a><p> Increment Stack-Top Pointer</li>
<li><a href="./html/FINIT_FNINIT.html">FNINIT</a><p> Initialize Floating-Point Unit</li>
<li><a href="./html/FINIT_FNINIT.html">FINIT</a><p> Initialize Floating-Point Unit</li>
<li><a href="./html/FISTTP.html">FISTTP</a><p> Store Integer with Truncation</li>
<li><a href="./html/FIST_FISTP.html">FISTP</a><p> Store Integer</li>
<li><a href="./html/FIST_FISTP.html">FIST</a><p> Store Integer</li>
<li><a href="./html/FLD.html">FLD</a><p> Load Floating Point Value</li>
<li><a href="./html/FLD1_FLDL2T_FLDL2E_FLDPI_FLDLG2_FLDLN2_FLDZ.html">FLDLN2</a><p> Load Constant</li>
<li><a href="./html/FLD1_FLDL2T_FLDL2E_FLDPI_FLDLG2_FLDLN2_FLDZ.html">FLDL2T</a><p> Load Constant</li>
<li><a href="./html/FLD1_FLDL2T_FLDL2E_FLDPI_FLDLG2_FLDLN2_FLDZ.html">FLD1</a><p> Load Constant</li>
<li><a href="./html/FLD1_FLDL2T_FLDL2E_FLDPI_FLDLG2_FLDLN2_FLDZ.html">FLDL2E</a><p> Load Constant</li>
<li><a href="./html/FLD1_FLDL2T_FLDL2E_FLDPI_FLDLG2_FLDLN2_FLDZ.html">FLDPI</a><p> Load Constant</li>
<li><a href="./html/FLD1_FLDL2T_FLDL2E_FLDPI_FLDLG2_FLDLN2_FLDZ.html">FLDLG2</a><p> Load Constant</li>
<li><a href="./html/FLD1_FLDL2T_FLDL2E_FLDPI_FLDLG2_FLDLN2_FLDZ.html">FLDZ</a><p> Load Constant</li>
<li><a href="./html/FLDCW.html">FLDCW</a><p> Load x87 FPU Control Word</li>
<li><a href="./html/FLDENV.html">FLDENV</a><p> Load x87 FPU Environment</li>
<li><a href="./html/FMUL_FMULP_FIMUL.html">FMULP</a><p> Multiply</li>
<li><a href="./html/FMUL_FMULP_FIMUL.html">FIMUL</a><p> Multiply</li>
<li><a href="./html/FMUL_FMULP_FIMUL.html">FMUL</a><p> Multiply</li>
<li><a href="./html/FNOP.html">FNOP</a><p> No Operation</li>
<li><a href="./html/FPATAN.html">FPATAN</a><p> Partial Arctangent</li>
<li><a href="./html/FPREM.html">FPREM</a><p> Partial Remainder</li>
<li><a href="./html/FPREM1.html">FPREM1</a><p> Partial Remainder</li>
<li><a href="./html/FPTAN.html">FPTAN</a><p> Partial Tangent</li>
<li><a href="./html/FRNDINT.html">FRNDINT</a><p> Round to Integer</li>
<li><a href="./html/FRSTOR.html">FRSTOR</a><p> Restore x87 FPU State</li>
<li><a href="./html/FSAVE_FNSAVE.html">FNSAVE</a><p> Store x87 FPU State</li>
<li><a href="./html/FSAVE_FNSAVE.html">FSAVE</a><p> Store x87 FPU State</li>
<li><a href="./html/FSCALE.html">FSCALE</a><p> Scale</li>
<li><a href="./html/FSIN.html">FSIN</a><p> Sine</li>
<li><a href="./html/FSINCOS.html">FSINCOS</a><p> Sine and Cosine</li>
<li><a href="./html/FSQRT.html">FSQRT</a><p> Square Root</li>
<li><a href="./html/FSTCW_FNSTCW.html">FNSTCW</a><p> Store x87 FPU Control Word</li>
<li><a href="./html/FSTCW_FNSTCW.html">FSTCW</a><p> Store x87 FPU Control Word</li>
<li><a href="./html/FSTENV_FNSTENV.html">FNSTENV</a><p> Store x87 FPU Environment</li>
<li><a href="./html/FSTENV_FNSTENV.html">FSTENV</a><p> Store x87 FPU Environment</li>
<li><a href="./html/FSTSW_FNSTSW.html">FNSTSW</a><p> Store x87 FPU Status Word</li>
<li><a href="./html/FSTSW_FNSTSW.html">FSTSW</a><p> Store x87 FPU Status Word</li>
<li><a href="./html/FST_FSTP.html">FST</a><p> Store Floating Point Value</li>
<li><a href="./html/FST_FSTP.html">FSTP</a><p> Store Floating Point Value</li>
<li><a href="./html/FSUBR_FSUBRP_FISUBR.html">FSUBRP</a><p> Reverse Subtract</li>
<li><a href="./html/FSUBR_FSUBRP_FISUBR.html">FSUBR</a><p> Reverse Subtract</li>
<li><a href="./html/FSUBR_FSUBRP_FISUBR.html">FISUBR</a><p> Reverse Subtract</li>
<li><a href="./html/FSUB_FSUBP_FISUB.html">FISUB</a><p> Subtract</li>
<li><a href="./html/FSUB_FSUBP_FISUB.html">FSUBP</a><p> Subtract</li>
<li><a href="./html/FSUB_FSUBP_FISUB.html">FSUB</a><p> Subtract</li>
<li><a href="./html/FTST.html">FTST</a><p> TEST</li>
<li><a href="./html/FUCOM_FUCOMP_FUCOMPP.html">FUCOM</a><p> Unordered Compare Floating Point Values</li>
<li><a href="./html/FUCOM_FUCOMP_FUCOMPP.html">FUCOMPP</a><p> Unordered Compare Floating Point Values</li>
<li><a href="./html/FUCOM_FUCOMP_FUCOMPP.html">FUCOMP</a><p> Unordered Compare Floating Point Values</li>
<li><a href="./html/FXAM.html">FXAM</a><p> Examine Floating-Point</li>
<li><a href="./html/FXCH.html">FXCH</a><p> Exchange Register Contents</li>
<li><a href="./html/FXRSTOR.html">FXRSTOR</a><p> Restore x87 FPU, MMX, XMM, and MXCSR State</li>
<li><a href="./html/FXSAVE.html">FXSAVE</a><p> Save x87 FPU, MMX Technology, and SSE State</li>
<li><a href="./html/FXTRACT.html">FXTRACT</a><p> Extract Exponent and Significand</li>
<li><a href="./html/FYL2X.html">FYL2X</a><p> Compute y ∗ log2x</li>
<li><a href="./html/FYL2XP1.html">FYL2XP1</a><p> Compute y ∗ log2(x +1)</li>
<li><a href="./html/HADDPD.html">VHADDPD</a><p> Packed Double-FP Horizontal Add</li>
<li><a href="./html/HADDPD.html">HADDPD</a><p> Packed Double-FP Horizontal Add</li>
<li><a href="./html/HADDPS.html">VHADDPS</a><p> Packed Single-FP Horizontal Add</li>
<li><a href="./html/HADDPS.html">HADDPS</a><p> Packed Single-FP Horizontal Add</li>
<li><a href="./html/HLT.html">HLT</a><p> Halt</li>
<li><a href="./html/HSUBPD.html">HSUBPD</a><p> Packed Double-FP Horizontal Subtract</li>
<li><a href="./html/HSUBPD.html">VHSUBPD</a><p> Packed Double-FP Horizontal Subtract</li>
<li><a href="./html/HSUBPS.html">HSUBPS</a><p> Packed Single-FP Horizontal Subtract</li>
<li><a href="./html/HSUBPS.html">VHSUBPS</a><p> Packed Single-FP Horizontal Subtract</li>
<li><a href="./html/IDIV.html">IDIV</a><p> Signed Divide</li>
<li><a href="./html/IMUL.html">IMUL</a><p> Signed Multiply</li>
<li><a href="./html/IN.html">IN</a><p> Input from Port</li>
<li><a href="./html/INC.html">INC</a><p> Increment by 1</li>
<li><a href="./html/INSERTPS.html">INSERTPS</a><p> Insert Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/INSERTPS.html">VINSERTPS</a><p> Insert Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/INS_INSB_INSW_INSD.html">INSD</a><p> Input from Port to String</li>
<li><a href="./html/INS_INSB_INSW_INSD.html">INSB</a><p> Input from Port to String</li>
<li><a href="./html/INS_INSB_INSW_INSD.html">INSW</a><p> Input from Port to String</li>
<li><a href="./html/INS_INSB_INSW_INSD.html">INS</a><p> Input from Port to String</li>
<li><a href="./html/INT n_INTO_INT 3.html">INTO</a><p> Call to Interrupt Procedure</li>
<li><a href="./html/INT n_INTO_INT 3.html">INT n</a><p> Call to Interrupt Procedure</li>
<li><a href="./html/INT n_INTO_INT 3.html">INT 3</a><p> Call to Interrupt Procedure</li>
<li><a href="./html/INVD.html">INVD</a><p> Invalidate Internal Caches</li>
<li><a href="./html/INVLPG.html">INVLPG</a><p> Invalidate TLB Entries</li>
<li><a href="./html/INVPCID.html">INVPCID</a><p> Invalidate Process-Context Identifier</li>
<li><a href="./html/IRET_IRETD.html">IRETD</a><p> Interrupt Return</li>
<li><a href="./html/IRET_IRETD.html">IRET</a><p> Interrupt Return</li>
<li><a href="./html/Jcc.html">JNE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNGE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JL</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JLE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNG</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JRCXZ</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JO</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JP</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JPO</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNL</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JS</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNAE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNO</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JBE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNP</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNS</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JZ</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNZ</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JCXZ</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JECXZ</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNLE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNBE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JGE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JAE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JA</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JB</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JC</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNA</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JG</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNC</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JPE</a><p> Jump if Condition Is Met</li>
<li><a href="./html/Jcc.html">JNB</a><p> Jump if Condition Is Met</li>
<li><a href="./html/JMP.html">JMP</a><p> Jump</li>
<li><a href="./html/KADDW_KADDB_KADDQ_KADDD.html">KADDD</a><p> ADD Two Masks</li>
<li><a href="./html/KADDW_KADDB_KADDQ_KADDD.html">KADDB</a><p> ADD Two Masks</li>
<li><a href="./html/KADDW_KADDB_KADDQ_KADDD.html">KADDQ</a><p> ADD Two Masks</li>
<li><a href="./html/KADDW_KADDB_KADDQ_KADDD.html">KADDW</a><p> ADD Two Masks</li>
<li><a href="./html/KANDNW_KANDNB_KANDNQ_KANDND.html">KANDND</a><p> Bitwise Logical AND NOT Masks</li>
<li><a href="./html/KANDNW_KANDNB_KANDNQ_KANDND.html">KANDNB</a><p> Bitwise Logical AND NOT Masks</li>
<li><a href="./html/KANDNW_KANDNB_KANDNQ_KANDND.html">KANDNW</a><p> Bitwise Logical AND NOT Masks</li>
<li><a href="./html/KANDNW_KANDNB_KANDNQ_KANDND.html">KANDNQ</a><p> Bitwise Logical AND NOT Masks</li>
<li><a href="./html/KANDW_KANDB_KANDQ_KANDD.html">KANDW</a><p> Bitwise Logical AND Masks</li>
<li><a href="./html/KANDW_KANDB_KANDQ_KANDD.html">KANDD</a><p> Bitwise Logical AND Masks</li>
<li><a href="./html/KANDW_KANDB_KANDQ_KANDD.html">KANDB</a><p> Bitwise Logical AND Masks</li>
<li><a href="./html/KANDW_KANDB_KANDQ_KANDD.html">KANDQ</a><p> Bitwise Logical AND Masks</li>
<li><a href="./html/KMOVW_KMOVB_KMOVQ_KMOVD.html">KMOVW</a><p> Move from and to Mask Registers</li>
<li><a href="./html/KMOVW_KMOVB_KMOVQ_KMOVD.html">KMOVB</a><p> Move from and to Mask Registers</li>
<li><a href="./html/KMOVW_KMOVB_KMOVQ_KMOVD.html">KMOVQ</a><p> Move from and to Mask Registers</li>
<li><a href="./html/KMOVW_KMOVB_KMOVQ_KMOVD.html">KMOVD</a><p> Move from and to Mask Registers</li>
<li><a href="./html/KNOTW_KNOTB_KNOTQ_KNOTD.html">KNOTD</a><p> NOT Mask Register</li>
<li><a href="./html/KNOTW_KNOTB_KNOTQ_KNOTD.html">KNOTW</a><p> NOT Mask Register</li>
<li><a href="./html/KNOTW_KNOTB_KNOTQ_KNOTD.html">KNOTQ</a><p> NOT Mask Register</li>
<li><a href="./html/KNOTW_KNOTB_KNOTQ_KNOTD.html">KNOTB</a><p> NOT Mask Register</li>
<li><a href="./html/KORTESTW_KORTESTB_KORTESTQ_KORTESTD.html">KORTESTB</a><p> OR Masks And Set Flags</li>
<li><a href="./html/KORTESTW_KORTESTB_KORTESTQ_KORTESTD.html">KORTESTQ</a><p> OR Masks And Set Flags</li>
<li><a href="./html/KORTESTW_KORTESTB_KORTESTQ_KORTESTD.html">KORTESTW</a><p> OR Masks And Set Flags</li>
<li><a href="./html/KORTESTW_KORTESTB_KORTESTQ_KORTESTD.html">KORTESTD</a><p> OR Masks And Set Flags</li>
<li><a href="./html/KORW_KORB_KORQ_KORD.html">KORQ</a><p> Bitwise Logical OR Masks</li>
<li><a href="./html/KORW_KORB_KORQ_KORD.html">KORD</a><p> Bitwise Logical OR Masks</li>
<li><a href="./html/KORW_KORB_KORQ_KORD.html">KORB</a><p> Bitwise Logical OR Masks</li>
<li><a href="./html/KORW_KORB_KORQ_KORD.html">KORW</a><p> Bitwise Logical OR Masks</li>
<li><a href="./html/KSHIFTLW_KSHIFTLB_KSHIFTLQ_KSHIFTLD.html">KSHIFTLW</a><p> Shift Left Mask Registers</li>
<li><a href="./html/KSHIFTLW_KSHIFTLB_KSHIFTLQ_KSHIFTLD.html">KSHIFTLQ</a><p> Shift Left Mask Registers</li>
<li><a href="./html/KSHIFTLW_KSHIFTLB_KSHIFTLQ_KSHIFTLD.html">KSHIFTLB</a><p> Shift Left Mask Registers</li>
<li><a href="./html/KSHIFTLW_KSHIFTLB_KSHIFTLQ_KSHIFTLD.html">KSHIFTLD</a><p> Shift Left Mask Registers</li>
<li><a href="./html/KSHIFTRW_KSHIFTRB_KSHIFTRQ_KSHIFTRD.html">KSHIFTRQ</a><p> Shift Right Mask Registers</li>
<li><a href="./html/KSHIFTRW_KSHIFTRB_KSHIFTRQ_KSHIFTRD.html">KSHIFTRB</a><p> Shift Right Mask Registers</li>
<li><a href="./html/KSHIFTRW_KSHIFTRB_KSHIFTRQ_KSHIFTRD.html">KSHIFTRD</a><p> Shift Right Mask Registers</li>
<li><a href="./html/KSHIFTRW_KSHIFTRB_KSHIFTRQ_KSHIFTRD.html">KSHIFTRW</a><p> Shift Right Mask Registers</li>
<li><a href="./html/KTESTW_KTESTB_KTESTQ_KTESTD.html">KTESTW</a><p> Packed Bit Test Masks and Set Flags</li>
<li><a href="./html/KTESTW_KTESTB_KTESTQ_KTESTD.html">KTESTD</a><p> Packed Bit Test Masks and Set Flags</li>
<li><a href="./html/KTESTW_KTESTB_KTESTQ_KTESTD.html">KTESTB</a><p> Packed Bit Test Masks and Set Flags</li>
<li><a href="./html/KTESTW_KTESTB_KTESTQ_KTESTD.html">KTESTQ</a><p> Packed Bit Test Masks and Set Flags</li>
<li><a href="./html/KUNPCKBW_KUNPCKWD_KUNPCKDQ.html">KUNPCKBW</a><p> Unpack for Mask Registers</li>
<li><a href="./html/KUNPCKBW_KUNPCKWD_KUNPCKDQ.html">KUNPCKWD</a><p> Unpack for Mask Registers</li>
<li><a href="./html/KUNPCKBW_KUNPCKWD_KUNPCKDQ.html">KUNPCKDQ</a><p> Unpack for Mask Registers</li>
<li><a href="./html/KXNORW_KXNORB_KXNORQ_KXNORD.html">KXNORQ</a><p> Bitwise Logical XNOR Masks</li>
<li><a href="./html/KXNORW_KXNORB_KXNORQ_KXNORD.html">KXNORB</a><p> Bitwise Logical XNOR Masks</li>
<li><a href="./html/KXNORW_KXNORB_KXNORQ_KXNORD.html">KXNORD</a><p> Bitwise Logical XNOR Masks</li>
<li><a href="./html/KXNORW_KXNORB_KXNORQ_KXNORD.html">KXNORW</a><p> Bitwise Logical XNOR Masks</li>
<li><a href="./html/KXORW_KXORB_KXORQ_KXORD.html">KXORB</a><p> Bitwise Logical XOR Masks</li>
<li><a href="./html/KXORW_KXORB_KXORQ_KXORD.html">KXORQ</a><p> Bitwise Logical XOR Masks</li>
<li><a href="./html/KXORW_KXORB_KXORQ_KXORD.html">KXORW</a><p> Bitwise Logical XOR Masks</li>
<li><a href="./html/KXORW_KXORB_KXORQ_KXORD.html">KXORD</a><p> Bitwise Logical XOR Masks</li>
<li><a href="./html/LAHF.html">LAHF</a><p> Load Status Flags into AH Register</li>
<li><a href="./html/LAR.html">LAR</a><p> Load Access Rights Byte</li>
<li><a href="./html/LDDQU.html">VLDDQU</a><p> Load Unaligned Integer 128 Bits</li>
<li><a href="./html/LDDQU.html">LDDQU</a><p> Load Unaligned Integer 128 Bits</li>
<li><a href="./html/LDMXCSR.html">LDMXCSR</a><p> Load MXCSR Register</li>
<li><a href="./html/LDMXCSR.html">VLDMXCSR</a><p> Load MXCSR Register</li>
<li><a href="./html/LDS_LES_LFS_LGS_LSS.html">LFS</a><p> Load Far Pointer</li>
<li><a href="./html/LDS_LES_LFS_LGS_LSS.html">LGS</a><p> Load Far Pointer</li>
<li><a href="./html/LDS_LES_LFS_LGS_LSS.html">LDS</a><p> Load Far Pointer</li>
<li><a href="./html/LDS_LES_LFS_LGS_LSS.html">LES</a><p> Load Far Pointer</li>
<li><a href="./html/LDS_LES_LFS_LGS_LSS.html">LSS</a><p> Load Far Pointer</li>
<li><a href="./html/LEA.html">LEA</a><p> Load Effective Address</li>
<li><a href="./html/LEAVE.html">LEAVE</a><p> High Level Procedure Exit</li>
<li><a href="./html/LFENCE.html">LFENCE</a><p> Load Fence</li>
<li><a href="./html/LGDT_LIDT.html">LGDT</a><p> Load Global/Interrupt Descriptor Table Register</li>
<li><a href="./html/LGDT_LIDT.html">LIDT</a><p> Load Global/Interrupt Descriptor Table Register</li>
<li><a href="./html/LLDT.html">LLDT</a><p> Load Local Descriptor Table Register</li>
<li><a href="./html/LMSW.html">LMSW</a><p> Load Machine Status Word</li>
<li><a href="./html/LOCK.html">LOCK</a><p> Assert LOCK# Signal Prefix</li>
<li><a href="./html/LODS_LODSB_LODSW_LODSD_LODSQ.html">LODS</a><p> Load String</li>
<li><a href="./html/LODS_LODSB_LODSW_LODSD_LODSQ.html">LODSD</a><p> Load String</li>
<li><a href="./html/LODS_LODSB_LODSW_LODSD_LODSQ.html">LODSB</a><p> Load String</li>
<li><a href="./html/LODS_LODSB_LODSW_LODSD_LODSQ.html">LODSW</a><p> Load String</li>
<li><a href="./html/LODS_LODSB_LODSW_LODSD_LODSQ.html">LODSQ</a><p> Load String</li>
<li><a href="./html/LOOP_LOOPcc.html">LOOP</a><p> Loop According to ECX Counter</li>
<li><a href="./html/LOOP_LOOPcc.html">LOOPcc</a><p> Loop According to ECX Counter</li>
<li><a href="./html/LSL.html">LSL</a><p> Load Segment Limit</li>
<li><a href="./html/LTR.html">LTR</a><p> Load Task Register</li>
<li><a href="./html/LZCNT.html">LZCNT</a><p> Count the Number of Leading Zero Bits</li>
<li><a href="./html/MASKMOVDQU.html">VMASKMOVDQU</a><p> Store Selected Bytes of Double Quadword</li>
<li><a href="./html/MASKMOVDQU.html">MASKMOVDQU</a><p> Store Selected Bytes of Double Quadword</li>
<li><a href="./html/MASKMOVQ.html">MASKMOVQ</a><p> Store Selected Bytes of Quadword</li>
<li><a href="./html/MAXPD.html">MAXPD</a><p> Maximum of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/MAXPD.html">VMAXPD</a><p> Maximum of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/MAXPS.html">MAXPS</a><p> Maximum of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MAXPS.html">VMAXPS</a><p> Maximum of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MAXSD.html">VMAXSD</a><p> Return Maximum Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/MAXSD.html">MAXSD</a><p> Return Maximum Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/MAXSS.html">VMAXSS</a><p> Return Maximum Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/MAXSS.html">MAXSS</a><p> Return Maximum Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/MFENCE.html">MFENCE</a><p> Memory Fence</li>
<li><a href="./html/MINPD.html">VMINPD</a><p> Minimum of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/MINPD.html">MINPD</a><p> Minimum of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/MINPS.html">MINPS</a><p> Minimum of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MINPS.html">VMINPS</a><p> Minimum of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MINSD.html">MINSD</a><p> Return Minimum Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/MINSD.html">VMINSD</a><p> Return Minimum Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/MINSS.html">VMINSS</a><p> Return Minimum Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/MINSS.html">MINSS</a><p> Return Minimum Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/MONITOR.html">MONITOR</a><p> Set Up Monitor Address</li>
<li><a href="./html/MOV.html">MOV</a><p> Move to/from Debug Registers</li>
<li><a href="./html/MOVAPD.html">MOVAPD</a><p> Move Aligned Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/MOVAPD.html">VMOVAPD</a><p> Move Aligned Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/MOVAPS.html">MOVAPS</a><p> Move Aligned Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MOVAPS.html">VMOVAPS</a><p> Move Aligned Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MOVBE.html">MOVBE</a><p> Move Data After Swapping Bytes</li>
<li><a href="./html/MOVDDUP.html">MOVDDUP</a><p> Replicate Double FP Values</li>
<li><a href="./html/MOVDDUP.html">VMOVDDUP</a><p> Replicate Double FP Values</li>
<li><a href="./html/MOVDQ2Q.html">MOVDQ2Q</a><p> Move Quadword from XMM to MMX Technology Register</li>
<li><a href="./html/MOVDQA,VMOVDQA32_64.html">MOVDQA</a><p> Move Aligned Packed Integer Values</li>
<li><a href="./html/MOVDQA,VMOVDQA32_64.html">VMOVDQA</a><p> Move Aligned Packed Integer Values</li>
<li><a href="./html/MOVDQA,VMOVDQA32_64.html">VMOVDQA64</a><p> Move Aligned Packed Integer Values</li>
<li><a href="./html/MOVDQA,VMOVDQA32_64.html">VMOVDQA32</a><p> Move Aligned Packed Integer Values</li>
<li><a href="./html/MOVDQU,VMOVDQU8_16_32_64.html">VMOVDQU32</a><p> Move Unaligned Packed Integer Values</li>
<li><a href="./html/MOVDQU,VMOVDQU8_16_32_64.html">VMOVDQU8</a><p> Move Unaligned Packed Integer Values</li>
<li><a href="./html/MOVDQU,VMOVDQU8_16_32_64.html">VMOVDQU64</a><p> Move Unaligned Packed Integer Values</li>
<li><a href="./html/MOVDQU,VMOVDQU8_16_32_64.html">MOVDQU</a><p> Move Unaligned Packed Integer Values</li>
<li><a href="./html/MOVDQU,VMOVDQU8_16_32_64.html">VMOVDQU</a><p> Move Unaligned Packed Integer Values</li>
<li><a href="./html/MOVDQU,VMOVDQU8_16_32_64.html">VMOVDQU16</a><p> Move Unaligned Packed Integer Values</li>
<li><a href="./html/MOVD_MOVQ.html">VMOVQ</a><p> Move Doubleword/Move Quadword</li>
<li><a href="./html/MOVD_MOVQ.html">MOVD</a><p> Move Doubleword/Move Quadword</li>
<li><a href="./html/MOVD_MOVQ.html">VMOVD</a><p> Move Doubleword/Move Quadword</li>
<li><a href="./html/MOVD_MOVQ.html">MOVQ</a><p> Move Doubleword/Move Quadword</li>
<li><a href="./html/MOVHLPS.html">VMOVHLPS</a><p> Move Packed Single-Precision Floating-Point Values High to Low</li>
<li><a href="./html/MOVHLPS.html">MOVHLPS</a><p> Move Packed Single-Precision Floating-Point Values High to Low</li>
<li><a href="./html/MOVHPD.html">VMOVHPD</a><p> Move High Packed Double-Precision Floating-Point Value</li>
<li><a href="./html/MOVHPD.html">MOVHPD</a><p> Move High Packed Double-Precision Floating-Point Value</li>
<li><a href="./html/MOVHPS.html">MOVHPS</a><p> Move High Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MOVHPS.html">VMOVHPS</a><p> Move High Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MOVLHPS.html">MOVLHPS</a><p> Move Packed Single-Precision Floating-Point Values Low to High</li>
<li><a href="./html/MOVLHPS.html">VMOVLHPS</a><p> Move Packed Single-Precision Floating-Point Values Low to High</li>
<li><a href="./html/MOVLPD.html">MOVLPD</a><p> Move Low Packed Double-Precision Floating-Point Value</li>
<li><a href="./html/MOVLPD.html">VMOVLPD</a><p> Move Low Packed Double-Precision Floating-Point Value</li>
<li><a href="./html/MOVLPS.html">MOVLPS</a><p> Move Low Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MOVLPS.html">VMOVLPS</a><p> Move Low Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MOVMSKPD.html">VMOVMSKPD</a><p> Extract Packed Double-Precision Floating-Point Sign Mask</li>
<li><a href="./html/MOVMSKPD.html">MOVMSKPD</a><p> Extract Packed Double-Precision Floating-Point Sign Mask</li>
<li><a href="./html/MOVMSKPS.html">VMOVMSKPS</a><p> Extract Packed Single-Precision Floating-Point Sign Mask</li>
<li><a href="./html/MOVMSKPS.html">MOVMSKPS</a><p> Extract Packed Single-Precision Floating-Point Sign Mask</li>
<li><a href="./html/MOVNTDQ.html">VMOVNTDQ</a><p> Store Packed Integers Using Non-Temporal Hint</li>
<li><a href="./html/MOVNTDQ.html">MOVNTDQ</a><p> Store Packed Integers Using Non-Temporal Hint</li>
<li><a href="./html/MOVNTDQA.html">MOVNTDQA</a><p> Load Double Quadword Non-Temporal Aligned Hint</li>
<li><a href="./html/MOVNTDQA.html">VMOVNTDQA</a><p> Load Double Quadword Non-Temporal Aligned Hint</li>
<li><a href="./html/MOVNTI.html">MOVNTI</a><p> Store Doubleword Using Non-Temporal Hint</li>
<li><a href="./html/MOVNTPD.html">MOVNTPD</a><p> Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint</li>
<li><a href="./html/MOVNTPD.html">VMOVNTPD</a><p> Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint</li>
<li><a href="./html/MOVNTPS.html">MOVNTPS</a><p> Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint</li>
<li><a href="./html/MOVNTPS.html">VMOVNTPS</a><p> Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint</li>
<li><a href="./html/MOVNTQ.html">MOVNTQ</a><p> Store of Quadword Using Non-Temporal Hint</li>
<li><a href="./html/MOVQ.html">VMOVQ</a><p> Move Quadword</li>
<li><a href="./html/MOVQ.html">MOVQ</a><p> Move Quadword</li>
<li><a href="./html/MOVQ2DQ.html">MOVQ2DQ</a><p> Move Quadword from MMX Technology to XMM Register</li>
<li><a href="./html/MOVSD.html">MOVSD</a><p> Move or Merge Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/MOVSD.html">VMOVSD</a><p> Move or Merge Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/MOVSHDUP.html">VMOVSHDUP</a><p> Replicate Single FP Values</li>
<li><a href="./html/MOVSHDUP.html">MOVSHDUP</a><p> Replicate Single FP Values</li>
<li><a href="./html/MOVSLDUP.html">VMOVSLDUP</a><p> Replicate Single FP Values</li>
<li><a href="./html/MOVSLDUP.html">MOVSLDUP</a><p> Replicate Single FP Values</li>
<li><a href="./html/MOVSS.html">MOVSS</a><p> Move or Merge Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/MOVSS.html">VMOVSS</a><p> Move or Merge Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/MOVSX_MOVSXD.html">MOVSX</a><p> Move with Sign-Extension</li>
<li><a href="./html/MOVSX_MOVSXD.html">MOVSXD</a><p> Move with Sign-Extension</li>
<li><a href="./html/MOVS_MOVSB_MOVSW_MOVSD_MOVSQ.html">MOVSQ</a><p> Move Data from String to String</li>
<li><a href="./html/MOVS_MOVSB_MOVSW_MOVSD_MOVSQ.html">MOVSB</a><p> Move Data from String to String</li>
<li><a href="./html/MOVS_MOVSB_MOVSW_MOVSD_MOVSQ.html">MOVSD</a><p> Move Data from String to String</li>
<li><a href="./html/MOVS_MOVSB_MOVSW_MOVSD_MOVSQ.html">MOVSW</a><p> Move Data from String to String</li>
<li><a href="./html/MOVS_MOVSB_MOVSW_MOVSD_MOVSQ.html">MOVS</a><p> Move Data from String to String</li>
<li><a href="./html/MOVUPD.html">MOVUPD</a><p> Move Unaligned Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/MOVUPD.html">VMOVUPD</a><p> Move Unaligned Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/MOVUPS.html">MOVUPS</a><p> Move Unaligned Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MOVUPS.html">VMOVUPS</a><p> Move Unaligned Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MOVZX.html">MOVZX</a><p> Move with Zero-Extend</li>
<li><a href="./html/MPSADBW.html">VMPSADBW</a><p> Compute Multiple Packed Sums of Absolute Difference</li>
<li><a href="./html/MPSADBW.html">MPSADBW</a><p> Compute Multiple Packed Sums of Absolute Difference</li>
<li><a href="./html/MUL.html">MUL</a><p> Unsigned Multiply</li>
<li><a href="./html/MULPD.html">VMULPD</a><p> Multiply Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/MULPD.html">MULPD</a><p> Multiply Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/MULPS.html">MULPS</a><p> Multiply Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MULPS.html">VMULPS</a><p> Multiply Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/MULSD.html">MULSD</a><p> Multiply Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/MULSD.html">VMULSD</a><p> Multiply Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/MULSS.html">MULSS</a><p> Multiply Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/MULSS.html">VMULSS</a><p> Multiply Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/MULX.html">MULX</a><p> Unsigned Multiply Without Affecting Flags</li>
<li><a href="./html/MWAIT.html">MWAIT</a><p> Monitor Wait</li>
<li><a href="./html/NEG.html">NEG</a><p> Two's Complement Negation</li>
<li><a href="./html/NOP.html">NOP</a><p> No Operation</li>
<li><a href="./html/NOT.html">NOT</a><p> One's Complement Negation</li>
<li><a href="./html/OR.html">OR</a><p> Logical Inclusive OR</li>
<li><a href="./html/ORPD.html">ORPD</a><p> Bitwise Logical OR of Packed Double Precision Floating-Point Values</li>
<li><a href="./html/ORPD.html">VORPD</a><p> Bitwise Logical OR of Packed Double Precision Floating-Point Values</li>
<li><a href="./html/ORPS.html">ORPS</a><p> Bitwise Logical OR of Packed Single Precision Floating-Point Values</li>
<li><a href="./html/ORPS.html">VORPS</a><p> Bitwise Logical OR of Packed Single Precision Floating-Point Values</li>
<li><a href="./html/OUT.html">OUT</a><p> Output to Port</li>
<li><a href="./html/OUTS_OUTSB_OUTSW_OUTSD.html">OUTS</a><p> Output String to Port</li>
<li><a href="./html/OUTS_OUTSB_OUTSW_OUTSD.html">OUTSW</a><p> Output String to Port</li>
<li><a href="./html/OUTS_OUTSB_OUTSW_OUTSD.html">OUTSB</a><p> Output String to Port</li>
<li><a href="./html/OUTS_OUTSB_OUTSW_OUTSD.html">OUTSD</a><p> Output String to Port</li>
<li><a href="./html/PABSB_PABSW_PABSD_PABSQ.html">PABSW</a><p> Packed Absolute Value</li>
<li><a href="./html/PABSB_PABSW_PABSD_PABSQ.html">PABSB</a><p> Packed Absolute Value</li>
<li><a href="./html/PABSB_PABSW_PABSD_PABSQ.html">PABSD</a><p> Packed Absolute Value</li>
<li><a href="./html/PABSB_PABSW_PABSD_PABSQ.html">VPABSW</a><p> Packed Absolute Value</li>
<li><a href="./html/PABSB_PABSW_PABSD_PABSQ.html">PABSQ</a><p> Packed Absolute Value</li>
<li><a href="./html/PABSB_PABSW_PABSD_PABSQ.html">VPABSD</a><p> Packed Absolute Value</li>
<li><a href="./html/PABSB_PABSW_PABSD_PABSQ.html">VPABSB</a><p> Packed Absolute Value</li>
<li><a href="./html/PABSB_PABSW_PABSD_PABSQ.html">VPABSQ</a><p> Packed Absolute Value</li>
<li><a href="./html/PACKSSWB_PACKSSDW.html">PACKSSDW</a><p> Pack with Signed Saturation</li>
<li><a href="./html/PACKSSWB_PACKSSDW.html">VPACKSSWB</a><p> Pack with Signed Saturation</li>
<li><a href="./html/PACKSSWB_PACKSSDW.html">PACKSSWB</a><p> Pack with Signed Saturation</li>
<li><a href="./html/PACKSSWB_PACKSSDW.html">VPACKSSDW</a><p> Pack with Signed Saturation</li>
<li><a href="./html/PACKUSDW.html">PACKUSDW</a><p> Pack with Unsigned Saturation</li>
<li><a href="./html/PACKUSDW.html">VPACKUSDW</a><p> Pack with Unsigned Saturation</li>
<li><a href="./html/PACKUSWB.html">PACKUSWB</a><p> Pack with Unsigned Saturation</li>
<li><a href="./html/PACKUSWB.html">VPACKUSWB</a><p> Pack with Unsigned Saturation</li>
<li><a href="./html/PADDB_PADDW_PADDD_PADDQ.html">PADDW</a><p> Add Packed Integers</li>
<li><a href="./html/PADDB_PADDW_PADDD_PADDQ.html">PADDB</a><p> Add Packed Integers</li>
<li><a href="./html/PADDB_PADDW_PADDD_PADDQ.html">PADDQ</a><p> Add Packed Integers</li>
<li><a href="./html/PADDB_PADDW_PADDD_PADDQ.html">PADDD</a><p> Add Packed Integers</li>
<li><a href="./html/PADDB_PADDW_PADDD_PADDQ.html">VPADDW</a><p> Add Packed Integers</li>
<li><a href="./html/PADDB_PADDW_PADDD_PADDQ.html">VPADDD</a><p> Add Packed Integers</li>
<li><a href="./html/PADDB_PADDW_PADDD_PADDQ.html">VPADDQ</a><p> Add Packed Integers</li>
<li><a href="./html/PADDB_PADDW_PADDD_PADDQ.html">VPADDB</a><p> Add Packed Integers</li>
<li><a href="./html/PADDSB_PADDSW.html">PADDSW</a><p> Add Packed Signed Integers with Signed Saturation</li>
<li><a href="./html/PADDSB_PADDSW.html">VPADDSW</a><p> Add Packed Signed Integers with Signed Saturation</li>
<li><a href="./html/PADDSB_PADDSW.html">PADDSB</a><p> Add Packed Signed Integers with Signed Saturation</li>
<li><a href="./html/PADDSB_PADDSW.html">VPADDSB</a><p> Add Packed Signed Integers with Signed Saturation</li>
<li><a href="./html/PADDUSB_PADDUSW.html">PADDUSW</a><p> Add Packed Unsigned Integers with Unsigned Saturation</li>
<li><a href="./html/PADDUSB_PADDUSW.html">VPADDUSW</a><p> Add Packed Unsigned Integers with Unsigned Saturation</li>
<li><a href="./html/PADDUSB_PADDUSW.html">PADDUSB</a><p> Add Packed Unsigned Integers with Unsigned Saturation</li>
<li><a href="./html/PADDUSB_PADDUSW.html">VPADDUSB</a><p> Add Packed Unsigned Integers with Unsigned Saturation</li>
<li><a href="./html/PALIGNR.html">PALIGNR</a><p> Packed Align Right</li>
<li><a href="./html/PALIGNR.html">VPALIGNR</a><p> Packed Align Right</li>
<li><a href="./html/PAND.html">VPANDD</a><p> Logical AND</li>
<li><a href="./html/PAND.html">PAND</a><p> Logical AND</li>
<li><a href="./html/PAND.html">VPANDQ</a><p> Logical AND</li>
<li><a href="./html/PAND.html">VPAND</a><p> Logical AND</li>
<li><a href="./html/PANDN.html">PANDN</a><p> Logical AND NOT</li>
<li><a href="./html/PANDN.html">VPANDNQ</a><p> Logical AND NOT</li>
<li><a href="./html/PANDN.html">VPANDN</a><p> Logical AND NOT</li>
<li><a href="./html/PANDN.html">VPANDND</a><p> Logical AND NOT</li>
<li><a href="./html/PAUSE.html">PAUSE</a><p> Spin Loop Hint</li>
<li><a href="./html/PAVGB_PAVGW.html">PAVGW</a><p> Average Packed Integers</li>
<li><a href="./html/PAVGB_PAVGW.html">PAVGB</a><p> Average Packed Integers</li>
<li><a href="./html/PAVGB_PAVGW.html">VPAVGW</a><p> Average Packed Integers</li>
<li><a href="./html/PAVGB_PAVGW.html">VPAVGB</a><p> Average Packed Integers</li>
<li><a href="./html/PBLENDVB.html">VPBLENDVB</a><p> Variable Blend Packed Bytes</li>
<li><a href="./html/PBLENDVB.html">PBLENDVB</a><p> Variable Blend Packed Bytes</li>
<li><a href="./html/PBLENDW.html">VPBLENDW</a><p> Blend Packed Words</li>
<li><a href="./html/PBLENDW.html">PBLENDW</a><p> Blend Packed Words</li>
<li><a href="./html/PCLMULQDQ.html">VPCLMULQDQ</a><p> PCLMULQDQ - Carry-Less Multiplication Quadword </li>
<li><a href="./html/PCLMULQDQ.html">PCLMULQDQ</a><p> PCLMULQDQ - Carry-Less Multiplication Quadword </li>
<li><a href="./html/PCMPEQB_PCMPEQW_PCMPEQD.html">VPCMPEQW</a><p> Compare Packed Data for Equal</li>
<li><a href="./html/PCMPEQB_PCMPEQW_PCMPEQD.html">VPCMPEQD</a><p> Compare Packed Data for Equal</li>
<li><a href="./html/PCMPEQB_PCMPEQW_PCMPEQD.html">VPCMPEQB</a><p> Compare Packed Data for Equal</li>
<li><a href="./html/PCMPEQB_PCMPEQW_PCMPEQD.html">PCMPEQB</a><p> Compare Packed Data for Equal</li>
<li><a href="./html/PCMPEQB_PCMPEQW_PCMPEQD.html">PCMPEQD</a><p> Compare Packed Data for Equal</li>
<li><a href="./html/PCMPEQB_PCMPEQW_PCMPEQD.html">PCMPEQW</a><p> Compare Packed Data for Equal</li>
<li><a href="./html/PCMPEQQ.html">PCMPEQQ</a><p> Compare Packed Qword Data for Equal</li>
<li><a href="./html/PCMPEQQ.html">VPCMPEQQ</a><p> Compare Packed Qword Data for Equal</li>
<li><a href="./html/PCMPESTRI.html">VPCMPESTRI</a><p> Packed Compare Explicit Length Strings, Return Index</li>
<li><a href="./html/PCMPESTRI.html">PCMPESTRI</a><p> Packed Compare Explicit Length Strings, Return Index</li>
<li><a href="./html/PCMPESTRM.html">VPCMPESTRM</a><p> Packed Compare Explicit Length Strings, Return Mask</li>
<li><a href="./html/PCMPESTRM.html">PCMPESTRM</a><p> Packed Compare Explicit Length Strings, Return Mask</li>
<li><a href="./html/PCMPGTB_PCMPGTW_PCMPGTD.html">VPCMPGTW</a><p> Compare Packed Signed Integers for Greater Than</li>
<li><a href="./html/PCMPGTB_PCMPGTW_PCMPGTD.html">VPCMPGTD</a><p> Compare Packed Signed Integers for Greater Than</li>
<li><a href="./html/PCMPGTB_PCMPGTW_PCMPGTD.html">PCMPGTB</a><p> Compare Packed Signed Integers for Greater Than</li>
<li><a href="./html/PCMPGTB_PCMPGTW_PCMPGTD.html">VPCMPGTB</a><p> Compare Packed Signed Integers for Greater Than</li>
<li><a href="./html/PCMPGTB_PCMPGTW_PCMPGTD.html">PCMPGTD</a><p> Compare Packed Signed Integers for Greater Than</li>
<li><a href="./html/PCMPGTB_PCMPGTW_PCMPGTD.html">PCMPGTW</a><p> Compare Packed Signed Integers for Greater Than</li>
<li><a href="./html/PCMPGTQ.html">VPCMPGTQ</a><p> Compare Packed Data for Greater Than</li>
<li><a href="./html/PCMPGTQ.html">PCMPGTQ</a><p> Compare Packed Data for Greater Than</li>
<li><a href="./html/PCMPISTRI.html">VPCMPISTRI</a><p> Packed Compare Implicit Length Strings, Return Index</li>
<li><a href="./html/PCMPISTRI.html">PCMPISTRI</a><p> Packed Compare Implicit Length Strings, Return Index</li>
<li><a href="./html/PCMPISTRM.html">VPCMPISTRM</a><p> Packed Compare Implicit Length Strings, Return Mask</li>
<li><a href="./html/PCMPISTRM.html">PCMPISTRM</a><p> Packed Compare Implicit Length Strings, Return Mask</li>
<li><a href="./html/PDEP.html">PDEP</a><p> Parallel Bits Deposit</li>
<li><a href="./html/PEXT.html">PEXT</a><p> Parallel Bits Extract</li>
<li><a href="./html/PEXTRB_PEXTRD_PEXTRQ.html">VPEXTRB</a><p> Extract Byte/Dword/Qword</li>
<li><a href="./html/PEXTRB_PEXTRD_PEXTRQ.html">VPEXTRQ</a><p> Extract Byte/Dword/Qword</li>
<li><a href="./html/PEXTRB_PEXTRD_PEXTRQ.html">PEXTRB</a><p> Extract Byte/Dword/Qword</li>
<li><a href="./html/PEXTRB_PEXTRD_PEXTRQ.html">VPEXTRD</a><p> Extract Byte/Dword/Qword</li>
<li><a href="./html/PEXTRB_PEXTRD_PEXTRQ.html">PEXTRQ</a><p> Extract Byte/Dword/Qword</li>
<li><a href="./html/PEXTRB_PEXTRD_PEXTRQ.html">PEXTRD</a><p> Extract Byte/Dword/Qword</li>
<li><a href="./html/PEXTRW.html">VPEXTRW</a><p> Extract Word</li>
<li><a href="./html/PEXTRW.html">PEXTRW</a><p> Extract Word</li>
<li><a href="./html/PHADDSW.html">PHADDSW</a><p> Packed Horizontal Add and Saturate</li>
<li><a href="./html/PHADDSW.html">VPHADDSW</a><p> Packed Horizontal Add and Saturate</li>
<li><a href="./html/PHADDW_PHADDD.html">VPHADDD</a><p> Packed Horizontal Add</li>
<li><a href="./html/PHADDW_PHADDD.html">PHADDD</a><p> Packed Horizontal Add</li>
<li><a href="./html/PHADDW_PHADDD.html">VPHADDW</a><p> Packed Horizontal Add</li>
<li><a href="./html/PHADDW_PHADDD.html">PHADDW</a><p> Packed Horizontal Add</li>
<li><a href="./html/PHMINPOSUW.html">PHMINPOSUW</a><p> Packed Horizontal Word Minimum</li>
<li><a href="./html/PHMINPOSUW.html">VPHMINPOSUW</a><p> Packed Horizontal Word Minimum</li>
<li><a href="./html/PHSUBSW.html">PHSUBSW</a><p> Packed Horizontal Subtract and Saturate</li>
<li><a href="./html/PHSUBSW.html">VPHSUBSW</a><p> Packed Horizontal Subtract and Saturate</li>
<li><a href="./html/PHSUBW_PHSUBD.html">VPHSUBD</a><p> Packed Horizontal Subtract</li>
<li><a href="./html/PHSUBW_PHSUBD.html">VPHSUBW</a><p> Packed Horizontal Subtract</li>
<li><a href="./html/PHSUBW_PHSUBD.html">PHSUBD</a><p> Packed Horizontal Subtract</li>
<li><a href="./html/PHSUBW_PHSUBD.html">PHSUBW</a><p> Packed Horizontal Subtract</li>
<li><a href="./html/PINSRB_PINSRD_PINSRQ.html">PINSRQ</a><p> Insert Byte/Dword/Qword</li>
<li><a href="./html/PINSRB_PINSRD_PINSRQ.html">VPINSRB</a><p> Insert Byte/Dword/Qword</li>
<li><a href="./html/PINSRB_PINSRD_PINSRQ.html">PINSRB</a><p> Insert Byte/Dword/Qword</li>
<li><a href="./html/PINSRB_PINSRD_PINSRQ.html">VPINSRD</a><p> Insert Byte/Dword/Qword</li>
<li><a href="./html/PINSRB_PINSRD_PINSRQ.html">VPINSRQ</a><p> Insert Byte/Dword/Qword</li>
<li><a href="./html/PINSRB_PINSRD_PINSRQ.html">PINSRD</a><p> Insert Byte/Dword/Qword</li>
<li><a href="./html/PINSRW.html">VPINSRW</a><p> Insert Word</li>
<li><a href="./html/PINSRW.html">PINSRW</a><p> Insert Word</li>
<li><a href="./html/PMADDUBSW.html">VPMADDUBSW</a><p> Multiply and Add Packed Signed and Unsigned Bytes</li>
<li><a href="./html/PMADDUBSW.html">PMADDUBSW</a><p> Multiply and Add Packed Signed and Unsigned Bytes</li>
<li><a href="./html/PMADDWD.html">PMADDWD</a><p> Multiply and Add Packed Integers</li>
<li><a href="./html/PMADDWD.html">VPMADDWD</a><p> Multiply and Add Packed Integers</li>
<li><a href="./html/PMAXSB_PMAXSW_PMAXSD_PMAXSQ.html">PMAXSW</a><p> Maximum of Packed Signed Integers</li>
<li><a href="./html/PMAXSB_PMAXSW_PMAXSD_PMAXSQ.html">VPMAXSW</a><p> Maximum of Packed Signed Integers</li>
<li><a href="./html/PMAXSB_PMAXSW_PMAXSD_PMAXSQ.html">PMAXSD</a><p> Maximum of Packed Signed Integers</li>
<li><a href="./html/PMAXSB_PMAXSW_PMAXSD_PMAXSQ.html">PMAXSB</a><p> Maximum of Packed Signed Integers</li>
<li><a href="./html/PMAXSB_PMAXSW_PMAXSD_PMAXSQ.html">VPMAXSD</a><p> Maximum of Packed Signed Integers</li>
<li><a href="./html/PMAXSB_PMAXSW_PMAXSD_PMAXSQ.html">PMAXSQ</a><p> Maximum of Packed Signed Integers</li>
<li><a href="./html/PMAXSB_PMAXSW_PMAXSD_PMAXSQ.html">VPMAXSB</a><p> Maximum of Packed Signed Integers</li>
<li><a href="./html/PMAXSB_PMAXSW_PMAXSD_PMAXSQ.html">VPMAXSQ</a><p> Maximum of Packed Signed Integers</li>
<li><a href="./html/PMAXUB_PMAXUW.html">VPMAXUB</a><p> Maximum of Packed Unsigned Integers</li>
<li><a href="./html/PMAXUB_PMAXUW.html">PMAXUW</a><p> Maximum of Packed Unsigned Integers</li>
<li><a href="./html/PMAXUB_PMAXUW.html">VPMAXUW</a><p> Maximum of Packed Unsigned Integers</li>
<li><a href="./html/PMAXUB_PMAXUW.html">PMAXUB</a><p> Maximum of Packed Unsigned Integers</li>
<li><a href="./html/PMAXUD_PMAXUQ.html">VPMAXUQ</a><p> Maximum of Packed Unsigned Integers</li>
<li><a href="./html/PMAXUD_PMAXUQ.html">PMAXUD</a><p> Maximum of Packed Unsigned Integers</li>
<li><a href="./html/PMAXUD_PMAXUQ.html">VPMAXUD</a><p> Maximum of Packed Unsigned Integers</li>
<li><a href="./html/PMAXUD_PMAXUQ.html">PMAXUQ</a><p> Maximum of Packed Unsigned Integers</li>
<li><a href="./html/PMINSB_PMINSW.html">PMINSB</a><p> Minimum of Packed Signed Integers</li>
<li><a href="./html/PMINSB_PMINSW.html">PMINSW</a><p> Minimum of Packed Signed Integers</li>
<li><a href="./html/PMINSB_PMINSW.html">VPMINSW</a><p> Minimum of Packed Signed Integers</li>
<li><a href="./html/PMINSB_PMINSW.html">VPMINSB</a><p> Minimum of Packed Signed Integers</li>
<li><a href="./html/PMINSD_PMINSQ.html">PMINSD</a><p> Minimum of Packed Signed Integers</li>
<li><a href="./html/PMINSD_PMINSQ.html">VPMINSD</a><p> Minimum of Packed Signed Integers</li>
<li><a href="./html/PMINSD_PMINSQ.html">PMINSQ</a><p> Minimum of Packed Signed Integers</li>
<li><a href="./html/PMINSD_PMINSQ.html">VPMINSQ</a><p> Minimum of Packed Signed Integers</li>
<li><a href="./html/PMINUB_PMINUW.html">VPMINUW</a><p> Minimum of Packed Unsigned Integers</li>
<li><a href="./html/PMINUB_PMINUW.html">PMINUW</a><p> Minimum of Packed Unsigned Integers</li>
<li><a href="./html/PMINUB_PMINUW.html">PMINUB</a><p> Minimum of Packed Unsigned Integers</li>
<li><a href="./html/PMINUB_PMINUW.html">VPMINUB</a><p> Minimum of Packed Unsigned Integers</li>
<li><a href="./html/PMINUD_PMINUQ.html">PMINUD</a><p> Minimum of Packed Unsigned Integers</li>
<li><a href="./html/PMINUD_PMINUQ.html">VPMINUD</a><p> Minimum of Packed Unsigned Integers</li>
<li><a href="./html/PMINUD_PMINUQ.html">PMINUQ</a><p> Minimum of Packed Unsigned Integers</li>
<li><a href="./html/PMINUD_PMINUQ.html">VPMINUQ</a><p> Minimum of Packed Unsigned Integers</li>
<li><a href="./html/PMOVMSKB.html">PMOVMSKB</a><p> Move Byte Mask</li>
<li><a href="./html/PMOVMSKB.html">VPMOVMSKB</a><p> Move Byte Mask</li>
<li><a href="./html/PMOVSX.html">VPMOVSXWD</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">VPMOVSXDQ</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">PMOVSXBW</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">VPMOVSXBQ</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">PMOVSXBD</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">VPMOVSXWQ</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">PMOVSXBQ</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">VPMOVSXBW</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">PMOVSXWD</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">PMOVSXDQ</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">PMOVSXWQ</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVSX.html">VPMOVSXBD</a><p> Packed Move with Sign Extend</li>
<li><a href="./html/PMOVZX.html">VPMOVZXWQ</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">PMOVZXBQ</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">PMOVZXBW</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">VPMOVZXWD</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">VPMOVZXDQ</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">PMOVZXBD</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">VPMOVZXBQ</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">VPMOVZXBD</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">PMOVZXWD</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">PMOVZXDQ</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">VPMOVZXBW</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMOVZX.html">PMOVZXWQ</a><p> Packed Move with Zero Extend</li>
<li><a href="./html/PMULDQ.html">VPMULDQ</a><p> Multiply Packed Doubleword Integers</li>
<li><a href="./html/PMULDQ.html">PMULDQ</a><p> Multiply Packed Doubleword Integers</li>
<li><a href="./html/PMULHRSW.html">VPMULHRSW</a><p> Packed Multiply High with Round and Scale</li>
<li><a href="./html/PMULHRSW.html">PMULHRSW</a><p> Packed Multiply High with Round and Scale</li>
<li><a href="./html/PMULHUW.html">VPMULHUW</a><p> Multiply Packed Unsigned Integers and Store High Result</li>
<li><a href="./html/PMULHUW.html">PMULHUW</a><p> Multiply Packed Unsigned Integers and Store High Result</li>
<li><a href="./html/PMULHW.html">VPMULHW</a><p> Multiply Packed Signed Integers and Store High Result</li>
<li><a href="./html/PMULHW.html">PMULHW</a><p> Multiply Packed Signed Integers and Store High Result</li>
<li><a href="./html/PMULLD_PMULLQ.html">PMULLQ</a><p> Multiply Packed Integers and Store Low Result</li>
<li><a href="./html/PMULLD_PMULLQ.html">VPMULLD</a><p> Multiply Packed Integers and Store Low Result</li>
<li><a href="./html/PMULLD_PMULLQ.html">PMULLD</a><p> Multiply Packed Integers and Store Low Result</li>
<li><a href="./html/PMULLD_PMULLQ.html">VPMULLQ</a><p> Multiply Packed Integers and Store Low Result</li>
<li><a href="./html/PMULLW.html">VPMULLW</a><p> Multiply Packed Signed Integers and Store Low Result</li>
<li><a href="./html/PMULLW.html">PMULLW</a><p> Multiply Packed Signed Integers and Store Low Result</li>
<li><a href="./html/PMULUDQ.html">VPMULUDQ</a><p> Multiply Packed Unsigned Doubleword Integers</li>
<li><a href="./html/PMULUDQ.html">PMULUDQ</a><p> Multiply Packed Unsigned Doubleword Integers</li>
<li><a href="./html/POP.html">POP</a><p> Pop a Value from the Stack</li>
<li><a href="./html/POPA_POPAD.html">POPA</a><p> Pop All General-Purpose Registers</li>
<li><a href="./html/POPA_POPAD.html">POPAD</a><p> Pop All General-Purpose Registers</li>
<li><a href="./html/POPCNT.html">POPCNT</a><p> Return the Count of Number of Bits Set to 1</li>
<li><a href="./html/POPF_POPFD_POPFQ.html">POPF</a><p> Pop Stack into EFLAGS Register</li>
<li><a href="./html/POPF_POPFD_POPFQ.html">POPFQ</a><p> Pop Stack into EFLAGS Register</li>
<li><a href="./html/POPF_POPFD_POPFQ.html">POPFD</a><p> Pop Stack into EFLAGS Register</li>
<li><a href="./html/POR.html">POR</a><p> Bitwise Logical OR</li>
<li><a href="./html/POR.html">VPORQ</a><p> Bitwise Logical OR</li>
<li><a href="./html/POR.html">VPOR</a><p> Bitwise Logical OR</li>
<li><a href="./html/POR.html">VPORD</a><p> Bitwise Logical OR</li>
<li><a href="./html/PREFETCHh.html">PREFETCHT0</a><p> Prefetch Data Into Caches</li>
<li><a href="./html/PREFETCHh.html">PREFETCHT2</a><p> Prefetch Data Into Caches</li>
<li><a href="./html/PREFETCHh.html">PREFETCHT1</a><p> Prefetch Data Into Caches</li>
<li><a href="./html/PREFETCHh.html">PREFETCHNTA</a><p> Prefetch Data Into Caches</li>
<li><a href="./html/PREFETCHW.html">PREFETCHW</a><p> Prefetch Data into Caches in Anticipation of a Write</li>
<li><a href="./html/PREFETCHWT1.html">PREFETCHWT1</a><p> Prefetch Vector Data Into Caches with Intent to Write and T1 Hint</li>
<li><a href="./html/PROLD_PROLVD_PROLQ_PROLVQ.html">PROLVD</a><p> Bit Rotate Left</li>
<li><a href="./html/PROLD_PROLVD_PROLQ_PROLVQ.html">VPROLD</a><p> Bit Rotate Left</li>
<li><a href="./html/PROLD_PROLVD_PROLQ_PROLVQ.html">VPROLQ</a><p> Bit Rotate Left</li>
<li><a href="./html/PROLD_PROLVD_PROLQ_PROLVQ.html">VPROLVQ</a><p> Bit Rotate Left</li>
<li><a href="./html/PROLD_PROLVD_PROLQ_PROLVQ.html">PROLVQ</a><p> Bit Rotate Left</li>
<li><a href="./html/PROLD_PROLVD_PROLQ_PROLVQ.html">VPROLVD</a><p> Bit Rotate Left</li>
<li><a href="./html/PROLD_PROLVD_PROLQ_PROLVQ.html">PROLD</a><p> Bit Rotate Left</li>
<li><a href="./html/PROLD_PROLVD_PROLQ_PROLVQ.html">PROLQ</a><p> Bit Rotate Left</li>
<li><a href="./html/PRORD_PRORVD_PRORQ_PRORVQ.html">PRORQ</a><p> Bit Rotate  Right</li>
<li><a href="./html/PRORD_PRORVD_PRORQ_PRORVQ.html">PRORD</a><p> Bit Rotate  Right</li>
<li><a href="./html/PRORD_PRORVD_PRORQ_PRORVQ.html">VPRORVQ</a><p> Bit Rotate  Right</li>
<li><a href="./html/PRORD_PRORVD_PRORQ_PRORVQ.html">VPRORD</a><p> Bit Rotate  Right</li>
<li><a href="./html/PRORD_PRORVD_PRORQ_PRORVQ.html">VPRORQ</a><p> Bit Rotate  Right</li>
<li><a href="./html/PRORD_PRORVD_PRORQ_PRORVQ.html">PRORVQ</a><p> Bit Rotate  Right</li>
<li><a href="./html/PRORD_PRORVD_PRORQ_PRORVQ.html">VPRORVD</a><p> Bit Rotate  Right</li>
<li><a href="./html/PRORD_PRORVD_PRORQ_PRORVQ.html">PRORVD</a><p> Bit Rotate  Right</li>
<li><a href="./html/PSADBW.html">PSADBW</a><p> Compute Sum of Absolute Differences</li>
<li><a href="./html/PSADBW.html">VPSADBW</a><p> Compute Sum of Absolute Differences</li>
<li><a href="./html/PSHUFB.html">PSHUFB</a><p> Packed Shuffle Bytes</li>
<li><a href="./html/PSHUFB.html">VPSHUFB</a><p> Packed Shuffle Bytes</li>
<li><a href="./html/PSHUFD.html">PSHUFD</a><p> Shuffle Packed Doublewords</li>
<li><a href="./html/PSHUFD.html">VPSHUFD</a><p> Shuffle Packed Doublewords</li>
<li><a href="./html/PSHUFHW.html">PSHUFHW</a><p> Shuffle Packed High Words</li>
<li><a href="./html/PSHUFHW.html">VPSHUFHW</a><p> Shuffle Packed High Words</li>
<li><a href="./html/PSHUFLW.html">PSHUFLW</a><p> Shuffle Packed Low Words</li>
<li><a href="./html/PSHUFLW.html">VPSHUFLW</a><p> Shuffle Packed Low Words</li>
<li><a href="./html/PSHUFW.html">PSHUFW</a><p> Shuffle Packed Words</li>
<li><a href="./html/PSIGNB_PSIGNW_PSIGND.html">PSIGND</a><p> Packed SIGN</li>
<li><a href="./html/PSIGNB_PSIGNW_PSIGND.html">PSIGNB</a><p> Packed SIGN</li>
<li><a href="./html/PSIGNB_PSIGNW_PSIGND.html">VPSIGND</a><p> Packed SIGN</li>
<li><a href="./html/PSIGNB_PSIGNW_PSIGND.html">VPSIGNB</a><p> Packed SIGN</li>
<li><a href="./html/PSIGNB_PSIGNW_PSIGND.html">PSIGNW</a><p> Packed SIGN</li>
<li><a href="./html/PSIGNB_PSIGNW_PSIGND.html">VPSIGNW</a><p> Packed SIGN</li>
<li><a href="./html/PSLLDQ.html">VPSLLDQ</a><p> Shift Double Quadword Left Logical</li>
<li><a href="./html/PSLLDQ.html">PSLLDQ</a><p> Shift Double Quadword Left Logical</li>
<li><a href="./html/PSLLW_PSLLD_PSLLQ.html">PSLLQ</a><p> Shift Packed Data Left Logical</li>
<li><a href="./html/PSLLW_PSLLD_PSLLQ.html">VPSLLW</a><p> Shift Packed Data Left Logical</li>
<li><a href="./html/PSLLW_PSLLD_PSLLQ.html">VPSLLD</a><p> Shift Packed Data Left Logical</li>
<li><a href="./html/PSLLW_PSLLD_PSLLQ.html">VPSLLQ</a><p> Shift Packed Data Left Logical</li>
<li><a href="./html/PSLLW_PSLLD_PSLLQ.html">PSLLW</a><p> Shift Packed Data Left Logical</li>
<li><a href="./html/PSLLW_PSLLD_PSLLQ.html">PSLLD</a><p> Shift Packed Data Left Logical</li>
<li><a href="./html/PSRAW_PSRAD_PSRAQ.html">VPSRAW</a><p> Shift Packed Data Right Arithmetic</li>
<li><a href="./html/PSRAW_PSRAD_PSRAQ.html">PSRAQ</a><p> Shift Packed Data Right Arithmetic</li>
<li><a href="./html/PSRAW_PSRAD_PSRAQ.html">VPSRAD</a><p> Shift Packed Data Right Arithmetic</li>
<li><a href="./html/PSRAW_PSRAD_PSRAQ.html">VPSRAQ</a><p> Shift Packed Data Right Arithmetic</li>
<li><a href="./html/PSRAW_PSRAD_PSRAQ.html">PSRAW</a><p> Shift Packed Data Right Arithmetic</li>
<li><a href="./html/PSRAW_PSRAD_PSRAQ.html">PSRAD</a><p> Shift Packed Data Right Arithmetic</li>
<li><a href="./html/PSRLDQ.html">PSRLDQ</a><p> Shift Double Quadword Right Logical</li>
<li><a href="./html/PSRLDQ.html">VPSRLDQ</a><p> Shift Double Quadword Right Logical</li>
<li><a href="./html/PSRLW_PSRLD_PSRLQ.html">VPSRLQ</a><p> Shift Packed Data Right Logical</li>
<li><a href="./html/PSRLW_PSRLD_PSRLQ.html">PSRLW</a><p> Shift Packed Data Right Logical</li>
<li><a href="./html/PSRLW_PSRLD_PSRLQ.html">PSRLD</a><p> Shift Packed Data Right Logical</li>
<li><a href="./html/PSRLW_PSRLD_PSRLQ.html">PSRLQ</a><p> Shift Packed Data Right Logical</li>
<li><a href="./html/PSRLW_PSRLD_PSRLQ.html">VPSRLW</a><p> Shift Packed Data Right Logical</li>
<li><a href="./html/PSRLW_PSRLD_PSRLQ.html">VPSRLD</a><p> Shift Packed Data Right Logical</li>
<li><a href="./html/PSUBB_PSUBW_PSUBD.html">VPSUBD</a><p> Subtract Packed Integers</li>
<li><a href="./html/PSUBB_PSUBW_PSUBD.html">VPSUBB</a><p> Subtract Packed Integers</li>
<li><a href="./html/PSUBB_PSUBW_PSUBD.html">PSUBW</a><p> Subtract Packed Integers</li>
<li><a href="./html/PSUBB_PSUBW_PSUBD.html">PSUBD</a><p> Subtract Packed Integers</li>
<li><a href="./html/PSUBB_PSUBW_PSUBD.html">PSUBB</a><p> Subtract Packed Integers</li>
<li><a href="./html/PSUBB_PSUBW_PSUBD.html">VPSUBW</a><p> Subtract Packed Integers</li>
<li><a href="./html/PSUBQ.html">VPSUBQ</a><p> Subtract Packed Quadword Integers</li>
<li><a href="./html/PSUBQ.html">PSUBQ</a><p> Subtract Packed Quadword Integers</li>
<li><a href="./html/PSUBSB_PSUBSW.html">VPSUBSB</a><p> Subtract Packed Signed Integers with Signed Saturation</li>
<li><a href="./html/PSUBSB_PSUBSW.html">PSUBSB</a><p> Subtract Packed Signed Integers with Signed Saturation</li>
<li><a href="./html/PSUBSB_PSUBSW.html">PSUBSW</a><p> Subtract Packed Signed Integers with Signed Saturation</li>
<li><a href="./html/PSUBSB_PSUBSW.html">VPSUBSW</a><p> Subtract Packed Signed Integers with Signed Saturation</li>
<li><a href="./html/PSUBUSB_PSUBUSW.html">PSUBUSB</a><p> Subtract Packed Unsigned Integers with Unsigned Saturation</li>
<li><a href="./html/PSUBUSB_PSUBUSW.html">VPSUBUSW</a><p> Subtract Packed Unsigned Integers with Unsigned Saturation</li>
<li><a href="./html/PSUBUSB_PSUBUSW.html">PSUBUSW</a><p> Subtract Packed Unsigned Integers with Unsigned Saturation</li>
<li><a href="./html/PSUBUSB_PSUBUSW.html">VPSUBUSB</a><p> Subtract Packed Unsigned Integers with Unsigned Saturation</li>
<li><a href="./html/PTEST.html">VPTEST</a><p> PTEST- Logical Compare </li>
<li><a href="./html/PTEST.html">PTEST</a><p> PTEST- Logical Compare </li>
<li><a href="./html/PTWRITE.html">PTWRITE</a><p> PTWRITE - Write Data to a Processor Trace Packet </li>
<li><a href="./html/PUNPCKHBW_PUNPCKHWD_PUNPCKHDQ_PUNPCKHQDQ.html">PUNPCKHQDQ</a><p> Unpack High Data</li>
<li><a href="./html/PUNPCKHBW_PUNPCKHWD_PUNPCKHDQ_PUNPCKHQDQ.html">PUNPCKHWD</a><p> Unpack High Data</li>
<li><a href="./html/PUNPCKHBW_PUNPCKHWD_PUNPCKHDQ_PUNPCKHQDQ.html">PUNPCKHDQ</a><p> Unpack High Data</li>
<li><a href="./html/PUNPCKHBW_PUNPCKHWD_PUNPCKHDQ_PUNPCKHQDQ.html">VPUNPCKHBW</a><p> Unpack High Data</li>
<li><a href="./html/PUNPCKHBW_PUNPCKHWD_PUNPCKHDQ_PUNPCKHQDQ.html">PUNPCKHBW</a><p> Unpack High Data</li>
<li><a href="./html/PUNPCKHBW_PUNPCKHWD_PUNPCKHDQ_PUNPCKHQDQ.html">VPUNPCKHQDQ</a><p> Unpack High Data</li>
<li><a href="./html/PUNPCKHBW_PUNPCKHWD_PUNPCKHDQ_PUNPCKHQDQ.html">VPUNPCKHWD</a><p> Unpack High Data</li>
<li><a href="./html/PUNPCKHBW_PUNPCKHWD_PUNPCKHDQ_PUNPCKHQDQ.html">VPUNPCKHDQ</a><p> Unpack High Data</li>
<li><a href="./html/PUNPCKLBW_PUNPCKLWD_PUNPCKLDQ_PUNPCKLQDQ.html">VPUNPCKLQDQ</a><p> Unpack Low Data</li>
<li><a href="./html/PUNPCKLBW_PUNPCKLWD_PUNPCKLDQ_PUNPCKLQDQ.html">PUNPCKLBW</a><p> Unpack Low Data</li>
<li><a href="./html/PUNPCKLBW_PUNPCKLWD_PUNPCKLDQ_PUNPCKLQDQ.html">PUNPCKLQDQ</a><p> Unpack Low Data</li>
<li><a href="./html/PUNPCKLBW_PUNPCKLWD_PUNPCKLDQ_PUNPCKLQDQ.html">VPUNPCKLBW</a><p> Unpack Low Data</li>
<li><a href="./html/PUNPCKLBW_PUNPCKLWD_PUNPCKLDQ_PUNPCKLQDQ.html">PUNPCKLWD</a><p> Unpack Low Data</li>
<li><a href="./html/PUNPCKLBW_PUNPCKLWD_PUNPCKLDQ_PUNPCKLQDQ.html">PUNPCKLDQ</a><p> Unpack Low Data</li>
<li><a href="./html/PUNPCKLBW_PUNPCKLWD_PUNPCKLDQ_PUNPCKLQDQ.html">VPUNPCKLWD</a><p> Unpack Low Data</li>
<li><a href="./html/PUNPCKLBW_PUNPCKLWD_PUNPCKLDQ_PUNPCKLQDQ.html">VPUNPCKLDQ</a><p> Unpack Low Data</li>
<li><a href="./html/PUSH.html">PUSH</a><p> Push Word, Doubleword or Quadword Onto the Stack</li>
<li><a href="./html/PUSHA_PUSHAD.html">PUSHAD</a><p> Push All General-Purpose Registers</li>
<li><a href="./html/PUSHA_PUSHAD.html">PUSHA</a><p> Push All General-Purpose Registers</li>
<li><a href="./html/PUSHF_PUSHFD.html">PUSHFD</a><p> Push EFLAGS Register onto the Stack</li>
<li><a href="./html/PUSHF_PUSHFD.html">PUSHF</a><p> Push EFLAGS Register onto the Stack</li>
<li><a href="./html/PXOR.html">VPXOR</a><p> Logical Exclusive OR</li>
<li><a href="./html/PXOR.html">VPXORQ</a><p> Logical Exclusive OR</li>
<li><a href="./html/PXOR.html">VPXORD</a><p> Logical Exclusive OR</li>
<li><a href="./html/PXOR.html">PXOR</a><p> Logical Exclusive OR</li>
<li><a href="./html/RCL_RCR_ROL_ROR.html">RCR</a><p> Rotate</li>
<li><a href="./html/RCL_RCR_ROL_ROR.html">ROR</a><p> Rotate</li>
<li><a href="./html/RCL_RCR_ROL_ROR.html">RCL</a><p> Rotate</li>
<li><a href="./html/RCL_RCR_ROL_ROR.html">ROL</a><p> Rotate</li>
<li><a href="./html/RCPPS.html">RCPPS</a><p> Compute Reciprocals of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/RCPPS.html">VRCPPS</a><p> Compute Reciprocals of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/RCPSS.html">VRCPSS</a><p> Compute Reciprocal of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/RCPSS.html">RCPSS</a><p> Compute Reciprocal of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/RDFSBASE_RDGSBASE.html">RDFSBASE</a><p> Read FS/GS Segment Base</li>
<li><a href="./html/RDFSBASE_RDGSBASE.html">RDGSBASE</a><p> Read FS/GS Segment Base</li>
<li><a href="./html/RDMSR.html">RDMSR</a><p> Read from Model Specific Register</li>
<li><a href="./html/RDPID.html">RDPID</a><p> Read Processor ID</li>
<li><a href="./html/RDPKRU.html">RDPKRU</a><p> Read Protection Key Rights for User Pages</li>
<li><a href="./html/RDPMC.html">RDPMC</a><p> Read Performance-Monitoring Counters</li>
<li><a href="./html/RDRAND.html">RDRAND</a><p> Read Random Number</li>
<li><a href="./html/RDSEED.html">RDSEED</a><p> Read Random SEED</li>
<li><a href="./html/RDTSC.html">RDTSC</a><p> Read Time-Stamp Counter</li>
<li><a href="./html/RDTSCP.html">RDTSCP</a><p> Read Time-Stamp Counter and Processor ID</li>
<li><a href="./html/REP_REPE_REPZ_REPNE_REPNZ.html">REP OUTS</a><p> Repeat String Operation Prefix</li>
<li><a href="./html/REP_REPE_REPZ_REPNE_REPNZ.html">REP STOS</a><p> Repeat String Operation Prefix</li>
<li><a href="./html/REP_REPE_REPZ_REPNE_REPNZ.html">REPNE CMPS</a><p> Repeat String Operation Prefix</li>
<li><a href="./html/REP_REPE_REPZ_REPNE_REPNZ.html">REPE CMPS</a><p> Repeat String Operation Prefix</li>
<li><a href="./html/REP_REPE_REPZ_REPNE_REPNZ.html">REPNE SCAS</a><p> Repeat String Operation Prefix</li>
<li><a href="./html/REP_REPE_REPZ_REPNE_REPNZ.html">REP MOVS</a><p> Repeat String Operation Prefix</li>
<li><a href="./html/REP_REPE_REPZ_REPNE_REPNZ.html">REP LODS</a><p> Repeat String Operation Prefix</li>
<li><a href="./html/REP_REPE_REPZ_REPNE_REPNZ.html">REPE SCAS</a><p> Repeat String Operation Prefix</li>
<li><a href="./html/REP_REPE_REPZ_REPNE_REPNZ.html">REP INS</a><p> Repeat String Operation Prefix</li>
<li><a href="./html/RET.html">RET</a><p> Return from Procedure</li>
<li><a href="./html/RORX.html">RORX</a><p> Rotate Right Logical Without Affecting Flags</li>
<li><a href="./html/ROUNDPD.html">ROUNDPD</a><p> Round Packed Double Precision Floating-Point Values</li>
<li><a href="./html/ROUNDPD.html">VROUNDPD</a><p> Round Packed Double Precision Floating-Point Values</li>
<li><a href="./html/ROUNDPS.html">ROUNDPS</a><p> Round Packed Single Precision Floating-Point Values</li>
<li><a href="./html/ROUNDPS.html">VROUNDPS</a><p> Round Packed Single Precision Floating-Point Values</li>
<li><a href="./html/ROUNDSD.html">VROUNDSD</a><p> Round Scalar Double Precision Floating-Point Values</li>
<li><a href="./html/ROUNDSD.html">ROUNDSD</a><p> Round Scalar Double Precision Floating-Point Values</li>
<li><a href="./html/ROUNDSS.html">VROUNDSS</a><p> Round Scalar Single Precision Floating-Point Values</li>
<li><a href="./html/ROUNDSS.html">ROUNDSS</a><p> Round Scalar Single Precision Floating-Point Values</li>
<li><a href="./html/RSM.html">RSM</a><p> Resume from System Management Mode</li>
<li><a href="./html/RSQRTPS.html">RSQRTPS</a><p> Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/RSQRTPS.html">VRSQRTPS</a><p> Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/RSQRTSS.html">VRSQRTSS</a><p> Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/RSQRTSS.html">RSQRTSS</a><p> Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/SAHF.html">SAHF</a><p> Store AH into Flags</li>
<li><a href="./html/SAL_SAR_SHL_SHR.html">SAR</a><p> Shift</li>
<li><a href="./html/SAL_SAR_SHL_SHR.html">SHL</a><p> Shift</li>
<li><a href="./html/SAL_SAR_SHL_SHR.html">SHR</a><p> Shift</li>
<li><a href="./html/SAL_SAR_SHL_SHR.html">SAL</a><p> Shift</li>
<li><a href="./html/SARX_SHLX_SHRX.html">SARX</a><p> Shift Without Affecting Flags</li>
<li><a href="./html/SARX_SHLX_SHRX.html">SHLX</a><p> Shift Without Affecting Flags</li>
<li><a href="./html/SARX_SHLX_SHRX.html">SHRX</a><p> Shift Without Affecting Flags</li>
<li><a href="./html/SBB.html">SBB</a><p> Integer Subtraction with Borrow</li>
<li><a href="./html/SCAS_SCASB_SCASW_SCASD.html">SCASB</a><p> Scan String</li>
<li><a href="./html/SCAS_SCASB_SCASW_SCASD.html">SCASD</a><p> Scan String</li>
<li><a href="./html/SCAS_SCASB_SCASW_SCASD.html">SCAS</a><p> Scan String</li>
<li><a href="./html/SCAS_SCASB_SCASW_SCASD.html">SCASW</a><p> Scan String</li>
<li><a href="./html/SETcc.html">SETNB</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNC</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETPE</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNA</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETLE</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNG</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNE</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETGE</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETAE</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETA</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNBE</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETG</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETE</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNAE</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETB</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETC</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETP</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETO</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETL</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNO</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNL</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETPO</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNS</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNP</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETBE</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETS</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNZ</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETZ</a><p> Set Byte on Condition</li>
<li><a href="./html/SETcc.html">SETNGE</a><p> Set Byte on Condition</li>
<li><a href="./html/SFENCE.html">SFENCE</a><p> Store Fence</li>
<li><a href="./html/SGDT.html">SGDT</a><p> Store Global Descriptor Table Register</li>
<li><a href="./html/SHA1MSG1.html">SHA1MSG1</a><p> Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords</li>
<li><a href="./html/SHA1MSG2.html">SHA1MSG2</a><p> Perform a Final Calculation for the Next Four SHA1 Message Dwords</li>
<li><a href="./html/SHA1NEXTE.html">SHA1NEXTE</a><p> Calculate SHA1 State Variable E after Four Rounds</li>
<li><a href="./html/SHA1RNDS4.html">SHA1RNDS4</a><p> Perform Four Rounds of SHA1 Operation</li>
<li><a href="./html/SHA256MSG1.html">SHA256MSG1</a><p> Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords</li>
<li><a href="./html/SHA256MSG2.html">SHA256MSG2</a><p> Perform a Final Calculation for the Next Four SHA256 Message Dwords</li>
<li><a href="./html/SHA256RNDS2.html">SHA256RNDS2</a><p> Perform Two Rounds of SHA256 Operation</li>
<li><a href="./html/SHLD.html">SHLD</a><p> Double Precision Shift Left</li>
<li><a href="./html/SHRD.html">SHRD</a><p> Double Precision Shift Right</li>
<li><a href="./html/SHUFPD.html">VSHUFPD</a><p> Packed Interleave Shuffle of Pairs of Double-Precision Floating-Point Values</li>
<li><a href="./html/SHUFPD.html">SHUFPD</a><p> Packed Interleave Shuffle of Pairs of Double-Precision Floating-Point Values</li>
<li><a href="./html/SHUFPS.html">VSHUFPS</a><p> Packed Interleave Shuffle of Quadruplets of Single-Precision Floating-Point Values</li>
<li><a href="./html/SHUFPS.html">SHUFPS</a><p> Packed Interleave Shuffle of Quadruplets of Single-Precision Floating-Point Values</li>
<li><a href="./html/SIDT.html">SIDT</a><p> Store Interrupt Descriptor Table Register</li>
<li><a href="./html/SLDT.html">SLDT</a><p> Store Local Descriptor Table Register</li>
<li><a href="./html/SMSW.html">SMSW</a><p> Store Machine Status Word</li>
<li><a href="./html/SQRTPD.html">SQRTPD</a><p> Square Root of Double-Precision Floating-Point Values</li>
<li><a href="./html/SQRTPD.html">VSQRTPD</a><p> Square Root of Double-Precision Floating-Point Values</li>
<li><a href="./html/SQRTPS.html">SQRTPS</a><p> Square Root of Single-Precision Floating-Point Values</li>
<li><a href="./html/SQRTPS.html">VSQRTPS</a><p> Square Root of Single-Precision Floating-Point Values</li>
<li><a href="./html/SQRTSD.html">VSQRTSD</a><p> Compute Square Root of Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/SQRTSD.html">SQRTSD</a><p> Compute Square Root of Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/SQRTSS.html">VSQRTSS</a><p> Compute Square Root of Scalar Single-Precision Value</li>
<li><a href="./html/SQRTSS.html">SQRTSS</a><p> Compute Square Root of Scalar Single-Precision Value</li>
<li><a href="./html/STAC.html">STAC</a><p> Set AC Flag in EFLAGS Register</li>
<li><a href="./html/STC.html">STC</a><p> Set Carry Flag</li>
<li><a href="./html/STD.html">STD</a><p> Set Direction Flag</li>
<li><a href="./html/STI.html">STI</a><p> Set Interrupt Flag</li>
<li><a href="./html/STMXCSR.html">STMXCSR</a><p> Store MXCSR Register State</li>
<li><a href="./html/STMXCSR.html">VSTMXCSR</a><p> Store MXCSR Register State</li>
<li><a href="./html/STOS_STOSB_STOSW_STOSD_STOSQ.html">STOS</a><p> Store String</li>
<li><a href="./html/STOS_STOSB_STOSW_STOSD_STOSQ.html">STOSB</a><p> Store String</li>
<li><a href="./html/STOS_STOSB_STOSW_STOSD_STOSQ.html">STOSQ</a><p> Store String</li>
<li><a href="./html/STOS_STOSB_STOSW_STOSD_STOSQ.html">STOSD</a><p> Store String</li>
<li><a href="./html/STOS_STOSB_STOSW_STOSD_STOSQ.html">STOSW</a><p> Store String</li>
<li><a href="./html/STR.html">STR</a><p> Store Task Register</li>
<li><a href="./html/style.css">style</a><p> </li>
<li><a href="./html/SUB.html">SUB</a><p> Subtract</li>
<li><a href="./html/SUBPD.html">VSUBPD</a><p> Subtract Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/SUBPD.html">SUBPD</a><p> Subtract Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/SUBPS.html">VSUBPS</a><p> Subtract Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/SUBPS.html">SUBPS</a><p> Subtract Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/SUBSD.html">VSUBSD</a><p> Subtract Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/SUBSD.html">SUBSD</a><p> Subtract Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/SUBSS.html">VSUBSS</a><p> Subtract Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/SUBSS.html">SUBSS</a><p> Subtract Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/SWAPGS.html">SWAPGS</a><p> Swap GS Base Register</li>
<li><a href="./html/SYSCALL.html">SYSCALL</a><p> Fast System Call</li>
<li><a href="./html/SYSENTER.html">SYSENTER</a><p> Fast System Call</li>
<li><a href="./html/SYSEXIT.html">SYSEXIT</a><p> Fast Return from Fast System Call</li>
<li><a href="./html/SYSRET.html">SYSRET</a><p> Return From Fast System Call</li>
<li><a href="./html/TEST.html">TEST</a><p> Logical Compare</li>
<li><a href="./html/TZCNT.html">TZCNT</a><p> Count the Number of Trailing Zero Bits</li>
<li><a href="./html/UCOMISD.html">VUCOMISD</a><p> Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS</li>
<li><a href="./html/UCOMISD.html">UCOMISD</a><p> Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS</li>
<li><a href="./html/UCOMISS.html">UCOMISS</a><p> Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS</li>
<li><a href="./html/UCOMISS.html">VUCOMISS</a><p> Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS</li>
<li><a href="./html/UD2.html">UD2</a><p> Undefined Instruction</li>
<li><a href="./html/UNPCKHPD.html">UNPCKHPD</a><p> Unpack and Interleave High Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/UNPCKHPD.html">VUNPCKHPD</a><p> Unpack and Interleave High Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/UNPCKHPS.html">UNPCKHPS</a><p> Unpack and Interleave High Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/UNPCKHPS.html">VUNPCKHPS</a><p> Unpack and Interleave High Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/UNPCKLPD.html">UNPCKLPD</a><p> Unpack and Interleave Low Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/UNPCKLPD.html">VUNPCKLPD</a><p> Unpack and Interleave Low Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/UNPCKLPS.html">UNPCKLPS</a><p> Unpack and Interleave Low Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/UNPCKLPS.html">VUNPCKLPS</a><p> Unpack and Interleave Low Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VALIGND_VALIGNQ.html">VALIGND</a><p> Align Doubleword/Quadword Vectors</li>
<li><a href="./html/VALIGND_VALIGNQ.html">VALIGNQ</a><p> Align Doubleword/Quadword Vectors</li>
<li><a href="./html/VBLENDMPD_VBLENDMPS.html">VBLENDMPD</a><p> Blend Float64/Float32 Vectors Using an OpMask Control</li>
<li><a href="./html/VBLENDMPD_VBLENDMPS.html">VBLENDMPS</a><p> Blend Float64/Float32 Vectors Using an OpMask Control</li>
<li><a href="./html/VBROADCAST.html">VBROADCASTSS</a><p> Load with Broadcast Floating-Point Data</li>
<li><a href="./html/VBROADCAST.html">VBROADCASTF128</a><p> Load with Broadcast Floating-Point Data</li>
<li><a href="./html/VBROADCAST.html">VBROADCASTF32X2</a><p> Load with Broadcast Floating-Point Data</li>
<li><a href="./html/VBROADCAST.html">VBROADCASTF32X4</a><p> Load with Broadcast Floating-Point Data</li>
<li><a href="./html/VBROADCAST.html">VBROADCASTF64X4</a><p> Load with Broadcast Floating-Point Data</li>
<li><a href="./html/VBROADCAST.html">VBROADCASTF64X2</a><p> Load with Broadcast Floating-Point Data</li>
<li><a href="./html/VBROADCAST.html">VBROADCASTSD</a><p> Load with Broadcast Floating-Point Data</li>
<li><a href="./html/VBROADCAST.html">VBROADCASTF32X8</a><p> Load with Broadcast Floating-Point Data</li>
<li><a href="./html/VCOMPRESSPD.html">VCOMPRESSPD</a><p> Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory</li>
<li><a href="./html/VCOMPRESSPS.html">VCOMPRESSPS</a><p> Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory</li>
<li><a href="./html/VCVTPD2QQ.html">VCVTPD2QQ</a><p> Convert Packed Double-Precision Floating-Point Values to Packed Quadword Integers</li>
<li><a href="./html/VCVTPD2UDQ.html">VCVTPD2UDQ</a><p> Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers</li>
<li><a href="./html/VCVTPD2UQQ.html">VCVTPD2UQQ</a><p> Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers</li>
<li><a href="./html/VCVTPH2PS.html">VCVTPH2PS</a><p> Convert 16-bit FP values to Single-Precision FP values</li>
<li><a href="./html/VCVTPS2PH.html">VCVTPS2PH</a><p> Convert Single-Precision FP value to 16-bit FP value</li>
<li><a href="./html/VCVTPS2QQ.html">VCVTPS2QQ</a><p> Convert Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values</li>
<li><a href="./html/VCVTPS2UDQ.html">VCVTPS2UDQ</a><p> Convert Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values</li>
<li><a href="./html/VCVTPS2UQQ.html">VCVTPS2UQQ</a><p> Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values</li>
<li><a href="./html/VCVTQQ2PD.html">VCVTQQ2PD</a><p> Convert Packed Quadword Integers to Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VCVTQQ2PS.html">VCVTQQ2PS</a><p> Convert Packed Quadword Integers to Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VCVTSD2USI.html">VCVTSD2USI</a><p> Convert Scalar Double-Precision Floating-Point Value to Unsigned Doubleword Integer</li>
<li><a href="./html/VCVTSS2USI.html">VCVTSS2USI</a><p> Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer</li>
<li><a href="./html/VCVTTPD2QQ.html">VCVTTPD2QQ</a><p> Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Quadword Integers</li>
<li><a href="./html/VCVTTPD2UDQ.html">VCVTTPD2UDQ</a><p> Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers</li>
<li><a href="./html/VCVTTPD2UQQ.html">VCVTTPD2UQQ</a><p> Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers</li>
<li><a href="./html/VCVTTPS2QQ.html">VCVTTPS2QQ</a><p> Convert with Truncation Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values</li>
<li><a href="./html/VCVTTPS2UDQ.html">VCVTTPS2UDQ</a><p> Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values</li>
<li><a href="./html/VCVTTPS2UQQ.html">VCVTTPS2UQQ</a><p> Convert with Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values</li>
<li><a href="./html/VCVTTSD2USI.html">VCVTTSD2USI</a><p> Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned Integer</li>
<li><a href="./html/VCVTTSS2USI.html">VCVTTSS2USI</a><p> Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer</li>
<li><a href="./html/VCVTUDQ2PD.html">VCVTUDQ2PD</a><p> Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VCVTUDQ2PS.html">VCVTUDQ2PS</a><p> Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VCVTUQQ2PD.html">VCVTUQQ2PD</a><p> Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VCVTUQQ2PS.html">VCVTUQQ2PS</a><p> Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VCVTUSI2SD.html">VCVTUSI2SD</a><p> Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value</li>
<li><a href="./html/VCVTUSI2SS.html">VCVTUSI2SS</a><p> Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value</li>
<li><a href="./html/VDBPSADBW.html">VDBPSADBW</a><p> Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes</li>
<li><a href="./html/VERR_VERW.html">VERR</a><p> Verify a Segment for Reading or Writing</li>
<li><a href="./html/VERR_VERW.html">VERW</a><p> Verify a Segment for Reading or Writing</li>
<li><a href="./html/VEXP2PD.html">VEXP2PD</a><p> Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^-23 Relative Error</li>
<li><a href="./html/VEXP2PS.html">VEXP2PS</a><p> Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^-23 Relative Error</li>
<li><a href="./html/VEXPANDPD.html">VEXPANDPD</a><p> Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory</li>
<li><a href="./html/VEXPANDPS.html">VEXPANDPS</a><p> Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory</li>
<li><a href="./html/VEXTRACTF128_VEXTRACTF32x4_VEXTRACTF64x2_VEXTRACTF32x8_VEXTRACTF64x4.html">VEXTRACTF128</a><p> Extra ct Packed Floating-Point Values</li>
<li><a href="./html/VEXTRACTF128_VEXTRACTF32x4_VEXTRACTF64x2_VEXTRACTF32x8_VEXTRACTF64x4.html">VEXTRACTF64x2</a><p> Extra ct Packed Floating-Point Values</li>
<li><a href="./html/VEXTRACTF128_VEXTRACTF32x4_VEXTRACTF64x2_VEXTRACTF32x8_VEXTRACTF64x4.html">VEXTRACTF32x8</a><p> Extra ct Packed Floating-Point Values</li>
<li><a href="./html/VEXTRACTF128_VEXTRACTF32x4_VEXTRACTF64x2_VEXTRACTF32x8_VEXTRACTF64x4.html">VEXTRACTF64x4</a><p> Extra ct Packed Floating-Point Values</li>
<li><a href="./html/VEXTRACTF128_VEXTRACTF32x4_VEXTRACTF64x2_VEXTRACTF32x8_VEXTRACTF64x4.html">VEXTRACTF32x4</a><p> Extra ct Packed Floating-Point Values</li>
<li><a href="./html/VEXTRACTI128_VEXTRACTI32x4_VEXTRACTI64x2_VEXTRACTI32x8_VEXTRACTI64x4.html">VEXTRACTI32x4</a><p> Extract packed Integer Values</li>
<li><a href="./html/VEXTRACTI128_VEXTRACTI32x4_VEXTRACTI64x2_VEXTRACTI32x8_VEXTRACTI64x4.html">VEXTRACTI64x4</a><p> Extract packed Integer Values</li>
<li><a href="./html/VEXTRACTI128_VEXTRACTI32x4_VEXTRACTI64x2_VEXTRACTI32x8_VEXTRACTI64x4.html">VEXTRACTI32x8</a><p> Extract packed Integer Values</li>
<li><a href="./html/VEXTRACTI128_VEXTRACTI32x4_VEXTRACTI64x2_VEXTRACTI32x8_VEXTRACTI64x4.html">VEXTRACTI128</a><p> Extract packed Integer Values</li>
<li><a href="./html/VEXTRACTI128_VEXTRACTI32x4_VEXTRACTI64x2_VEXTRACTI32x8_VEXTRACTI64x4.html">VEXTRACTI64x2</a><p> Extract packed Integer Values</li>
<li><a href="./html/VFIXUPIMMPD.html">VFIXUPIMMPD</a><p> Fix Up Special Packed Float64 Values</li>
<li><a href="./html/VFIXUPIMMPS.html">VFIXUPIMMPS</a><p> Fix Up Special Packed Float32 Values</li>
<li><a href="./html/VFIXUPIMMSD.html">VFIXUPIMMSD</a><p> Fix Up Special Scalar Float64 Value</li>
<li><a href="./html/VFIXUPIMMSS.html">VFIXUPIMMSS</a><p> Fix Up Special Scalar Float32 Value</li>
<li><a href="./html/VFMADD132PD_VFMADD213PD_VFMADD231PD.html">VFMADD231PD</a><p> Fused Multiply-Add of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132PD_VFMADD213PD_VFMADD231PD.html">VFMADD132PD</a><p> Fused Multiply-Add of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132PD_VFMADD213PD_VFMADD231PD.html">VFMADD213PD</a><p> Fused Multiply-Add of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132PS_VFMADD213PS_VFMADD231PS.html">VFMADD213PS</a><p> Fused Multiply-Add of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132PS_VFMADD213PS_VFMADD231PS.html">VFMADD132PS</a><p> Fused Multiply-Add of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132PS_VFMADD213PS_VFMADD231PS.html">VFMADD231PS</a><p> Fused Multiply-Add of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132SD_VFMADD213SD_VFMADD231SD.html">VFMADD213SD</a><p> Fused Multiply-Add of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132SD_VFMADD213SD_VFMADD231SD.html">VFMADD231SD</a><p> Fused Multiply-Add of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132SD_VFMADD213SD_VFMADD231SD.html">VFMADD132SD</a><p> Fused Multiply-Add of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132SS_VFMADD213SS_VFMADD231SS.html">VFMADD213SS</a><p> Fused Multiply-Add of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132SS_VFMADD213SS_VFMADD231SS.html">VFMADD231SS</a><p> Fused Multiply-Add of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMADD132SS_VFMADD213SS_VFMADD231SS.html">VFMADD132SS</a><p> Fused Multiply-Add of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMADDSUB132PD_VFMADDSUB213PD_VFMADDSUB231PD.html">VFMADDSUB213PD</a><p> Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMADDSUB132PD_VFMADDSUB213PD_VFMADDSUB231PD.html">VFMADDSUB231PD</a><p> Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMADDSUB132PD_VFMADDSUB213PD_VFMADDSUB231PD.html">VFMADDSUB132PD</a><p> Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMADDSUB132PS_VFMADDSUB213PS_VFMADDSUB231PS.html">VFMADDSUB213PS</a><p> Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMADDSUB132PS_VFMADDSUB213PS_VFMADDSUB231PS.html">VFMADDSUB132PS</a><p> Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMADDSUB132PS_VFMADDSUB213PS_VFMADDSUB231PS.html">VFMADDSUB231PS</a><p> Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132PD_VFMSUB213PD_VFMSUB231PD.html">VFMSUB231PD</a><p> Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132PD_VFMSUB213PD_VFMSUB231PD.html">VFMSUB132PD</a><p> Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132PD_VFMSUB213PD_VFMSUB231PD.html">VFMSUB213PD</a><p> Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132PS_VFMSUB213PS_VFMSUB231PS.html">VFMSUB231PS</a><p> Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132PS_VFMSUB213PS_VFMSUB231PS.html">VFMSUB132PS</a><p> Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132PS_VFMSUB213PS_VFMSUB231PS.html">VFMSUB213PS</a><p> Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132SD_VFMSUB213SD_VFMSUB231SD.html">VFMSUB132SD</a><p> Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132SD_VFMSUB213SD_VFMSUB231SD.html">VFMSUB231SD</a><p> Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132SD_VFMSUB213SD_VFMSUB231SD.html">VFMSUB213SD</a><p> Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132SS_VFMSUB213SS_VFMSUB231SS.html">VFMSUB231SS</a><p> Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132SS_VFMSUB213SS_VFMSUB231SS.html">VFMSUB132SS</a><p> Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUB132SS_VFMSUB213SS_VFMSUB231SS.html">VFMSUB213SS</a><p> Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUBADD132PD_VFMSUBADD213PD_VFMSUBADD231PD.html">VFMSUBADD231PD</a><p> Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUBADD132PD_VFMSUBADD213PD_VFMSUBADD231PD.html">VFMSUBADD213PD</a><p> Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUBADD132PD_VFMSUBADD213PD_VFMSUBADD231PD.html">VFMSUBADD132PD</a><p> Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUBADD132PS_VFMSUBADD213PS_VFMSUBADD231PS.html">VFMSUBADD231PS</a><p> Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUBADD132PS_VFMSUBADD213PS_VFMSUBADD231PS.html">VFMSUBADD132PS</a><p> Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFMSUBADD132PS_VFMSUBADD213PS_VFMSUBADD231PS.html">VFMSUBADD213PS</a><p> Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132PD_VFNMADD213PD_VFNMADD231PD.html">VFNMADD231PD</a><p> Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132PD_VFNMADD213PD_VFNMADD231PD.html">VFNMADD132PD</a><p> Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132PD_VFNMADD213PD_VFNMADD231PD.html">VFNMADD213PD</a><p> Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132PS_VFNMADD213PS_VFNMADD231PS.html">VFNMADD231PS</a><p> Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132PS_VFNMADD213PS_VFNMADD231PS.html">VFNMADD213PS</a><p> Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132PS_VFNMADD213PS_VFNMADD231PS.html">VFNMADD132PS</a><p> Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132SD_VFNMADD213SD_VFNMADD231SD.html">VFNMADD213SD</a><p> Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132SD_VFNMADD213SD_VFNMADD231SD.html">VFNMADD132SD</a><p> Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132SD_VFNMADD213SD_VFNMADD231SD.html">VFNMADD231SD</a><p> Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132SS_VFNMADD213SS_VFNMADD231SS.html">VFNMADD213SS</a><p> Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132SS_VFNMADD213SS_VFNMADD231SS.html">VFNMADD132SS</a><p> Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMADD132SS_VFNMADD213SS_VFNMADD231SS.html">VFNMADD231SS</a><p> Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132PD_VFNMSUB213PD_VFNMSUB231PD.html">VFNMSUB213PD</a><p> Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132PD_VFNMSUB213PD_VFNMSUB231PD.html">VFNMSUB231PD</a><p> Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132PD_VFNMSUB213PD_VFNMSUB231PD.html">VFNMSUB132PD</a><p> Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132PS_VFNMSUB213PS_VFNMSUB231PS.html">VFNMSUB213PS</a><p> Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132PS_VFNMSUB213PS_VFNMSUB231PS.html">VFNMSUB231PS</a><p> Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132PS_VFNMSUB213PS_VFNMSUB231PS.html">VFNMSUB132PS</a><p> Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132SD_VFNMSUB213SD_VFNMSUB231SD.html">VFNMSUB213SD</a><p> Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132SD_VFNMSUB213SD_VFNMSUB231SD.html">VFNMSUB231SD</a><p> Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132SD_VFNMSUB213SD_VFNMSUB231SD.html">VFNMSUB132SD</a><p> Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132SS_VFNMSUB213SS_VFNMSUB231SS.html">VFNMSUB213SS</a><p> Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132SS_VFNMSUB213SS_VFNMSUB231SS.html">VFNMSUB132SS</a><p> Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFNMSUB132SS_VFNMSUB213SS_VFNMSUB231SS.html">VFNMSUB231SS</a><p> Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values</li>
<li><a href="./html/VFPCLASSPD.html">VFPCLASSPD</a><p> Tests Types Of a Packed Float64 Values</li>
<li><a href="./html/VFPCLASSPS.html">VFPCLASSPS</a><p> Tests Types Of a Packed Float32 Values</li>
<li><a href="./html/VFPCLASSSD.html">VFPCLASSSD</a><p> Tests Types Of a Scalar Float64 Values</li>
<li><a href="./html/VFPCLASSSS.html">VFPCLASSSS</a><p> Tests Types Of a Scalar Float32 Values</li>
<li><a href="./html/VGATHERDPD_VGATHERQPD.html">VGATHERDPD</a><p> Gather Packed DP FP Values Using Signed Dword/Qword Indices</li>
<li><a href="./html/VGATHERDPD_VGATHERQPD.html">VGATHERQPD</a><p> Gather Packed DP FP Values Using Signed Dword/Qword Indices</li>
<li><a href="./html/VGATHERDPS_VGATHERDPD.html">VGATHERDPS</a><p> Gather Packed Single, Packed Double with Signed Dword</li>
<li><a href="./html/VGATHERDPS_VGATHERDPD.html">VGATHERDPD</a><p> Gather Packed Single, Packed Double with Signed Dword</li>
<li><a href="./html/VGATHERDPS_VGATHERQPS.html">VGATHERDPS</a><p> Gather Packed SP FP values Using Signed Dword/Qword Indices</li>
<li><a href="./html/VGATHERDPS_VGATHERQPS.html">VGATHERQPS</a><p> Gather Packed SP FP values Using Signed Dword/Qword Indices</li>
<li><a href="./html/VGATHERPF0DPS_VGATHERPF0QPS_VGATHERPF0DPD_VGATHERPF0QPD.html">VGATHERPF0QPS</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint</li>
<li><a href="./html/VGATHERPF0DPS_VGATHERPF0QPS_VGATHERPF0DPD_VGATHERPF0QPD.html">VGATHERPF0QPD</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint</li>
<li><a href="./html/VGATHERPF0DPS_VGATHERPF0QPS_VGATHERPF0DPD_VGATHERPF0QPD.html">VGATHERPF0DPD</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint</li>
<li><a href="./html/VGATHERPF0DPS_VGATHERPF0QPS_VGATHERPF0DPD_VGATHERPF0QPD.html">VGATHERPF0DPS</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint</li>
<li><a href="./html/VGATHERPF1DPS_VGATHERPF1QPS_VGATHERPF1DPD_VGATHERPF1QPD.html">VGATHERPF1QPS</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint</li>
<li><a href="./html/VGATHERPF1DPS_VGATHERPF1QPS_VGATHERPF1DPD_VGATHERPF1QPD.html">VGATHERPF1QPD</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint</li>
<li><a href="./html/VGATHERPF1DPS_VGATHERPF1QPS_VGATHERPF1DPD_VGATHERPF1QPD.html">VGATHERPF1DPS</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint</li>
<li><a href="./html/VGATHERPF1DPS_VGATHERPF1QPS_VGATHERPF1DPD_VGATHERPF1QPD.html">VGATHERPF1DPD</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint</li>
<li><a href="./html/VGATHERQPS_VGATHERQPD.html">VGATHERQPD</a><p> Gather Packed Single, Packed Double with Signed Qword Indices</li>
<li><a href="./html/VGATHERQPS_VGATHERQPD.html">VGATHERQPS</a><p> Gather Packed Single, Packed Double with Signed Qword Indices</li>
<li><a href="./html/VGETEXPPD.html">VGETEXPPD</a><p> Convert Exponents of Packed DP FP Values to DP FP Values</li>
<li><a href="./html/VGETEXPPS.html">VGETEXPPS</a><p> Convert Exponents of Packed SP FP Values to SP FP Values</li>
<li><a href="./html/VGETEXPSD.html">VGETEXPSD</a><p> Convert Exponents of Scalar DP FP Values to DP FP Value</li>
<li><a href="./html/VGETEXPSS.html">VGETEXPSS</a><p> Convert Exponents of Scalar SP FP Values to SP FP Value</li>
<li><a href="./html/VGETMANTPD.html">VGETMANTPD</a><p> Extract Float64 Vector of Normalized Mantissas from Float64 Vector</li>
<li><a href="./html/VGETMANTPS.html">VGETMANTPS</a><p> Extract Float32 Vector of Normalized Mantissas from Float32 Vector</li>
<li><a href="./html/VGETMANTSD.html">VGETMANTSD</a><p> Extract Float64 of Normalized Mantissas from Float64 Scalar</li>
<li><a href="./html/VGETMANTSS.html">VGETMANTSS</a><p> Extract Float32 Vector of Normalized Mantissa from Float32 Vector</li>
<li><a href="./html/VINSERTF128_VINSERTF32x4_VINSERTF64x2_VINSERTF32x8_VINSERTF64x4.html">VINSERTF64x2</a><p> Insert Packed Floating-Point Values</li>
<li><a href="./html/VINSERTF128_VINSERTF32x4_VINSERTF64x2_VINSERTF32x8_VINSERTF64x4.html">VINSERTF32x8</a><p> Insert Packed Floating-Point Values</li>
<li><a href="./html/VINSERTF128_VINSERTF32x4_VINSERTF64x2_VINSERTF32x8_VINSERTF64x4.html">VINSERTF128</a><p> Insert Packed Floating-Point Values</li>
<li><a href="./html/VINSERTF128_VINSERTF32x4_VINSERTF64x2_VINSERTF32x8_VINSERTF64x4.html">VINSERTF32x4</a><p> Insert Packed Floating-Point Values</li>
<li><a href="./html/VINSERTF128_VINSERTF32x4_VINSERTF64x2_VINSERTF32x8_VINSERTF64x4.html">VINSERTF64x4</a><p> Insert Packed Floating-Point Values</li>
<li><a href="./html/VINSERTI128_VINSERTI32x4_VINSERTI64x2_VINSERTI32x8_VINSERTI64x4.html">VINSERTI128</a><p> Insert Packed Integer Values</li>
<li><a href="./html/VINSERTI128_VINSERTI32x4_VINSERTI64x2_VINSERTI32x8_VINSERTI64x4.html">VINSERTI32x8</a><p> Insert Packed Integer Values</li>
<li><a href="./html/VINSERTI128_VINSERTI32x4_VINSERTI64x2_VINSERTI32x8_VINSERTI64x4.html">VINSERTI64x2</a><p> Insert Packed Integer Values</li>
<li><a href="./html/VINSERTI128_VINSERTI32x4_VINSERTI64x2_VINSERTI32x8_VINSERTI64x4.html">VINSERTI32x4</a><p> Insert Packed Integer Values</li>
<li><a href="./html/VINSERTI128_VINSERTI32x4_VINSERTI64x2_VINSERTI32x8_VINSERTI64x4.html">VINSERTI64x4</a><p> Insert Packed Integer Values</li>
<li><a href="./html/VMASKMOV.html">VMASKMOVPS</a><p> Conditional SIMD Packed Loads and Stores</li>
<li><a href="./html/VMASKMOV.html">VMASKMOVPD</a><p> Conditional SIMD Packed Loads and Stores</li>
<li><a href="./html/VPBLENDD.html">VPBLENDD</a><p> Blend Packed Dwords</li>
<li><a href="./html/VPBLENDMB_VPBLENDMW.html">VPBLENDMW</a><p> Blend Byte/Word Vectors Using an Opmask Control</li>
<li><a href="./html/VPBLENDMB_VPBLENDMW.html">VPBLENDMB</a><p> Blend Byte/Word Vectors Using an Opmask Control</li>
<li><a href="./html/VPBLENDMD_VPBLENDMQ.html">VPBLENDMD</a><p> Blend Int32/Int64 Vectors Using an OpMask Control</li>
<li><a href="./html/VPBLENDMD_VPBLENDMQ.html">VPBLENDMQ</a><p> Blend Int32/Int64 Vectors Using an OpMask Control</li>
<li><a href="./html/VPBROADCAST.html">VPBROADCASTQ</a><p> Load Integer and Broadcast</li>
<li><a href="./html/VPBROADCAST.html">VPBROADCASTB</a><p> Load Integer and Broadcast</li>
<li><a href="./html/VPBROADCAST.html">VBROADCASTI32X8</a><p> Load Integer and Broadcast</li>
<li><a href="./html/VPBROADCAST.html">VPBROADCASTD</a><p> Load Integer and Broadcast</li>
<li><a href="./html/VPBROADCAST.html">VBROADCASTI32x2</a><p> Load Integer and Broadcast</li>
<li><a href="./html/VPBROADCAST.html">VBROADCASTI64X4</a><p> Load Integer and Broadcast</li>
<li><a href="./html/VPBROADCAST.html">VPBROADCASTW</a><p> Load Integer and Broadcast</li>
<li><a href="./html/VPBROADCASTB_W_D_Q.html">VPBROADCASTQ</a><p> Load with Broadcast Integer Data from General Purpose Register</li>
<li><a href="./html/VPBROADCASTB_W_D_Q.html">VPBROADCASTB</a><p> Load with Broadcast Integer Data from General Purpose Register</li>
<li><a href="./html/VPBROADCASTB_W_D_Q.html">VPBROADCASTD</a><p> Load with Broadcast Integer Data from General Purpose Register</li>
<li><a href="./html/VPBROADCASTB_W_D_Q.html">VPBROADCASTW</a><p> Load with Broadcast Integer Data from General Purpose Register</li>
<li><a href="./html/VPBROADCASTM.html">VPBROADCASTMW2D</a><p> Broadcast Mask to Vector Register</li>
<li><a href="./html/VPBROADCASTM.html">VPBROADCASTMB2Q</a><p> Broadcast Mask to Vector Register</li>
<li><a href="./html/VPCMPB_VPCMPUB.html">VPCMPB</a><p> Compare Packed Byte Values Into Mask</li>
<li><a href="./html/VPCMPB_VPCMPUB.html">VPCMPUB</a><p> Compare Packed Byte Values Into Mask</li>
<li><a href="./html/VPCMPD_VPCMPUD.html">VPCMPUD</a><p> Compare Packed Integer Values into Mask</li>
<li><a href="./html/VPCMPD_VPCMPUD.html">VPCMPD</a><p> Compare Packed Integer Values into Mask</li>
<li><a href="./html/VPCMPQ_VPCMPUQ.html">VPCMPQ</a><p> Compare Packed Integer Values into Mask</li>
<li><a href="./html/VPCMPQ_VPCMPUQ.html">VPCMPUQ</a><p> Compare Packed Integer Values into Mask</li>
<li><a href="./html/VPCMPW_VPCMPUW.html">VPCMPUW</a><p> Compare Packed Word Values Into Mask</li>
<li><a href="./html/VPCMPW_VPCMPUW.html">VPCMPW</a><p> Compare Packed Word Values Into Mask</li>
<li><a href="./html/VPCOMPRESSD.html">VPCOMPRESSD</a><p> Store Sparse Packed Doubleword Integer Values into Dense Memory/Register</li>
<li><a href="./html/VPCOMPRESSQ.html">VPCOMPRESSQ</a><p> Store Sparse Packed Quadword Integer Values into Dense Memory/Register</li>
<li><a href="./html/VPCONFLICTD_Q.html">VPCONFLICTQ</a><p> Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register</li>
<li><a href="./html/VPCONFLICTD_Q.html">VPCONFLICTD</a><p> Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register</li>
<li><a href="./html/VPERM2F128.html">VPERM2F128</a><p> Permute Floating-Point Values</li>
<li><a href="./html/VPERM2I128.html">VPERM2I128</a><p> Permute Integer Values</li>
<li><a href="./html/VPERMD_VPERMW.html">VPERMD</a><p> Permute Packed Doublewords/Words Elements</li>
<li><a href="./html/VPERMD_VPERMW.html">VPERMW</a><p> Permute Packed Doublewords/Words Elements</li>
<li><a href="./html/VPERMI2W_D_Q_PS_PD.html">VPERMI2W</a><p> Full Permute From Two Tables Overwriting the Index</li>
<li><a href="./html/VPERMI2W_D_Q_PS_PD.html">VPERMI2PD</a><p> Full Permute From Two Tables Overwriting the Index</li>
<li><a href="./html/VPERMI2W_D_Q_PS_PD.html">VPERMI2PS</a><p> Full Permute From Two Tables Overwriting the Index</li>
<li><a href="./html/VPERMI2W_D_Q_PS_PD.html">VPERMI2D</a><p> Full Permute From Two Tables Overwriting the Index</li>
<li><a href="./html/VPERMI2W_D_Q_PS_PD.html">VPERMI2Q</a><p> Full Permute From Two Tables Overwriting the Index</li>
<li><a href="./html/VPERMILPD.html">VPERMILPD</a><p> Permute In-Lane of Pairs of Double-Precision Floating-Point Values</li>
<li><a href="./html/VPERMILPS.html">VPERMILPS</a><p> Permute In-Lane of Quadruples of Single-Precision Floating-Point Values</li>
<li><a href="./html/VPERMPD.html">VPERMPD</a><p> Permute Double-Precision Floating-Point Elements</li>
<li><a href="./html/VPERMPS.html">VPERMPS</a><p> Permute Single-Precision Floating-Point Elements</li>
<li><a href="./html/VPERMQ.html">VPERMQ</a><p> Qwords Element Permutation</li>
<li><a href="./html/VPEXPANDD.html">VPEXPANDD</a><p> Load Sparse Packed Doubleword Integer Values from Dense Memory / Register</li>
<li><a href="./html/VPEXPANDQ.html">VPEXPANDQ</a><p> Load Sparse Packed Quadword Integer Values from Dense Memory / Register</li>
<li><a href="./html/VPGATHERDD_VPGATHERDQ.html">VPGATHERDD</a><p> Gather Packed Dword, Packed Qword with Signed Dword Indices</li>
<li><a href="./html/VPGATHERDD_VPGATHERDQ.html">VPGATHERDQ</a><p> Gather Packed Dword, Packed Qword with Signed Dword Indices</li>
<li><a href="./html/VPGATHERDD_VPGATHERQD.html">VPGATHERDD</a><p> Gather Packed Dword Values Using Signed Dword/Qword Indices</li>
<li><a href="./html/VPGATHERDD_VPGATHERQD.html">VPGATHERQD</a><p> Gather Packed Dword Values Using Signed Dword/Qword Indices</li>
<li><a href="./html/VPGATHERDQ_VPGATHERQQ.html">VPGATHERQQ</a><p> Gather Packed Qword Values Using Signed Dword/Qword Indices</li>
<li><a href="./html/VPGATHERDQ_VPGATHERQQ.html">VPGATHERDQ</a><p> Gather Packed Qword Values Using Signed Dword/Qword Indices</li>
<li><a href="./html/VPGATHERQD_VPGATHERQQ.html">VPGATHERQQ</a><p> Gather Packed Dword, Packed Qword with Signed Qword Indices</li>
<li><a href="./html/VPGATHERQD_VPGATHERQQ.html">VPGATHERQD</a><p> Gather Packed Dword, Packed Qword with Signed Qword Indices</li>
<li><a href="./html/VPLZCNTD_Q.html">VPLZCNTD</a><p> Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values</li>
<li><a href="./html/VPLZCNTD_Q.html">VPLZCNTQ</a><p> Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values</li>
<li><a href="./html/VPMASKMOV.html">VPMASKMOVD</a><p> Conditional SIMD Integer Packed Loads and Stores</li>
<li><a href="./html/VPMASKMOV.html">VPMASKMOVQ</a><p> Conditional SIMD Integer Packed Loads and Stores</li>
<li><a href="./html/VPMOVB2M_VPMOVW2M_VPMOVD2M_VPMOVQ2M.html">VPMOVW2M</a><p> Convert a Vector Register to a Mask</li>
<li><a href="./html/VPMOVB2M_VPMOVW2M_VPMOVD2M_VPMOVQ2M.html">VPMOVD2M</a><p> Convert a Vector Register to a Mask</li>
<li><a href="./html/VPMOVB2M_VPMOVW2M_VPMOVD2M_VPMOVQ2M.html">VPMOVQ2M</a><p> Convert a Vector Register to a Mask</li>
<li><a href="./html/VPMOVB2M_VPMOVW2M_VPMOVD2M_VPMOVQ2M.html">VPMOVB2M</a><p> Convert a Vector Register to a Mask</li>
<li><a href="./html/VPMOVDB_VPMOVSDB_VPMOVUSDB.html">VPMOVDB</a><p> Down Convert DWord to Byte</li>
<li><a href="./html/VPMOVDB_VPMOVSDB_VPMOVUSDB.html">VPMOVSDB</a><p> Down Convert DWord to Byte</li>
<li><a href="./html/VPMOVDB_VPMOVSDB_VPMOVUSDB.html">VPMOVUSDB</a><p> Down Convert DWord to Byte</li>
<li><a href="./html/VPMOVDW_VPMOVSDW_VPMOVUSDW.html">VPMOVDW</a><p> Down Convert DWord to Word</li>
<li><a href="./html/VPMOVDW_VPMOVSDW_VPMOVUSDW.html">VPMOVSDW</a><p> Down Convert DWord to Word</li>
<li><a href="./html/VPMOVDW_VPMOVSDW_VPMOVUSDW.html">VPMOVUSDW</a><p> Down Convert DWord to Word</li>
<li><a href="./html/VPMOVM2B_VPMOVM2W_VPMOVM2D_VPMOVM2Q.html">VPMOVM2W</a><p> Convert a Mask Register to a Vector Register</li>
<li><a href="./html/VPMOVM2B_VPMOVM2W_VPMOVM2D_VPMOVM2Q.html">VPMOVM2D</a><p> Convert a Mask Register to a Vector Register</li>
<li><a href="./html/VPMOVM2B_VPMOVM2W_VPMOVM2D_VPMOVM2Q.html">VPMOVM2Q</a><p> Convert a Mask Register to a Vector Register</li>
<li><a href="./html/VPMOVM2B_VPMOVM2W_VPMOVM2D_VPMOVM2Q.html">VPMOVM2B</a><p> Convert a Mask Register to a Vector Register</li>
<li><a href="./html/VPMOVQB_VPMOVSQB_VPMOVUSQB.html">VPMOVSQB</a><p> Down Convert QWord to Byte</li>
<li><a href="./html/VPMOVQB_VPMOVSQB_VPMOVUSQB.html">VPMOVUSQB</a><p> Down Convert QWord to Byte</li>
<li><a href="./html/VPMOVQB_VPMOVSQB_VPMOVUSQB.html">VPMOVQB</a><p> Down Convert QWord to Byte</li>
<li><a href="./html/VPMOVQD_VPMOVSQD_VPMOVUSQD.html">VPMOVQD</a><p> Down Convert QWord to DWord</li>
<li><a href="./html/VPMOVQD_VPMOVSQD_VPMOVUSQD.html">VPMOVSQD</a><p> Down Convert QWord to DWord</li>
<li><a href="./html/VPMOVQD_VPMOVSQD_VPMOVUSQD.html">VPMOVUSQD</a><p> Down Convert QWord to DWord</li>
<li><a href="./html/VPMOVQW_VPMOVSQW_VPMOVUSQW.html">VPMOVSQW</a><p> Down Convert QWord to Word</li>
<li><a href="./html/VPMOVQW_VPMOVSQW_VPMOVUSQW.html">VPMOVUSQW</a><p> Down Convert QWord to Word</li>
<li><a href="./html/VPMOVQW_VPMOVSQW_VPMOVUSQW.html">VPMOVQW</a><p> Down Convert QWord to Word</li>
<li><a href="./html/VPMOVWB_VPMOVSWB_VPMOVUSWB.html">VPMOVWB</a><p> Down Convert Word to Byte</li>
<li><a href="./html/VPMOVWB_VPMOVSWB_VPMOVUSWB.html">VPMOVSWB</a><p> Down Convert Word to Byte</li>
<li><a href="./html/VPMOVWB_VPMOVSWB_VPMOVUSWB.html">VPMOVUSWB</a><p> Down Convert Word to Byte</li>
<li><a href="./html/VPSCATTERDD_VPSCATTERDQ_VPSCATTERQD_VPSCATTERQQ.html">VPSCATTERDQ</a><p> Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices</li>
<li><a href="./html/VPSCATTERDD_VPSCATTERDQ_VPSCATTERQD_VPSCATTERQQ.html">VPSCATTERQD</a><p> Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices</li>
<li><a href="./html/VPSCATTERDD_VPSCATTERDQ_VPSCATTERQD_VPSCATTERQQ.html">VPSCATTERDD</a><p> Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices</li>
<li><a href="./html/VPSCATTERDD_VPSCATTERDQ_VPSCATTERQD_VPSCATTERQQ.html">VPSCATTERQQ</a><p> Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices</li>
<li><a href="./html/VPSLLVW_VPSLLVD_VPSLLVQ.html">VPSLLVQ</a><p> Variable Bit Shift Left Logical</li>
<li><a href="./html/VPSLLVW_VPSLLVD_VPSLLVQ.html">VPSLLVD</a><p> Variable Bit Shift Left Logical</li>
<li><a href="./html/VPSLLVW_VPSLLVD_VPSLLVQ.html">VPSLLVW</a><p> Variable Bit Shift Left Logical</li>
<li><a href="./html/VPSRAVW_VPSRAVD_VPSRAVQ.html">VPSRAVQ</a><p> Variable Bit Shift Right Arithmetic</li>
<li><a href="./html/VPSRAVW_VPSRAVD_VPSRAVQ.html">VPSRAVD</a><p> Variable Bit Shift Right Arithmetic</li>
<li><a href="./html/VPSRAVW_VPSRAVD_VPSRAVQ.html">VPSRAVW</a><p> Variable Bit Shift Right Arithmetic</li>
<li><a href="./html/VPSRLVW_VPSRLVD_VPSRLVQ.html">VPSRLVD</a><p> Variable Bit Shift Right Logical</li>
<li><a href="./html/VPSRLVW_VPSRLVD_VPSRLVQ.html">VPSRLVW</a><p> Variable Bit Shift Right Logical</li>
<li><a href="./html/VPSRLVW_VPSRLVD_VPSRLVQ.html">VPSRLVQ</a><p> Variable Bit Shift Right Logical</li>
<li><a href="./html/VPTERNLOGD_VPTERNLOGQ.html">VPTERNLOGD</a><p> Bitwise Ternary Logic</li>
<li><a href="./html/VPTERNLOGD_VPTERNLOGQ.html">VPTERNLOGQ</a><p> Bitwise Ternary Logic</li>
<li><a href="./html/VPTESTMB_VPTESTMW_VPTESTMD_VPTESTMQ.html">VPTESTMD</a><p> Logical AND and Set Mask</li>
<li><a href="./html/VPTESTMB_VPTESTMW_VPTESTMD_VPTESTMQ.html">VPTESTMQ</a><p> Logical AND and Set Mask</li>
<li><a href="./html/VPTESTMB_VPTESTMW_VPTESTMD_VPTESTMQ.html">VPTESTMB</a><p> Logical AND and Set Mask</li>
<li><a href="./html/VPTESTMB_VPTESTMW_VPTESTMD_VPTESTMQ.html">VPTESTMW</a><p> Logical AND and Set Mask</li>
<li><a href="./html/VPTESTNMB_W_D_Q.html">VPTESTNMW</a><p> Logical NAND and Set</li>
<li><a href="./html/VPTESTNMB_W_D_Q.html">VPTESTNMD</a><p> Logical NAND and Set</li>
<li><a href="./html/VPTESTNMB_W_D_Q.html">VPTESTNMQ</a><p> Logical NAND and Set</li>
<li><a href="./html/VPTESTNMB_W_D_Q.html">VPTESTNMB</a><p> Logical NAND and Set</li>
<li><a href="./html/VRANGEPD.html">VRANGEPD</a><p> Range Restriction Calculation For Packed Pairs of Float64 Values</li>
<li><a href="./html/VRANGEPS.html">VRANGEPS</a><p> Range Restriction Calculation For Packed Pairs of Float32 Values</li>
<li><a href="./html/VRANGESD.html">VRANGESD</a><p> Range Restriction Calculation From a pair of Scalar Float64 Values</li>
<li><a href="./html/VRANGESS.html">VRANGESS</a><p> Range Restriction Calculation From a Pair of Scalar Float32 Values</li>
<li><a href="./html/VRCP14PD.html">VRCP14PD</a><p> Compute Approximate Reciprocals of Packed Float64 Values</li>
<li><a href="./html/VRCP14PS.html">VRCP14PS</a><p> Compute Approximate Reciprocals of Packed Float32 Values</li>
<li><a href="./html/VRCP14SD.html">VRCP14SD</a><p> Compute Approximate Reciprocal of Scalar Float64 Value</li>
<li><a href="./html/VRCP14SS.html">VRCP14SS</a><p> Compute Approximate Reciprocal of Scalar Float32 Value</li>
<li><a href="./html/VRCP28PD.html">VRCP28PD</a><p> Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error</li>
<li><a href="./html/VRCP28PS.html">VRCP28PS</a><p> Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error</li>
<li><a href="./html/VRCP28SD.html">VRCP28SD</a><p> Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error</li>
<li><a href="./html/VRCP28SS.html">VRCP28SS</a><p> Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error</li>
<li><a href="./html/VREDUCEPD.html">VREDUCEPD</a><p> Perform Reduction Transformation on Packed Float64 Values</li>
<li><a href="./html/VREDUCEPS.html">VREDUCEPS</a><p> Perform Reduction Transformation on Packed Float32 Values</li>
<li><a href="./html/VREDUCESD.html">VREDUCESD</a><p> Perform a Reduction Transformation on a Scalar Float64 Value</li>
<li><a href="./html/VREDUCESS.html">VREDUCESS</a><p> Perform a Reduction Transformation on a Scalar Float32 Value</li>
<li><a href="./html/VRNDSCALEPD.html">VRNDSCALEPD</a><p> Round Packed Float64 Values To Include A Given Number Of Fraction Bits</li>
<li><a href="./html/VRNDSCALEPS.html">VRNDSCALEPS</a><p> Round Packed Float32 Values To Include A Given Number Of Fraction Bits</li>
<li><a href="./html/VRNDSCALESD.html">VRNDSCALESD</a><p> Round Scalar Float64 Value To Include A Given Number Of Fraction Bits</li>
<li><a href="./html/VRNDSCALESS.html">VRNDSCALESS</a><p> Round Scalar Float32 Value To Include A Given Number Of Fraction Bits</li>
<li><a href="./html/VRSQRT14PD.html">VRSQRT14PD</a><p> Compute Approximate Reciprocals of Square Roots of Packed Float64 Values</li>
<li><a href="./html/VRSQRT14PS.html">VRSQRT14PS</a><p> Compute Approximate Reciprocals of Square Roots of Packed Float32 Values</li>
<li><a href="./html/VRSQRT14SD.html">VRSQRT14SD</a><p> Compute Approximate Reciprocal of Square Root of Scalar Float64 Value</li>
<li><a href="./html/VRSQRT14SS.html">VRSQRT14SS</a><p> Compute Approximate Reciprocal of Square Root of Scalar Float32 Value</li>
<li><a href="./html/VRSQRT28PD.html">VRSQRT28PD</a><p> Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error</li>
<li><a href="./html/VRSQRT28PS.html">VRSQRT28PS</a><p> Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error</li>
<li><a href="./html/VRSQRT28SD.html">VRSQRT28SD</a><p> Approximation to the Reciprocal Square Root of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error</li>
<li><a href="./html/VRSQRT28SS.html">VRSQRT28SS</a><p> Approximation to the Reciprocal Square Root of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error</li>
<li><a href="./html/VSCALEFPD.html">VSCALEFPD</a><p> Scale Packed Float64 Values With Float64 Values</li>
<li><a href="./html/VSCALEFPS.html">VSCALEFPS</a><p> Scale Packed Float32 Values With Float32 Values</li>
<li><a href="./html/VSCALEFSD.html">VSCALEFSD</a><p> Scale Scalar Float64 Values With Float64 Values</li>
<li><a href="./html/VSCALEFSS.html">VSCALEFSS</a><p> Scale Scalar Float32 Value With Float32 Value</li>
<li><a href="./html/VSCATTERDPS_VSCATTERDPD_VSCATTERQPS_VSCATTERQPD.html">VSCATTERDPS</a><p> Scatter Packed Single, Packed Double with Signed Dword and Qword Indices</li>
<li><a href="./html/VSCATTERDPS_VSCATTERDPD_VSCATTERQPS_VSCATTERQPD.html">VSCATTERQPS</a><p> Scatter Packed Single, Packed Double with Signed Dword and Qword Indices</li>
<li><a href="./html/VSCATTERDPS_VSCATTERDPD_VSCATTERQPS_VSCATTERQPD.html">VSCATTERQPD</a><p> Scatter Packed Single, Packed Double with Signed Dword and Qword Indices</li>
<li><a href="./html/VSCATTERDPS_VSCATTERDPD_VSCATTERQPS_VSCATTERQPD.html">VSCATTERDPD</a><p> Scatter Packed Single, Packed Double with Signed Dword and Qword Indices</li>
<li><a href="./html/VSCATTERPF0DPS_VSCATTERPF0QPS_VSCATTERPF0DPD_VSCATTERPF0QPD.html">VSCATTERPF0DPD</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write</li>
<li><a href="./html/VSCATTERPF0DPS_VSCATTERPF0QPS_VSCATTERPF0DPD_VSCATTERPF0QPD.html">VSCATTERPF0DPS</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write</li>
<li><a href="./html/VSCATTERPF0DPS_VSCATTERPF0QPS_VSCATTERPF0DPD_VSCATTERPF0QPD.html">VSCATTERPF0QPD</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write</li>
<li><a href="./html/VSCATTERPF0DPS_VSCATTERPF0QPS_VSCATTERPF0DPD_VSCATTERPF0QPD.html">VSCATTERPF0QPS</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write</li>
<li><a href="./html/VSCATTERPF1DPS_VSCATTERPF1QPS_VSCATTERPF1DPD_VSCATTERPF1QPD.html">VSCATTERPF1DPD</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write</li>
<li><a href="./html/VSCATTERPF1DPS_VSCATTERPF1QPS_VSCATTERPF1DPD_VSCATTERPF1QPD.html">VSCATTERPF1DPS</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write</li>
<li><a href="./html/VSCATTERPF1DPS_VSCATTERPF1QPS_VSCATTERPF1DPD_VSCATTERPF1QPD.html">VSCATTERPF1QPD</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write</li>
<li><a href="./html/VSCATTERPF1DPS_VSCATTERPF1QPS_VSCATTERPF1DPD_VSCATTERPF1QPD.html">VSCATTERPF1QPS</a><p> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write</li>
<li><a href="./html/VSHUFF32x4_VSHUFF64x2_VSHUFI32x4_VSHUFI64x2.html">VSHUFF32x4</a><p> Shuffle Packed Values at 128-bit Granularity</li>
<li><a href="./html/VSHUFF32x4_VSHUFF64x2_VSHUFI32x4_VSHUFI64x2.html">VSHUFI64x2</a><p> Shuffle Packed Values at 128-bit Granularity</li>
<li><a href="./html/VSHUFF32x4_VSHUFF64x2_VSHUFI32x4_VSHUFI64x2.html">VSHUFI32x4</a><p> Shuffle Packed Values at 128-bit Granularity</li>
<li><a href="./html/VSHUFF32x4_VSHUFF64x2_VSHUFI32x4_VSHUFI64x2.html">VSHUFF64x2</a><p> Shuffle Packed Values at 128-bit Granularity</li>
<li><a href="./html/VTESTPD_VTESTPS.html">VTESTPS</a><p> Packed Bit Test</li>
<li><a href="./html/VTESTPD_VTESTPS.html">VTESTPD</a><p> Packed Bit Test</li>
<li><a href="./html/VZEROALL.html">VZEROALL</a><p> Zero All YMM Registers</li>
<li><a href="./html/VZEROUPPER.html">VZEROUPPER</a><p> Zero Upper Bits of YMM Registers</li>
<li><a href="./html/WAIT_FWAIT.html">FWAIT</a><p> Wait</li>
<li><a href="./html/WAIT_FWAIT.html">WAIT</a><p> Wait</li>
<li><a href="./html/WBINVD.html">WBINVD</a><p> Write Back and Invalidate Cache</li>
<li><a href="./html/WRFSBASE_WRGSBASE.html">WRFSBASE</a><p> Write FS/GS Segment Base</li>
<li><a href="./html/WRFSBASE_WRGSBASE.html">WRGSBASE</a><p> Write FS/GS Segment Base</li>
<li><a href="./html/WRMSR.html">WRMSR</a><p> Write to Model Specific Register</li>
<li><a href="./html/WRPKRU.html">WRPKRU</a><p> Write Data to User Page Key Register</li>
<li><a href="./html/XABORT.html">XABORT</a><p> Transactional Abort</li>
<li><a href="./html/XACQUIRE_XRELEASE.html">XACQUIRE</a><p> Hardware Lock Elision Prefix Hints</li>
<li><a href="./html/XACQUIRE_XRELEASE.html">XRELEASE</a><p> Hardware Lock Elision Prefix Hints</li>
<li><a href="./html/XADD.html">XADD</a><p> Exchange and Add</li>
<li><a href="./html/XBEGIN.html">XBEGIN</a><p> Transactional Begin</li>
<li><a href="./html/XCHG.html">XCHG</a><p> Exchange Register/Memory with Register</li>
<li><a href="./html/XEND.html">XEND</a><p> Transactional End</li>
<li><a href="./html/XGETBV.html">XGETBV</a><p> Get Value of Extended Control Register</li>
<li><a href="./html/XLAT_XLATB.html">XLATB</a><p> Table Look-up Translation</li>
<li><a href="./html/XLAT_XLATB.html">XLAT</a><p> Table Look-up Translation</li>
<li><a href="./html/XOR.html">XOR</a><p> Logical Exclusive OR</li>
<li><a href="./html/XORPD.html">XORPD</a><p> Bitwise Logical XOR of Packed Double Precision Floating-Point Values</li>
<li><a href="./html/XORPD.html">VXORPD</a><p> Bitwise Logical XOR of Packed Double Precision Floating-Point Values</li>
<li><a href="./html/XORPS.html">XORPS</a><p> Bitwise Logical XOR of Packed Single Precision Floating-Point Values</li>
<li><a href="./html/XORPS.html">VXORPS</a><p> Bitwise Logical XOR of Packed Single Precision Floating-Point Values</li>
<li><a href="./html/XRSTOR.html">XRSTOR</a><p> Restore Processor Extended States</li>
<li><a href="./html/XRSTORS.html">XRSTORS</a><p> Restore Processor Extended States Supervisor</li>
<li><a href="./html/XSAVE.html">XSAVE</a><p> Save Processor Extended States</li>
<li><a href="./html/XSAVEC.html">XSAVEC</a><p> Save Processor Extended States with Compaction</li>
<li><a href="./html/XSAVEOPT.html">XSAVEOPT</a><p> Save Processor Extended States Optimized</li>
<li><a href="./html/XSAVES.html">XSAVES</a><p> Save Processor Extended States Supervisor</li>
<li><a href="./html/XSETBV.html">XSETBV</a><p> Set Extended Control Register</li>
<li><a href="./html/XTEST.html">XTEST</a><p> Test If In Transactional Execution</li>
  </body>
</html>