Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0cccd18953c74eb0a58e7a55b2e922f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bcdDisplay4_behav xil_defaultlib.bcdDisplay4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'hundreds' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/bcdDisplay4.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shift_Add3_algorithm
Compiling module xil_defaultlib.Binary_BCD_Converter
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.SlowClock
Compiling module xil_defaultlib.TwoBitCounter
Compiling module xil_defaultlib.decoder2to4
Compiling module xil_defaultlib.Binary_to_7SegmentDisplay
Compiling module xil_defaultlib.bcdDisplay4
Compiling module xil_defaultlib.glbl
Built simulation snapshot bcdDisplay4_behav
