// Seed: 1878311157
module module_0 (
    input  tri0 id_0,
    output wand id_1
);
  wire id_3;
endmodule
module module_1 (
    input uwire id_0
    , id_10,
    output supply1 id_1,
    input supply0 id_2#(.id_11(-1)),
    input wand id_3,
    output logic id_4,
    output tri id_5,
    input wand id_6,
    input tri0 id_7,
    input wire id_8
);
  logic id_12 = id_7;
  module_0 modCall_1 (
      id_7,
      id_1
  );
  assign modCall_1.id_0 = 0;
  always @(-1 or posedge (1) >>> -1) begin : LABEL_0
    id_4 <= id_11;
  end
endmodule
