# Memory-Controller-Verification
Developed and implemented a shared memory module controller in SystemVerilog, followed by the creation of a comprehensive test plan
