## VHDL Overview #1

This lecture will provide a brief overview of the VHDL language.

## Reading

* Chapter 3 & 4 of Chu

## Key Concepts

* Entity/Architecture declarations
* Lexical elements of VHDL
* Predifined data types
* IEEE std_logic_1164 package
* Conurrent signal assignemts
  * Simple signal assignment
  * Conditional signal assignment
  * Selected signal assignment



