sv xil_defaultlib --include "../../../../Project5_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Project5_v2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Project5_v2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ipshared/43fd/hdl/PWM_AXI.sv" \
"../../../bd/design_1/ipshared/43fd/hdl/PWM_v2_0.sv" \
"../../../bd/design_1/ip/design_1_PWM_0_0/sim/design_1_PWM_0_0.sv" \

verilog xil_defaultlib --include "../../../../Project5_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Project5_v2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Project5_v2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
