--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3066478 paths analyzed, 233 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.276ns.
--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.657ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.657ns (7.736ns logic, 10.921ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.591ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.591ns (7.736ns logic, 10.855ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.381ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.AX       net (fanout=3)        1.064   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_1
    -------------------------------------------------  ---------------------------
    Total                                     18.381ns (7.736ns logic, 10.645ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.336ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X17Y57.A4      net (fanout=1)        1.323   M_inp_a_q[10]
    SLICE_X17Y57.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y12.B10      net (fanout=11)       1.655   M_alu_a[10]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.336ns (7.741ns logic, 10.595ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.333ns (Levels of Logic = 8)
  Clock Path Skew:      -0.579ns (0.689 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X6Y46.B3       net (fanout=4)        1.408   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X6Y46.B        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_state_q_FSM_FFd5-In5
    SLICE_X7Y48.C2       net (fanout=2)        0.751   M_state_q_FSM_FFd5-In6
    SLICE_X7Y48.C        Tilo                  0.259   M_state_q_FSM_FFd5-In5
                                                       M_state_q_FSM_FFd5-In10_SW0
    SLICE_X9Y49.A1       net (fanout=1)        1.022   N116
    SLICE_X9Y49.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In10
    SLICE_X8Y51.BX       net (fanout=3)        0.971   M_state_q_FSM_FFd5-In
    SLICE_X8Y51.CLK      Tdick                 0.085   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.333ns (7.512ns logic, 10.821ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  1.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.270ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X17Y57.A4      net (fanout=1)        1.323   M_inp_a_q[10]
    SLICE_X17Y57.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y12.B10      net (fanout=11)       1.655   M_alu_a[10]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.270ns (7.741ns logic, 10.529ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  1.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.259ns (Levels of Logic = 8)
  Clock Path Skew:      -0.579ns (0.689 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X6Y46.B3       net (fanout=4)        1.408   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X6Y46.B        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_state_q_FSM_FFd5-In5
    SLICE_X7Y48.C2       net (fanout=2)        0.751   M_state_q_FSM_FFd5-In6
    SLICE_X7Y48.C        Tilo                  0.259   M_state_q_FSM_FFd5-In5
                                                       M_state_q_FSM_FFd5-In10_SW0
    SLICE_X9Y49.A1       net (fanout=1)        1.022   N116
    SLICE_X9Y49.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In10
    SLICE_X8Y51.CX       net (fanout=3)        0.897   M_state_q_FSM_FFd5-In
    SLICE_X8Y51.CLK      Tdick                 0.085   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     18.259ns (7.512ns logic, 10.747ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.241ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y49.A2      net (fanout=1)        1.205   alu/n0010[6]
    SLICE_X11Y49.A       Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o<15>1
                                                       alu/Mmux_out135
    SLICE_X6Y45.B5       net (fanout=9)        1.283   M_alu_out[6]
    SLICE_X6Y45.B        Tilo                  0.235   N75
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>111
    SLICE_X6Y46.D4       net (fanout=4)        0.480   M_alu_out[15]_GND_1_o_equal_49_o<15>11
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.241ns (7.717ns logic, 10.524ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.182ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y49.A2      net (fanout=1)        1.205   alu/n0010[6]
    SLICE_X11Y49.A       Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o<15>1
                                                       alu/Mmux_out135
    SLICE_X11Y50.D3      net (fanout=9)        0.596   M_alu_out[6]
    SLICE_X11Y50.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X10Y46.A1      net (fanout=4)        1.130   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X10Y46.A       Tilo                  0.235   N243
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y45.D2       net (fanout=8)        0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y45.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_F
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.182ns (7.767ns logic, 10.415ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.175ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y49.A2      net (fanout=1)        1.205   alu/n0010[6]
    SLICE_X11Y49.A       Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o<15>1
                                                       alu/Mmux_out135
    SLICE_X6Y45.B5       net (fanout=9)        1.283   M_alu_out[6]
    SLICE_X6Y45.B        Tilo                  0.235   N75
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>111
    SLICE_X6Y46.D4       net (fanout=4)        0.480   M_alu_out[15]_GND_1_o_equal_49_o<15>11
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.175ns (7.717ns logic, 10.458ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.170ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M14      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X5Y47.D6       net (fanout=4)        1.024   n0010[14]
    SLICE_X5Y47.D        Tilo                  0.259   Mmux_out65
                                                       alu/Mmux_out65_1
    SLICE_X7Y47.C2       net (fanout=2)        0.741   Mmux_out65
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.170ns (7.741ns logic, 10.429ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.153ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M9       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y49.A6      net (fanout=1)        1.229   alu/n0010[9]
    SLICE_X13Y49.A       Tilo                  0.259   M_state_q_FSM_FFd5-In9
                                                       alu/Mmux_out165
    SLICE_X8Y49.D4       net (fanout=12)       0.850   M_alu_out[9]
    SLICE_X8Y49.D        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_107_o<15>11
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>111
    SLICE_X10Y46.A3      net (fanout=7)        0.828   M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X10Y46.A       Tilo                  0.235   N243
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y45.D2       net (fanout=8)        0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y45.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_F
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.153ns (7.762ns logic, 10.391ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  1.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.116ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y49.A2      net (fanout=1)        1.205   alu/n0010[6]
    SLICE_X11Y49.A       Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o<15>1
                                                       alu/Mmux_out135
    SLICE_X11Y50.D3      net (fanout=9)        0.596   M_alu_out[6]
    SLICE_X11Y50.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X10Y46.A1      net (fanout=4)        1.130   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X10Y46.A       Tilo                  0.235   N243
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y45.D2       net (fanout=8)        0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y45.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_F
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.116ns (7.767ns logic, 10.349ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.104ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M14      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X5Y47.D6       net (fanout=4)        1.024   n0010[14]
    SLICE_X5Y47.D        Tilo                  0.259   Mmux_out65
                                                       alu/Mmux_out65_1
    SLICE_X7Y47.C2       net (fanout=2)        0.741   Mmux_out65
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.104ns (7.741ns logic, 10.363ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_14 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.107ns (Levels of Logic = 8)
  Clock Path Skew:      -0.576ns (0.684 - 1.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_14 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 1.778   io_dip_14_IBUF
                                                       M_inp_a_q_14
    SLICE_X16Y54.A4      net (fanout=1)        1.239   M_inp_a_q[14]
    SLICE_X16Y54.A       Tilo                  0.254   M_inp_a_q[7]
                                                       Mmux_M_alu_a61
    DSP48_X0Y12.B14      net (fanout=10)       1.515   M_alu_a[14]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.107ns (7.736ns logic, 10.371ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  1.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.090ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X8Y49.D2       net (fanout=11)       1.190   M_alu_out[5]
    SLICE_X8Y49.D        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_107_o<15>11
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>111
    SLICE_X10Y46.A3      net (fanout=7)        0.828   M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X10Y46.A       Tilo                  0.235   N243
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y45.D2       net (fanout=8)        0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y45.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_F
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.090ns (7.757ns logic, 10.333ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.087ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M9       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y49.A6      net (fanout=1)        1.229   alu/n0010[9]
    SLICE_X13Y49.A       Tilo                  0.259   M_state_q_FSM_FFd5-In9
                                                       alu/Mmux_out165
    SLICE_X8Y49.D4       net (fanout=12)       0.850   M_alu_out[9]
    SLICE_X8Y49.D        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_107_o<15>11
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>111
    SLICE_X10Y46.A3      net (fanout=7)        0.828   M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X10Y46.A       Tilo                  0.235   N243
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y45.D2       net (fanout=8)        0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y45.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_F
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.087ns (7.762ns logic, 10.325ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  1.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.080ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y46.D3       net (fanout=3)        0.612   M_state_q_FSM_FFd3-In13
    SLICE_X9Y46.D        Tilo                  0.259   N144
                                                       M_state_q_FSM_FFd6-In11_SW0
    SLICE_X9Y49.D4       net (fanout=1)        0.688   N144
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.080ns (7.736ns logic, 10.344ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_4 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.073ns (Levels of Logic = 8)
  Clock Path Skew:      -0.586ns (0.684 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_4 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       M_inp_b_q_4
    SLICE_X14Y59.A1      net (fanout=1)        1.621   M_inp_b_q[4]
    SLICE_X14Y59.A       Tilo                  0.235   M_alu_b[7]
                                                       Mmux_M_alu_b11
    DSP48_X0Y12.A4       net (fanout=7)        1.747   M_alu_b[4]
    DSP48_X0Y12.M5       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.073ns (7.088ns logic, 10.985ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.071ns (Levels of Logic = 8)
  Clock Path Skew:      -0.586ns (0.684 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X15Y60.A4      net (fanout=1)        1.144   M_inp_b_q[9]
    SLICE_X15Y60.A       Tilo                  0.259   M_alu_b[9]
                                                       Mmux_M_alu_b161
    DSP48_X0Y12.A9       net (fanout=7)        2.198   M_alu_b[9]
    DSP48_X0Y12.M5       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.071ns (7.112ns logic, 10.959ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.060ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X17Y57.A4      net (fanout=1)        1.323   M_inp_a_q[10]
    SLICE_X17Y57.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y12.B10      net (fanout=11)       1.655   M_alu_a[10]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.AX       net (fanout=3)        1.064   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_1
    -------------------------------------------------  ---------------------------
    Total                                     18.060ns (7.741ns logic, 10.319ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.055ns (Levels of Logic = 8)
  Clock Path Skew:      -0.579ns (0.689 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X6Y46.B3       net (fanout=4)        1.408   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X6Y46.B        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_state_q_FSM_FFd5-In5
    SLICE_X7Y48.C2       net (fanout=2)        0.751   M_state_q_FSM_FFd5-In6
    SLICE_X7Y48.C        Tilo                  0.259   M_state_q_FSM_FFd5-In5
                                                       M_state_q_FSM_FFd5-In10_SW0
    SLICE_X9Y49.A1       net (fanout=1)        1.022   N116
    SLICE_X9Y49.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In10
    SLICE_X8Y51.AX       net (fanout=3)        0.693   M_state_q_FSM_FFd5-In
    SLICE_X8Y51.CLK      Tdick                 0.085   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.055ns (7.512ns logic, 10.543ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  1.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_14 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.041ns (Levels of Logic = 8)
  Clock Path Skew:      -0.576ns (0.684 - 1.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_14 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 1.778   io_dip_14_IBUF
                                                       M_inp_a_q_14
    SLICE_X16Y54.A4      net (fanout=1)        1.239   M_inp_a_q[14]
    SLICE_X16Y54.A       Tilo                  0.254   M_inp_a_q[7]
                                                       Mmux_M_alu_a61
    DSP48_X0Y12.B14      net (fanout=10)       1.515   M_alu_a[14]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.041ns (7.736ns logic, 10.305ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  1.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.024ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X8Y49.D2       net (fanout=11)       1.190   M_alu_out[5]
    SLICE_X8Y49.D        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_107_o<15>11
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>111
    SLICE_X10Y46.A3      net (fanout=7)        0.828   M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X10Y46.A       Tilo                  0.235   N243
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y45.D2       net (fanout=8)        0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y45.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_F
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.024ns (7.757ns logic, 10.267ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.025ns (Levels of Logic = 8)
  Clock Path Skew:      -0.579ns (0.689 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y49.A2      net (fanout=1)        1.205   alu/n0010[6]
    SLICE_X11Y49.A       Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o<15>1
                                                       alu/Mmux_out135
    SLICE_X6Y45.B5       net (fanout=9)        1.283   M_alu_out[6]
    SLICE_X6Y45.B        Tilo                  0.235   N75
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>111
    SLICE_X5Y47.A1       net (fanout=4)        1.090   M_alu_out[15]_GND_1_o_equal_49_o<15>11
    SLICE_X5Y47.A        Tilo                  0.259   Mmux_out65
                                                       M_alu_out[15]_GND_1_o_equal_81_o<15>1
    SLICE_X10Y46.B2      net (fanout=2)        1.063   M_alu_out[15]_GND_1_o_equal_81_o
    SLICE_X10Y46.B       Tilo                  0.235   N243
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X12Y49.B2      net (fanout=1)        1.153   M_state_q_FSM_FFd4-In8
    SLICE_X12Y49.B       Tilo                  0.254   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X12Y49.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd4-In10
    SLICE_X12Y49.A       Tilo                  0.254   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X11Y50.CX      net (fanout=3)        0.877   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     18.025ns (7.536ns logic, 10.489ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.014ns (Levels of Logic = 8)
  Clock Path Skew:      -0.584ns (0.684 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X16Y57.A1      net (fanout=1)        1.582   M_inp_a_q[11]
    SLICE_X16Y57.A       Tilo                  0.254   M_alu_a[11]
                                                       Mmux_M_alu_a31
    DSP48_X0Y12.B11      net (fanout=11)       1.722   M_alu_a[11]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y46.D3       net (fanout=3)        0.612   M_state_q_FSM_FFd3-In13
    SLICE_X9Y46.D        Tilo                  0.259   N144
                                                       M_state_q_FSM_FFd6-In11_SW0
    SLICE_X9Y49.D4       net (fanout=1)        0.688   N144
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.014ns (7.736ns logic, 10.278ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.021ns (Levels of Logic = 8)
  Clock Path Skew:      -0.574ns (0.684 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X16Y55.D3      net (fanout=1)        1.356   M_inp_a_q[13]
    SLICE_X16Y55.D       Tilo                  0.254   M_inp_b_q[13]
                                                       Mmux_M_alu_a51
    DSP48_X0Y12.B13      net (fanout=11)       1.312   M_alu_a[13]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.BX       net (fanout=3)        1.340   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.021ns (7.736ns logic, 10.285ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_4 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.007ns (Levels of Logic = 8)
  Clock Path Skew:      -0.586ns (0.684 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_4 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       M_inp_b_q_4
    SLICE_X14Y59.A1      net (fanout=1)        1.621   M_inp_b_q[4]
    SLICE_X14Y59.A       Tilo                  0.235   M_alu_b[7]
                                                       Mmux_M_alu_b11
    DSP48_X0Y12.A4       net (fanout=7)        1.747   M_alu_b[4]
    DSP48_X0Y12.M5       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.007ns (7.088ns logic, 10.919ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd6_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.005ns (Levels of Logic = 8)
  Clock Path Skew:      -0.586ns (0.684 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd6_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X15Y60.A4      net (fanout=1)        1.144   M_inp_b_q[9]
    SLICE_X15Y60.A       Tilo                  0.259   M_alu_b[9]
                                                       Mmux_M_alu_b161
    DSP48_X0Y12.A9       net (fanout=7)        2.198   M_alu_b[9]
    DSP48_X0Y12.M5       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.C2       net (fanout=4)        1.035   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y45.CMUX     Tilo                  0.430   M_state_q_FSM_FFd3-In13
                                                       M_state_q_FSM_FFd3-In131_G
                                                       M_state_q_FSM_FFd3-In131
    SLICE_X9Y45.D2       net (fanout=3)        0.764   M_state_q_FSM_FFd3-In13
    SLICE_X9Y45.D        Tilo                  0.259   N145
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y49.D1       net (fanout=1)        1.113   N145
    SLICE_X9Y49.D        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6-In11
    SLICE_X9Y53.CX       net (fanout=3)        1.274   M_state_q_FSM_FFd6-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    -------------------------------------------------  ---------------------------
    Total                                     18.005ns (7.112ns logic, 10.893ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.012ns (Levels of Logic = 8)
  Clock Path Skew:      -0.579ns (0.689 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X17Y57.A4      net (fanout=1)        1.323   M_inp_a_q[10]
    SLICE_X17Y57.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y12.B10      net (fanout=11)       1.655   M_alu_a[10]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y52.A6       net (fanout=1)        0.831   alu/n0010[5]
    SLICE_X8Y52.A        Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_out125
    SLICE_X7Y47.C1       net (fanout=11)       1.426   M_alu_out[5]
    SLICE_X7Y47.C        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_77_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1_SW0
    SLICE_X6Y46.D6       net (fanout=2)        1.108   N6
    SLICE_X6Y46.D        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X6Y46.B3       net (fanout=4)        1.408   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X6Y46.B        Tilo                  0.235   M_alu_out[15]_GND_1_o_equal_49_o<15>1
                                                       M_state_q_FSM_FFd5-In5
    SLICE_X7Y48.C2       net (fanout=2)        0.751   M_state_q_FSM_FFd5-In6
    SLICE_X7Y48.C        Tilo                  0.259   M_state_q_FSM_FFd5-In5
                                                       M_state_q_FSM_FFd5-In10_SW0
    SLICE_X9Y49.A1       net (fanout=1)        1.022   N116
    SLICE_X9Y49.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In10
    SLICE_X8Y51.BX       net (fanout=3)        0.971   M_state_q_FSM_FFd5-In
    SLICE_X8Y51.CLK      Tdick                 0.085   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.012ns (7.517ns logic, 10.495ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_inp_b_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_inp_b_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_inp_b_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_inp_b_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_inp_b_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_inp_b_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_inp_b_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_inp_b_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_inp_b_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_inp_b_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_inp_a_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_inp_a_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_inp_a_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_inp_a_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_inp_a_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: M_inp_a_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.276|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3066478 paths, 0 nets, and 1642 connections

Design statistics:
   Minimum period:  19.276ns{1}   (Maximum frequency:  51.878MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 14:15:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



