Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Leon\Desktop\universidade\PCID\projeto01\unsaved.qsys --block-symbol-file --output-directory=C:\Users\Leon\Desktop\universidade\PCID\projeto01\unsaved --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading projeto01/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding sram [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: unsaved.sram: sram.avalon_sram_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Leon\Desktop\universidade\PCID\projeto01\unsaved.qsys --synthesis=VERILOG --output-directory=C:\Users\Leon\Desktop\universidade\PCID\projeto01\unsaved\synthesis --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading projeto01/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding sram [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: unsaved.sram: sram.avalon_sram_slave must be connected to an Avalon-MM master
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: sram: Starting Generation of the SRAM Controller
Info: sram: "unsaved" instantiated altera_up_avalon_sram "sram"
Info: rst_controller: "unsaved" instantiated altera_reset_controller "rst_controller"
Info: unsaved: Done "unsaved" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
