---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 130
      num_constraints: 132
      at: a71341b2b50406ecfe8b2f78722dc024a8e38e3bab2a9bd264f7fe94708baf19
      bt: 072a405722cf41e07641a408a35670809784d5ca63f899658bd6f2d2802adf27
      ct: f9be8ca1aa62601c1e112922428b472a72a0b3260e144ed71e8accbcc7f466f8
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, 2"
      - "  store &v4, v2"
      - "  repeat 2, &v5, false, 0, 2"
      - "    sub &v6, v4, 1"
      - "    store &v4, v6"
      - "  eq &v7, v4, 1"
      - "  retn v7"
      - "decl f1: <8>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <9>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f3: <10>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f4: <11>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <12>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f6: <13>"
      - "  retn false"
      - "decl f7: <14>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <15>"
      - "  retn false"
      - "decl f9: <16>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f10: <17>"
      - "  retn 'a'"
      - "decl f11: <18>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f12: <19>"
      - "  retn 'a'"
      - "decl f13: <20>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f14: <21>"
      - "  retn []"
      - "decl f15: <22>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f16: <23>"
      - "  retn []"
      - "decl f17: <24>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f18: <25>"
      - "  retn []group"
      - "decl f19: <26>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <27>"
      - "  retn []group"
      - "decl f21: <28>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <29>"
      - "  retn 0"
      - "decl f23: <30>"
      - "  retn [0]"
      - "decl f24: <31>"
      - "  retn 0"
      - "decl f25: <32>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <33>"
      - "  retn 0"
      - "decl f27: <34>"
      - "  retn [0, 0]"
      - "decl f28: <35>"
      - "  retn 0"
      - "decl f29: <36>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <37>"
      - "  retn 0"
      - "decl f31: <38>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <39>"
      - "  retn 0"
      - "decl f33: <40>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <41>"
      - "  retn 0"
      - "decl f35: <42>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f36: <43>"
      - "  retn 0"
      - "decl f37: <44>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <45>"
      - "  retn 0"
      - "decl f39: <46>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <47>"
      - "  retn 0"
      - "decl f41: <48>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <49>"
      - "  retn 0"
      - "decl f43: <50>"
      - "  retn [0]"
      - "decl f44: <51>"
      - "  retn 0"
      - "decl f45: <52>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f46: <53>"
      - "  retn 0"
      - "decl f47: <54>"
      - "  retn [0, 0]"
      - "decl f48: <55>"
      - "  retn 0"
      - "decl f49: <56>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f50: <57>"
      - "  retn 0"
      - "decl f51: <58>"
      - "  retn [0, 0, 0, 0]"
      - "decl f52: <59>"
      - "  retn 0"
      - "decl f53: <60>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f54: <61>"
      - "  retn 0"
      - "decl f55: <62>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <63>"
      - "  retn 0"
      - "decl f57: <64>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f58: <65>"
      - "  retn 0"
      - "decl f59: <66>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <67>"
      - "  retn 0"
      - ""
    output:
      - input_file: inputs/u32_3.in
        output:
          registers:
            a:
              type: bool
              value: "true"
    initial_ast: 9a044164b91763b186e1b252dcb570ec7804fcac1ec34a9294eee4a9da53a208
    imports_resolved_ast: 3f0d4d58cc53d066a059dc4254b50d21990d5d5ad0f24ee7d33ad7a2137bb3bb
    canonicalized_ast: 804fbd5c07555077d278bc98ccec50e8b8059002c1b0b2b9552c0b32ba766860
    type_inferenced_ast: c96e000d749cc8dbce0f48715158f19b0c01381422245565e707dc82d9c3f30a
