{"vcs1":{"timestamp_begin":1768576141.004899186, "rt":3.24, "ut":2.38, "st":0.31}}
{"vcselab":{"timestamp_begin":1768576144.349254266, "rt":0.85, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1768576145.307306401, "rt":0.57, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768576140.352766449}
{"VCS_COMP_START_TIME": 1768576140.352766449}
{"VCS_COMP_END_TIME": 1768577404.633737887}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331728}}
{"stitch_vcselab": {"peak_mem": 231536}}
