

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:55:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        los
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.118 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_417_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lfsr_0 = alloca i32 1"   --->   Operation 7 'alloca' 'lfsr_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln409 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [benchmarks/jianyicheng/los/src/los.cpp:409]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%obstacles_0 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:410]   --->   Operation 10 'alloca' 'obstacles_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%obstacles_1 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:410]   --->   Operation 11 'alloca' 'obstacles_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%obstacles_2 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:410]   --->   Operation 12 'alloca' 'obstacles_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%obstacles_3 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:411]   --->   Operation 13 'alloca' 'obstacles_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%obstacles_4 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:411]   --->   Operation 14 'alloca' 'obstacles_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%obstacles_5 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:411]   --->   Operation 15 'alloca' 'obstacles_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%obstacles_6 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:412]   --->   Operation 16 'alloca' 'obstacles_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%obstacles_7 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:412]   --->   Operation 17 'alloca' 'obstacles_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%results_0 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:413]   --->   Operation 18 'alloca' 'results_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%results_1 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:413]   --->   Operation 19 'alloca' 'results_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%results_2 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:413]   --->   Operation 20 'alloca' 'results_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%results_3 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:413]   --->   Operation 21 'alloca' 'results_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%results_4 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:414]   --->   Operation 22 'alloca' 'results_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%results_5 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:414]   --->   Operation 23 'alloca' 'results_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%results_6 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:414]   --->   Operation 24 'alloca' 'results_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%results_7 = alloca i64 1" [benchmarks/jianyicheng/los/src/los.cpp:414]   --->   Operation 25 'alloca' 'results_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 44257, i16 %lfsr_0"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln417 = store i11 0, i11 %i" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 27 'store' 'store_ln417' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln417 = br void %for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 28 'br' 'br_ln417' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.63ns)   --->   "%icmp_ln417 = icmp_eq  i11 %i_1, i11 1024" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 30 'icmp' 'icmp_ln417' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.63ns)   --->   "%add_ln417 = add i11 %i_1, i11 1" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 31 'add' 'add_ln417' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln417 = br i1 %icmp_ln417, void %for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split, void %for.end" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 32 'br' 'br_ln417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln417 = store i11 %add_ln417, i11 %i" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 33 'store' 'store_ln417' <Predicate = (!icmp_ln417)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.54>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%lfsr_0_load = load i16 %lfsr_0" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 34 'load' 'lfsr_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i11 %i_1" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 35 'zext' 'zext_ln417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln417 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 36 'specpipeline' 'specpipeline_ln417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln417 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 38 'specloopname' 'specloopname_ln417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%trunc_ln19 = trunc i16 %lfsr_0_load" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 39 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 2" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 40 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 3" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 41 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 5" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 42 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.97ns)   --->   "%xor_ln19_1 = xor i1 %tmp_2, i1 %tmp_3" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 43 'xor' 'xor_ln19_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%xor_ln19 = xor i1 %xor_ln19_1, i1 %tmp_1" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 44 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln19_2 = xor i1 %xor_ln19, i1 %trunc_ln19" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 45 'xor' 'xor_ln19_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 46 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%obstacles_0_addr = getelementptr i1 %obstacles_0, i64 0, i64 %zext_ln417" [benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 47 'getelementptr' 'obstacles_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln418 = store i1 %tmp_4, i10 %obstacles_0_addr" [benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 48 'store' 'store_ln418' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 4" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:419->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 49 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 6" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:419->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 50 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_5)   --->   "%xor_ln19_3 = xor i1 %tmp_2, i1 %tmp_4" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:419->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 51 'xor' 'xor_ln19_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.97ns)   --->   "%xor_ln19_4 = xor i1 %tmp_5, i1 %tmp_6" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:419->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 52 'xor' 'xor_ln19_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln19_5 = xor i1 %xor_ln19_4, i1 %xor_ln19_3" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:419->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 53 'xor' 'xor_ln19_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%obstacles_1_addr = getelementptr i1 %obstacles_1, i64 0, i64 %zext_ln417" [benchmarks/jianyicheng/los/src/los.cpp:419->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 54 'getelementptr' 'obstacles_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln419 = store i1 %tmp_1, i10 %obstacles_1_addr" [benchmarks/jianyicheng/los/src/los.cpp:419->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 55 'store' 'store_ln419' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 7" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:420->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 56 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_8)   --->   "%xor_ln19_6 = xor i1 %tmp_5, i1 %tmp_1" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:420->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 57 'xor' 'xor_ln19_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.97ns)   --->   "%xor_ln19_7 = xor i1 %tmp_3, i1 %tmp_7" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:420->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 58 'xor' 'xor_ln19_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln19_8 = xor i1 %xor_ln19_7, i1 %xor_ln19_6" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:420->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 59 'xor' 'xor_ln19_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%obstacles_2_addr = getelementptr i1 %obstacles_2, i64 0, i64 %zext_ln417" [benchmarks/jianyicheng/los/src/los.cpp:420->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 60 'getelementptr' 'obstacles_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln420 = store i1 %tmp_2, i10 %obstacles_2_addr" [benchmarks/jianyicheng/los/src/los.cpp:420->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 61 'store' 'store_ln420' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 8" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:421->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 62 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.97ns)   --->   "%xor_ln19_9 = xor i1 %tmp_6, i1 %tmp_8" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:421->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 63 'xor' 'xor_ln19_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns)   --->   "%xor_ln19_10 = xor i1 %xor_ln19_9, i1 %xor_ln19_1" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:421->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 64 'xor' 'xor_ln19_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%obstacles_3_addr = getelementptr i1 %obstacles_3, i64 0, i64 %zext_ln417" [benchmarks/jianyicheng/los/src/los.cpp:421->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 65 'getelementptr' 'obstacles_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln421 = store i1 %tmp_5, i10 %obstacles_3_addr" [benchmarks/jianyicheng/los/src/los.cpp:421->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 66 'store' 'store_ln421' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 9" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:422->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 67 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.97ns)   --->   "%xor_ln19_11 = xor i1 %tmp_7, i1 %tmp_9" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:422->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 68 'xor' 'xor_ln19_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns)   --->   "%xor_ln19_12 = xor i1 %xor_ln19_11, i1 %xor_ln19_4" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:422->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 69 'xor' 'xor_ln19_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%obstacles_4_addr = getelementptr i1 %obstacles_4, i64 0, i64 %zext_ln417" [benchmarks/jianyicheng/los/src/los.cpp:422->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 70 'getelementptr' 'obstacles_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln422 = store i1 %tmp_3, i10 %obstacles_4_addr" [benchmarks/jianyicheng/los/src/los.cpp:422->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 71 'store' 'store_ln422' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 10" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:423->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 72 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_14)   --->   "%xor_ln19_13 = xor i1 %tmp_8, i1 %tmp_10" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:423->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 73 'xor' 'xor_ln19_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln19_14 = xor i1 %xor_ln19_13, i1 %xor_ln19_7" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:423->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 74 'xor' 'xor_ln19_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%obstacles_5_addr = getelementptr i1 %obstacles_5, i64 0, i64 %zext_ln417" [benchmarks/jianyicheng/los/src/los.cpp:423->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 75 'getelementptr' 'obstacles_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (3.25ns)   --->   "%store_ln423 = store i1 %tmp_6, i10 %obstacles_5_addr" [benchmarks/jianyicheng/los/src/los.cpp:423->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 76 'store' 'store_ln423' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_16)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 11" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:424->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 77 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_16)   --->   "%xor_ln19_15 = xor i1 %tmp_9, i1 %tmp_11" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:424->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 78 'xor' 'xor_ln19_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln19_16 = xor i1 %xor_ln19_15, i1 %xor_ln19_9" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:424->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 79 'xor' 'xor_ln19_16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%obstacles_6_addr = getelementptr i1 %obstacles_6, i64 0, i64 %zext_ln417" [benchmarks/jianyicheng/los/src/los.cpp:424->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 80 'getelementptr' 'obstacles_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln424 = store i1 %tmp_7, i10 %obstacles_6_addr" [benchmarks/jianyicheng/los/src/los.cpp:424->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 81 'store' 'store_ln424' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_18)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 12" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:425->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 82 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %lfsr_0_load, i32 8, i32 15" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:425->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 83 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_18)   --->   "%xor_ln19_17 = xor i1 %tmp_10, i1 %tmp_12" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:425->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 84 'xor' 'xor_ln19_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln19_18 = xor i1 %xor_ln19_17, i1 %xor_ln19_11" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:425->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 85 'xor' 'xor_ln19_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln19_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i8, i1 %xor_ln19_18, i1 %xor_ln19_16, i1 %xor_ln19_14, i1 %xor_ln19_12, i1 %xor_ln19_10, i1 %xor_ln19_8, i1 %xor_ln19_5, i1 %xor_ln19_2, i8 %tmp" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:425->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 86 'bitconcatenate' 'or_ln19_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%obstacles_7_addr = getelementptr i1 %obstacles_7, i64 0, i64 %zext_ln417" [benchmarks/jianyicheng/los/src/los.cpp:425->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 87 'getelementptr' 'obstacles_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln425 = store i1 %tmp_8, i10 %obstacles_7_addr" [benchmarks/jianyicheng/los/src/los.cpp:425->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 88 'store' 'store_ln425' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln19 = store i16 %or_ln19_7, i16 %lfsr_0" [benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:425->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 89 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln417 = br void %for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i" [benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417]   --->   Operation 90 'br' 'br_ln417' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln428 = call void @los, i1 %obstacles_0, i1 %obstacles_1, i1 %obstacles_2, i1 %obstacles_3, i1 %obstacles_4, i1 %obstacles_5, i1 %obstacles_6, i1 %obstacles_7, i1 %results_0, i1 %results_1, i1 %results_2, i1 %results_3, i1 %results_4, i1 %results_5, i1 %results_6, i1 %results_7" [benchmarks/jianyicheng/los/src/los.cpp:428]   --->   Operation 91 'call' 'call_ln428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln428 = call void @los, i1 %obstacles_0, i1 %obstacles_1, i1 %obstacles_2, i1 %obstacles_3, i1 %obstacles_4, i1 %obstacles_5, i1 %obstacles_6, i1 %obstacles_7, i1 %results_0, i1 %results_1, i1 %results_2, i1 %results_3, i1 %results_4, i1 %results_5, i1 %results_6, i1 %results_7" [benchmarks/jianyicheng/los/src/los.cpp:428]   --->   Operation 92 'call' 'call_ln428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln432 = ret i32 0" [benchmarks/jianyicheng/los/src/los.cpp:432]   --->   Operation 93 'ret' 'ret_ln432' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 16 bit ('lfsr_0') [2]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 44257 on local variable 'lfsr_0' [21]  (1.588 ns)

 <State 2>: 3.227ns
The critical path consists of the following:
	'load' operation 11 bit ('i', benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417) on local variable 'i', benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417 [25]  (0.000 ns)
	'add' operation 11 bit ('add_ln417', benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417) [27]  (1.639 ns)
	'store' operation 0 bit ('store_ln417', benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417) of variable 'add_ln417', benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417 on local variable 'i', benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417 [86]  (1.588 ns)

 <State 3>: 3.544ns
The critical path consists of the following:
	'load' operation 16 bit ('lfsr_0_load', benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417) on local variable 'lfsr_0' [30]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln19_1', benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:418->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417) [39]  (0.978 ns)
	'xor' operation 1 bit ('xor_ln19_10', benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:421->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417) [60]  (0.978 ns)
	'store' operation 0 bit ('store_ln19', benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:425->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417) of variable 'or_ln19_7', benchmarks/jianyicheng/los/src/los.cpp:19->benchmarks/jianyicheng/los/src/los.cpp:425->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417->benchmarks/jianyicheng/los/src/los.cpp:417 on local variable 'lfsr_0' [85]  (1.588 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
