
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 341.902 ; gain = 86.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/top.sv:23]
	Parameter NumSpr bound to: 4 - type: integer 
	Parameter SABits bound to: 12 - type: integer 
	Parameter NumLoc bound to: 1200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vgadisplaydriver' [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/vgadisplaydriver.sv:12]
	Parameter NumSpr bound to: 4 - type: integer 
	Parameter SABits bound to: 12 - type: integer 
	Parameter NumLoc bound to: 1200 - type: integer 
	Parameter NumCol bound to: 40 - type: integer 
	Parameter NumRow bound to: 30 - type: integer 
	Parameter LocBitmap bound to: 1024 - type: integer 
	Parameter RGBSize bound to: 12 - type: integer 
	Parameter initfile bound to: bitmap_memory.mem - type: string 
INFO: [Synth 8-6157] synthesizing module 'vgatimer' [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/vgatimer.sv:26]
INFO: [Synth 8-6157] synthesizing module 'xycounter' [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv:24]
	Parameter width bound to: 800 - type: integer 
	Parameter height bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xycounter' (1#1) [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'vgatimer' (2#1) [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/vgatimer.sv:26]
INFO: [Synth 8-6157] synthesizing module 'rom_module' [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/rom_module.sv:34]
	Parameter Nloc bound to: 1024 - type: integer 
	Parameter Dbits bound to: 12 - type: integer 
	Parameter initfile bound to: bitmap_memory.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'bitmap_memory.mem' is read successfully [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/rom_module.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rom_module' (3#1) [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/rom_module.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'vgadisplaydriver' (4#1) [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/vgadisplaydriver.sv:12]
WARNING: [Synth 8-689] width (12) of port connection 'screen_addr' does not match port width (11) of module 'vgadisplaydriver' [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/top.sv:36]
INFO: [Synth 8-6157] synthesizing module 'screenmem' [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/screenmem.sv:23]
	Parameter Nloc bound to: 1200 - type: integer 
	Parameter Dbits bound to: 2 - type: integer 
	Parameter initfile bound to: screen_memory.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'screen_memory.mem' is read successfully [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/screenmem.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'screenmem' (5#1) [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/screenmem.sv:23]
WARNING: [Synth 8-689] width (12) of port connection 'addr' does not match port width (11) of module 'screenmem' [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/top.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 397.648 ; gain = 142.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 397.648 ; gain = 142.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 397.648 ; gain = 142.113
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/constrs_1/imports/new/clock.xdc]
Finished Parsing XDC File [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/constrs_1/imports/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/constrs_1/imports/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/constrs_1/new/VGA.xdc]
Finished Parsing XDC File [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/constrs_1/new/VGA.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/constrs_1/new/VGA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.504 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.512 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 735.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 735.512 ; gain = 479.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 735.512 ; gain = 479.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 735.512 ; gain = 479.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 735.512 ; gain = 479.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
Module vgatimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module vgadisplaydriver 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 735.512 ; gain = 479.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom_module  | p_0_out    | 1024x12       | LUT            | 
|screenmem   | p_0_out    | 2048x2        | LUT            | 
|top         | p_0_out    | 2048x2        | LUT            | 
|top         | p_0_out    | 1024x12       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 737.066 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 757.438 ; gain = 501.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 758.586 ; gain = 503.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 758.586 ; gain = 503.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 758.586 ; gain = 503.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 758.586 ; gain = 503.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 758.586 ; gain = 503.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 758.586 ; gain = 503.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 758.586 ; gain = 503.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     2|
|4     |LUT2   |    10|
|5     |LUT3   |     7|
|6     |LUT4   |     9|
|7     |LUT5   |     6|
|8     |LUT6   |    15|
|9     |FDRE   |    22|
|10    |IBUF   |     1|
|11    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |    90|
|2     |  vga          |vgadisplaydriver |    74|
|3     |    myvgatimer |vgatimer         |    72|
|4     |      xy       |xycounter        |    68|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 758.586 ; gain = 503.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 758.586 ; gain = 165.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 758.586 ; gain = 503.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 759.715 ; gain = 504.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 14:45:03 2020...
