// Seed: 2640318825
module module_0 ();
  logic id_1, id_2;
  logic id_3, id_4;
  logic id_5, id_6;
  logic id_7 = 1;
  always id_0 <= id_5 ? {1{1'd0 + 1}} : 1;
endmodule
