{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 18:16:53 2010 " "Info: Processing started: Mon Jul 19 18:16:53 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R -c R " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off R -c R" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/My booK/计组/5/R/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mul.v(57) " "Warning (10268): Verilog HDL information at Mul.v(57): Always Construct contains both blocking and non-blocking assignments" {  } { { "Mul.v" "" { Text "E:/My booK/计组/5/R/Mul.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mul.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul " "Info: Found entity 1: Mul" {  } { { "Mul.v" "" { Text "E:/My booK/计组/5/R/Mul.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/R/Reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Info: Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "E:/My booK/计组/5/R/Regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file R.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 R " "Info: Found entity 1: R" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "R " "Info: Elaborating entity \"R\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile Regfile:inst1 " "Info: Elaborating entity \"Regfile\" for hierarchy \"Regfile:inst1\"" {  } { { "R.bdf" "inst1" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 16 304 504 176 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.v 1 1 " "Warning: Using design file lpm_mux0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "E:/My booK/计组/5/R/lpm_mux0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst\"" {  } { { "R.bdf" "inst" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 168 80 232 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "e:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux0:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux0:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.v" "lpm_mux_component" { Text "E:/My booK/计组/5/R/lpm_mux0.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.v" "" { Text "E:/My booK/计组/5/R/lpm_mux0.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ngc " "Info: Found entity 1: mux_ngc" {  } { { "db/mux_ngc.tdf" "" { Text "E:/My booK/计组/5/R/db/mux_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ngc lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_ngc:auto_generated " "Info: Elaborating entity \"mux_ngc\" for hierarchy \"lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_ngc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:inst9 " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:inst9\"" {  } { { "R.bdf" "inst9" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 352 1616 1800 448 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "M7.v 1 1 " "Warning: Using design file M7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M7 " "Info: Found entity 1: M7" {  } { { "M7.v" "" { Text "E:/My booK/计组/5/R/M7.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M7 M7:inst8 " "Info: Elaborating entity \"M7\" for hierarchy \"M7:inst8\"" {  } { { "R.bdf" "inst8" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 344 1368 1520 440 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux M7:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"M7:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "M7.v" "lpm_mux_component" { Text "E:/My booK/计组/5/R/M7.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "M7:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"M7:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "M7.v" "" { Text "E:/My booK/计组/5/R/M7.v" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pgc " "Info: Found entity 1: mux_pgc" {  } { { "db/mux_pgc.tdf" "" { Text "E:/My booK/计组/5/R/db/mux_pgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pgc M7:inst8\|lpm_mux:lpm_mux_component\|mux_pgc:auto_generated " "Info: Elaborating entity \"mux_pgc\" for hierarchy \"M7:inst8\|lpm_mux:lpm_mux_component\|mux_pgc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst4 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst4\"" {  } { { "R.bdf" "inst4" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 320 824 1032 416 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:inst5 " "Info: Elaborating entity \"Shifter\" for hierarchy \"Shifter:inst5\"" {  } { { "R.bdf" "inst5" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 416 1080 1288 512 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHT_DC Shifter.v(19) " "Warning (10240): Verilog HDL Always Construct warning at Shifter.v(19): inferring latch(es) for variable \"SHT_DC\", which holds its previous value in one or more paths through the always construct" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[0\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[0\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[1\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[1\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[2\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[2\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[3\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[3\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[4\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[4\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[5\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[5\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[6\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[6\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[7\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[7\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[8\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[8\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[9\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[9\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[10\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[10\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[11\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[11\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[12\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[12\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[13\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[13\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[14\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[14\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[15\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[15\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[16\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[16\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[17\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[17\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[18\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[18\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[19\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[19\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[20\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[20\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[21\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[21\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[22\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[22\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[23\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[23\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[24\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[24\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[25\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[25\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[26\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[26\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[27\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[27\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[28\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[28\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[29\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[29\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[30\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[30\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[31\] Shifter.v(19) " "Info (10041): Inferred latch for \"SHT_DC\[31\]\" at Shifter.v(19)" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "M5.v 1 1 " "Warning: Using design file M5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M5 " "Info: Found entity 1: M5" {  } { { "M5.v" "" { Text "E:/My booK/计组/5/R/M5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M5 M5:inst6 " "Info: Elaborating entity \"M5\" for hierarchy \"M5:inst6\"" {  } { { "R.bdf" "inst6" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 528 912 1048 608 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux M5:inst6\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"M5:inst6\|lpm_mux:lpm_mux_component\"" {  } { { "M5.v" "lpm_mux_component" { Text "E:/My booK/计组/5/R/M5.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "M5:inst6\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"M5:inst6\|lpm_mux:lpm_mux_component\"" {  } { { "M5.v" "" { Text "E:/My booK/计组/5/R/M5.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_7fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7fc " "Info: Found entity 1: mux_7fc" {  } { { "db/mux_7fc.tdf" "" { Text "E:/My booK/计组/5/R/db/mux_7fc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7fc M5:inst6\|lpm_mux:lpm_mux_component\|mux_7fc:auto_generated " "Info: Elaborating entity \"mux_7fc\" for hierarchy \"M5:inst6\|lpm_mux:lpm_mux_component\|mux_7fc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul Mul:inst7 " "Info: Elaborating entity \"Mul\" for hierarchy \"Mul:inst7\"" {  } { { "R.bdf" "inst7" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 648 816 1024 840 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Mul:inst7\|finish2 High " "Info: Power-up level of register \"Mul:inst7\|finish2\" is not specified -- using power-up level of High to minimize register" {  } { { "Mul.v" "" { Text "E:/My booK/计组/5/R/Mul.v" 7 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Mul:inst7\|finish2 data_in VCC " "Warning (14130): Reduced register \"Mul:inst7\|finish2\" with stuck data_in port to stuck value VCC" {  } { { "Mul.v" "" { Text "E:/My booK/计组/5/R/Mul.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "Regfile:inst1\|RF__dual " "Info: RAM logic \"Regfile:inst1\|RF__dual\" uninferred due to asynchronous read logic" {  } { { "Regfile.v" "RF__dual" { Text "E:/My booK/计组/5/R/Regfile.v" 6 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" uninferred due to asynchronous read logic" 0 0 "" 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "Regfile:inst1\|RF~32 " "Info: Inferred altsyncram megafunction from the following design logic: \"Regfile:inst1\|RF~32\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "Regfile.v" "RF~32" { Text "E:/My booK/计组/5/R/Regfile.v" 6 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mul:inst7\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mul:inst7\|Mult0\"" {  } { { "Mul.v" "Mult0" { Text "E:/My booK/计组/5/R/Mul.v" 17 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mul:inst7\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mul:inst7\|Div0\"" {  } { { "Mul.v" "Div0" { Text "E:/My booK/计组/5/R/Mul.v" 24 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mul:inst7\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mul:inst7\|Mod0\"" {  } { { "Mul.v" "Mod0" { Text "E:/My booK/计组/5/R/Mul.v" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "e:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Regfile:inst1\|altsyncram:RF_rtl_0 " "Info: Elaborated megafunction instantiation \"Regfile:inst1\|altsyncram:RF_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1e1 " "Info: Found entity 1: altsyncram_n1e1" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/R/db/altsyncram_n1e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "e:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Mul:inst7\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Mul:inst7\|lpm_mult:Mult0\"" {  } { { "Mul.v" "" { Text "E:/My booK/计组/5/R/Mul.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nn01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_nn01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nn01 " "Info: Found entity 1: mult_nn01" {  } { { "db/mult_nn01.tdf" "" { Text "E:/My booK/计组/5/R/db/mult_nn01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "e:/altera/72/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Mul:inst7\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"Mul:inst7\|lpm_divide:Div0\"" {  } { { "Mul.v" "" { Text "E:/My booK/计组/5/R/Mul.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Info: Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "E:/My booK/计组/5/R/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/My booK/计组/5/R/db/sign_div_unsign_9nh.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ue.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2ue.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ue " "Info: Found entity 1: alt_u_div_2ue" {  } { { "db/alt_u_div_2ue.tdf" "" { Text "E:/My booK/计组/5/R/db/alt_u_div_2ue.tdf" 86 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3dc " "Info: Found entity 1: add_sub_3dc" {  } { { "db/add_sub_3dc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_3dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dc " "Info: Found entity 1: add_sub_4dc" {  } { { "db/add_sub_4dc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_4dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kec " "Info: Found entity 1: add_sub_kec" {  } { { "db/add_sub_kec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_kec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lec " "Info: Found entity 1: add_sub_lec" {  } { { "db/add_sub_lec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_lec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mec " "Info: Found entity 1: add_sub_mec" {  } { { "db/add_sub_mec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_mec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_nec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nec " "Info: Found entity 1: add_sub_nec" {  } { { "db/add_sub_nec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_nec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_oec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oec " "Info: Found entity 1: add_sub_oec" {  } { { "db/add_sub_oec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_oec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_pec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pec " "Info: Found entity 1: add_sub_pec" {  } { { "db/add_sub_pec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_pec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_qec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qec " "Info: Found entity 1: add_sub_qec" {  } { { "db/add_sub_qec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_qec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rec " "Info: Found entity 1: add_sub_rec" {  } { { "db/add_sub_rec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_rec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_sec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sec " "Info: Found entity 1: add_sub_sec" {  } { { "db/add_sub_sec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_sec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_tec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tec " "Info: Found entity 1: add_sub_tec" {  } { { "db/add_sub_tec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_tec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dc " "Info: Found entity 1: add_sub_5dc" {  } { { "db/add_sub_5dc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_5dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_uec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uec " "Info: Found entity 1: add_sub_uec" {  } { { "db/add_sub_uec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_uec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vec " "Info: Found entity 1: add_sub_vec" {  } { { "db/add_sub_vec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_vec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_0fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0fc " "Info: Found entity 1: add_sub_0fc" {  } { { "db/add_sub_0fc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_0fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_1fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1fc " "Info: Found entity 1: add_sub_1fc" {  } { { "db/add_sub_1fc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_1fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_2fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2fc " "Info: Found entity 1: add_sub_2fc" {  } { { "db/add_sub_2fc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_2fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3fc " "Info: Found entity 1: add_sub_3fc" {  } { { "db/add_sub_3fc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_3fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4fc " "Info: Found entity 1: add_sub_4fc" {  } { { "db/add_sub_4fc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_4fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5fc " "Info: Found entity 1: add_sub_5fc" {  } { { "db/add_sub_5fc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_5fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6fc " "Info: Found entity 1: add_sub_6fc" {  } { { "db/add_sub_6fc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_6fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7fc " "Info: Found entity 1: add_sub_7fc" {  } { { "db/add_sub_7fc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_7fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dc " "Info: Found entity 1: add_sub_6dc" {  } { { "db/add_sub_6dc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_6dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8fc " "Info: Found entity 1: add_sub_8fc" {  } { { "db/add_sub_8fc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_8fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9fc " "Info: Found entity 1: add_sub_9fc" {  } { { "db/add_sub_9fc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_9fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7dc " "Info: Found entity 1: add_sub_7dc" {  } { { "db/add_sub_7dc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_7dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8dc " "Info: Found entity 1: add_sub_8dc" {  } { { "db/add_sub_8dc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_8dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9dc " "Info: Found entity 1: add_sub_9dc" {  } { { "db/add_sub_9dc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_9dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adc " "Info: Found entity 1: add_sub_adc" {  } { { "db/add_sub_adc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_adc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bdc " "Info: Found entity 1: add_sub_bdc" {  } { { "db/add_sub_bdc.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_bdc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jec " "Info: Found entity 1: add_sub_jec" {  } { { "db/add_sub_jec.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_jec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mac.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mac " "Info: Found entity 1: add_sub_mac" {  } { { "db/add_sub_mac.tdf" "" { Text "E:/My booK/计组/5/R/db/add_sub_mac.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Mul:inst7\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"Mul:inst7\|lpm_divide:Mod0\"" {  } { { "Mul.v" "" { Text "E:/My booK/计组/5/R/Mul.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g0m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g0m " "Info: Found entity 1: lpm_divide_g0m" {  } { { "db/lpm_divide_g0m.tdf" "" { Text "E:/My booK/计组/5/R/db/lpm_divide_g0m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1736 " "Info: Ignored 1736 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1736 " "Info: Ignored 1736 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[31\] " "Warning: Latch Shifter:inst5\|SHT_DC\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[30\] " "Warning: Latch Shifter:inst5\|SHT_DC\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[29\] " "Warning: Latch Shifter:inst5\|SHT_DC\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[28\] " "Warning: Latch Shifter:inst5\|SHT_DC\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[27\] " "Warning: Latch Shifter:inst5\|SHT_DC\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[26\] " "Warning: Latch Shifter:inst5\|SHT_DC\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[25\] " "Warning: Latch Shifter:inst5\|SHT_DC\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[24\] " "Warning: Latch Shifter:inst5\|SHT_DC\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[23\] " "Warning: Latch Shifter:inst5\|SHT_DC\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[22\] " "Warning: Latch Shifter:inst5\|SHT_DC\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[21\] " "Warning: Latch Shifter:inst5\|SHT_DC\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[20\] " "Warning: Latch Shifter:inst5\|SHT_DC\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[19\] " "Warning: Latch Shifter:inst5\|SHT_DC\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[18\] " "Warning: Latch Shifter:inst5\|SHT_DC\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[17\] " "Warning: Latch Shifter:inst5\|SHT_DC\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[16\] " "Warning: Latch Shifter:inst5\|SHT_DC\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[15\] " "Warning: Latch Shifter:inst5\|SHT_DC\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[14\] " "Warning: Latch Shifter:inst5\|SHT_DC\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[13\] " "Warning: Latch Shifter:inst5\|SHT_DC\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[12\] " "Warning: Latch Shifter:inst5\|SHT_DC\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[11\] " "Warning: Latch Shifter:inst5\|SHT_DC\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[10\] " "Warning: Latch Shifter:inst5\|SHT_DC\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[9\] " "Warning: Latch Shifter:inst5\|SHT_DC\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[8\] " "Warning: Latch Shifter:inst5\|SHT_DC\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[7\] " "Warning: Latch Shifter:inst5\|SHT_DC\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[6\] " "Warning: Latch Shifter:inst5\|SHT_DC\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[5\] " "Warning: Latch Shifter:inst5\|SHT_DC\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[4\] " "Warning: Latch Shifter:inst5\|SHT_DC\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[3\] " "Warning: Latch Shifter:inst5\|SHT_DC\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[2\] " "Warning: Latch Shifter:inst5\|SHT_DC\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[1\] " "Warning: Latch Shifter:inst5\|SHT_DC\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Shifter:inst5\|SHT_DC\[0\] " "Warning: Latch Shifter:inst5\|SHT_DC\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 472 848 1016 488 "SHT_Func\[1..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My booK/计组/5/R/R.map.smsg " "Info: Generated suppressed messages file E:/My booK/计组/5/R/R.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[31\] " "Warning (15610): No output dependent on input pin \"IR\[31\]\"" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 8 968 1136 24 "IR\[31..0\]" "" } { 0 1136 1179 16 "IR\[31..0\]" "" } { 64 224 304 80 "IR\[15..11\]" "" } { 48 224 304 64 "IR\[20..16\]" "" } { 32 224 304 48 "IR\[25..21\]" "" } { 368 680 824 384 "IR\[3..0\]" "" } { 552 832 912 568 "IR\[10..6\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[30\] " "Warning (15610): No output dependent on input pin \"IR\[30\]\"" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 8 968 1136 24 "IR\[31..0\]" "" } { 0 1136 1179 16 "IR\[31..0\]" "" } { 64 224 304 80 "IR\[15..11\]" "" } { 48 224 304 64 "IR\[20..16\]" "" } { 32 224 304 48 "IR\[25..21\]" "" } { 368 680 824 384 "IR\[3..0\]" "" } { 552 832 912 568 "IR\[10..6\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[29\] " "Warning (15610): No output dependent on input pin \"IR\[29\]\"" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 8 968 1136 24 "IR\[31..0\]" "" } { 0 1136 1179 16 "IR\[31..0\]" "" } { 64 224 304 80 "IR\[15..11\]" "" } { 48 224 304 64 "IR\[20..16\]" "" } { 32 224 304 48 "IR\[25..21\]" "" } { 368 680 824 384 "IR\[3..0\]" "" } { 552 832 912 568 "IR\[10..6\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[28\] " "Warning (15610): No output dependent on input pin \"IR\[28\]\"" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 8 968 1136 24 "IR\[31..0\]" "" } { 0 1136 1179 16 "IR\[31..0\]" "" } { 64 224 304 80 "IR\[15..11\]" "" } { 48 224 304 64 "IR\[20..16\]" "" } { 32 224 304 48 "IR\[25..21\]" "" } { 368 680 824 384 "IR\[3..0\]" "" } { 552 832 912 568 "IR\[10..6\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[27\] " "Warning (15610): No output dependent on input pin \"IR\[27\]\"" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 8 968 1136 24 "IR\[31..0\]" "" } { 0 1136 1179 16 "IR\[31..0\]" "" } { 64 224 304 80 "IR\[15..11\]" "" } { 48 224 304 64 "IR\[20..16\]" "" } { 32 224 304 48 "IR\[25..21\]" "" } { 368 680 824 384 "IR\[3..0\]" "" } { 552 832 912 568 "IR\[10..6\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[26\] " "Warning (15610): No output dependent on input pin \"IR\[26\]\"" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 8 968 1136 24 "IR\[31..0\]" "" } { 0 1136 1179 16 "IR\[31..0\]" "" } { 64 224 304 80 "IR\[15..11\]" "" } { 48 224 304 64 "IR\[20..16\]" "" } { 32 224 304 48 "IR\[25..21\]" "" } { 368 680 824 384 "IR\[3..0\]" "" } { 552 832 912 568 "IR\[10..6\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "Warning (15610): No output dependent on input pin \"IR\[5\]\"" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 8 968 1136 24 "IR\[31..0\]" "" } { 0 1136 1179 16 "IR\[31..0\]" "" } { 64 224 304 80 "IR\[15..11\]" "" } { 48 224 304 64 "IR\[20..16\]" "" } { 32 224 304 48 "IR\[25..21\]" "" } { 368 680 824 384 "IR\[3..0\]" "" } { 552 832 912 568 "IR\[10..6\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "Warning (15610): No output dependent on input pin \"IR\[4\]\"" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 8 968 1136 24 "IR\[31..0\]" "" } { 0 1136 1179 16 "IR\[31..0\]" "" } { 64 224 304 80 "IR\[15..11\]" "" } { 48 224 304 64 "IR\[20..16\]" "" } { 32 224 304 48 "IR\[25..21\]" "" } { 368 680 824 384 "IR\[3..0\]" "" } { 552 832 912 568 "IR\[10..6\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6285 " "Info: Implemented 6285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Info: Implemented 77 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "6112 " "Info: Implemented 6112 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Allocated 232 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 18:18:00 2010 " "Info: Processing ended: Mon Jul 19 18:18:00 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Info: Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
