

================================================================
== Vivado HLS Report for 'unite'
================================================================
* Date:           Mon May  6 03:02:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     6.085|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  155|  155|  155|  155|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_readItem_fu_227  |readItem  |   36|   36|   36|   36|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- readAdj1  |   34|   34|         4|          1|          1|    32|    yes   |
        |- write     |   32|   32|         2|          1|          1|    32|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|   26921|    -|
|FIFO             |        0|      -|      15|     132|    -|
|Instance         |       58|      -|    5857|   29880|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     282|    -|
|Register         |        0|      -|    7369|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       58|      0|   13241|   57247|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        6|      0|       3|      26|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+------+-------+
    |        Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  |
    +------------------------+----------------------+---------+-------+------+-------+
    |grp_readItem_fu_227     |readItem              |        0|      0|  3222|  27009|
    |unite_AXILiteS_s_axi_U  |unite_AXILiteS_s_axi  |        0|      0|    74|    104|
    |unite_control_s_axi_U   |unite_control_s_axi   |        0|      0|    68|    104|
    |unite_gmem0_m_axi_U     |unite_gmem0_m_axi     |       58|      0|  2493|   2663|
    +------------------------+----------------------+---------+-------+------+-------+
    |Total                   |                      |       58|      0|  5857|  29880|
    +------------------------+----------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |pipe_0_stream_V_fifo_U  |        0|  5|  44|     1|   32|       32|
    |pipe_1_stream_V_fifo_U  |        0|  5|  44|     1|   32|       32|
    |pipe_2_stream_V_fifo_U  |        0|  5|  44|     1|   32|       32|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0| 15| 132|     3|   96|       96|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |i_1_fu_662_p2                      |     +    |      0|  0|    15|           6|           1|
    |i_fu_262_p2                        |     +    |      0|  0|    15|           6|           1|
    |loc_V_fu_528_p2                    |     +    |      0|  0|    39|          32|           1|
    |tmp_12_fu_350_p2                   |     -    |      0|  0|    18|          10|          11|
    |tmp_26_fu_435_p2                   |     -    |      0|  0|    18|          11|          11|
    |tmp_27_fu_441_p2                   |     -    |      0|  0|    18|          10|          11|
    |tmp_28_fu_447_p2                   |     -    |      0|  0|    18|          11|          11|
    |tmp_32_fu_461_p2                   |     -    |      0|  0|    18|          10|          11|
    |tmp_42_fu_545_p2                   |     -    |      0|  0|    18|          10|          11|
    |tmp_46_fu_564_p2                   |     -    |      0|  0|    18|          10|          11|
    |tmp_6_fu_309_p2                    |     -    |      0|  0|    18|          11|          11|
    |tmp_8_fu_321_p2                    |     -    |      0|  0|    18|          11|          11|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |    and   |      0|  0|     2|           1|           1|
    |ap_block_state21_pp1_stage0_iter1  |    and   |      0|  0|     2|           1|           1|
    |p_Result_2_fu_375_p2               |    and   |      0|  0|  1024|        1024|        1024|
    |p_Result_3_fu_518_p2               |    and   |      0|  0|  1024|        1024|        1024|
    |p_demorgan_fu_619_p2               |    and   |      0|  0|  1024|        1024|        1024|
    |tmp_56_fu_631_p2                   |    and   |      0|  0|  1024|        1024|        1024|
    |tmp_57_fu_637_p2                   |    and   |      0|  0|  1024|        1024|        1024|
    |exitcond_i1_fu_656_p2              |   icmp   |      0|  0|    11|           6|           7|
    |exitcond_i_fu_256_p2               |   icmp   |      0|  0|    11|           6|           7|
    |tmp_1_fu_286_p2                    |   icmp   |      0|  0|    13|          10|          10|
    |tmp_22_fu_417_p2                   |   icmp   |      0|  0|    20|          32|          32|
    |tmp_39_fu_467_p2                   |   icmp   |      0|  0|    20|          32|          32|
    |tmp_i_fu_385_p2                    |   icmp   |      0|  0|    20|          32|           2|
    |tmp_15_fu_360_p2                   |   lshr   |      0|  0|  2171|        1024|        1024|
    |tmp_16_fu_369_p2                   |   lshr   |      0|  0|  2171|           2|        1024|
    |tmp_35_fu_506_p2                   |   lshr   |      0|  0|  2171|        1024|        1024|
    |tmp_36_fu_512_p2                   |   lshr   |      0|  0|  2171|           2|        1024|
    |tmp_54_fu_613_p2                   |   lshr   |      0|  0|  2171|           2|        1024|
    |Hi_assign_1_fu_411_p2              |    or    |      0|  0|    32|           5|          32|
    |Hi_assign_fu_280_p2                |    or    |      0|  0|    10|           5|          10|
    |p_Result_s_fu_643_p2               |    or    |      0|  0|  1024|        1024|        1024|
    |p_Result_1_fu_649_p3               |  select  |      0|  0|  1021|           1|        1024|
    |tmp_10_fu_335_p3                   |  select  |      0|  0|  1021|           1|        1024|
    |tmp_11_fu_342_p3                   |  select  |      0|  0|    11|           1|          11|
    |tmp_29_fu_453_p3                   |  select  |      0|  0|    11|           1|          11|
    |tmp_30_fu_487_p3                   |  select  |      0|  0|  1021|           1|        1024|
    |tmp_31_fu_494_p3                   |  select  |      0|  0|    11|           1|          11|
    |tmp_43_fu_551_p3                   |  select  |      0|  0|    11|           1|          11|
    |tmp_44_fu_580_p3                   |  select  |      0|  0|    11|           1|          11|
    |tmp_45_fu_557_p3                   |  select  |      0|  0|    11|           1|          11|
    |tmp_52_fu_601_p3                   |  select  |      0|  0|  1021|           1|        1024|
    |tmp_9_fu_327_p3                    |  select  |      0|  0|    11|           1|          11|
    |tmp_50_fu_574_p2                   |    shl   |      0|  0|  2171|        1024|        1024|
    |tmp_53_fu_607_p2                   |    shl   |      0|  0|  2171|           2|        1024|
    |ap_enable_pp0                      |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|     2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|     2|           2|           1|
    |tmp_55_fu_625_p2                   |    xor   |      0|  0|  1024|        1024|           2|
    |tmp_7_fu_315_p2                    |    xor   |      0|  0|    11|          11|          10|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0| 26921|       10546|       17741|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+------+-----------+
    |                    Name                   | LUT| Input Size| Bits | Total Bits|
    +-------------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                                  |  93|         19|     1|         19|
    |ap_enable_reg_pp0_iter1                    |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter1                    |  15|          3|     1|          3|
    |ap_phi_mux_p_Val2_1_phi_fu_197_p4          |   9|          2|  1024|       2048|
    |ap_sig_ioackin_gmem0_ARREADY               |   9|          2|     1|          2|
    |gmem0_blk_n_AR                             |   9|          2|     1|          2|
    |gmem0_blk_n_R                              |   9|          2|     1|          2|
    |grp_readItem_fu_227_adj_data_V             |  15|          3|  1024|       3072|
    |grp_readItem_fu_227_cnt_data_V_read        |  15|          3|  1024|       3072|
    |grp_readItem_fu_227_i_in_stream_V_dout     |   9|          2|    32|         64|
    |grp_readItem_fu_227_i_in_stream_V_empty_n  |   9|          2|     1|          2|
    |grp_readItem_fu_227_i_out_stream_V_full_n  |   9|          2|     1|          2|
    |i_assign_reg_205                           |   9|          2|     6|         12|
    |loc_V_1_reg_216                            |   9|          2|     6|         12|
    |p_Val2_1_reg_193                           |   9|          2|  1024|       2048|
    |pipe_0_stream_V_read                       |   9|          2|     1|          2|
    |pipe_1_stream_V_read                       |   9|          2|     1|          2|
    |pipe_1_stream_V_write                      |   9|          2|     1|          2|
    |pipe_2_stream_V_write                      |   9|          2|     1|          2|
    +-------------------------------------------+----+-----------+------+-----------+
    |Total                                      | 282|         60|  4153|      10372|
    +-------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +----------------------------------+------+----+------+-----------+
    |               Name               |  FF  | LUT| Bits | Const Bits|
    +----------------------------------+------+----+------+-----------+
    |adj0_data_V_reg_697               |  1024|   0|  1024|          0|
    |adj1_data_V_reg_703               |  1024|   0|  1024|          0|
    |adj2_data_V_reg_708               |  1024|   0|  1024|          0|
    |ap_CS_fsm                         |    18|   0|    18|          0|
    |ap_enable_reg_pp0_iter0           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3           |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter0           |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter1           |     1|   0|     1|          0|
    |ap_reg_ioackin_gmem0_ARREADY      |     1|   0|     1|          0|
    |count_data_V_1_reg_798            |  1024|   0|  1024|          0|
    |exitcond_i1_reg_803               |     1|   0|     1|          0|
    |exitcond_i_reg_713                |     1|   0|     1|          0|
    |grp_readItem_fu_227_ap_start_reg  |     1|   0|     1|          0|
    |i_assign_reg_205                  |     6|   0|     6|          0|
    |loc_V_1_reg_216                   |     6|   0|     6|          0|
    |p_Val2_1_reg_193                  |  1024|   0|  1024|          0|
    |tmp_12_reg_722                    |    10|   0|    11|          1|
    |tmp_15_reg_727                    |  1024|   0|  1024|          0|
    |tmp_20_reg_737                    |     6|   0|     6|          0|
    |tmp_22_reg_742                    |     1|   0|     1|          0|
    |tmp_23_reg_748                    |     6|   0|    11|          5|
    |tmp_27_reg_753                    |     6|   0|    11|          5|
    |tmp_32_reg_758                    |    10|   0|    11|          1|
    |tmp_39_reg_763                    |     1|   0|     1|          0|
    |tmp_39_reg_763_pp0_iter2_reg      |     1|   0|     1|          0|
    |tmp_40_reg_777                    |     6|   0|    11|          5|
    |tmp_41_reg_771                    |     6|   0|    11|          5|
    |tmp_41_reg_771_pp0_iter2_reg      |     6|   0|    11|          5|
    |tmp_46_reg_782                    |    11|   0|    11|          0|
    |tmp_50_reg_787                    |  1024|   0|  1024|          0|
    |tmp_i_reg_732                     |     1|   0|     1|          0|
    |tmp_i_reg_732_pp0_iter2_reg       |     1|   0|     1|          0|
    |u_adjs_data_V1_reg_668            |    25|   0|    25|          0|
    |exitcond_i_reg_713                |    64|  32|     1|          0|
    +----------------------------------+------+----+------+-----------+
    |Total                             |  7369|  32|  7333|         27|
    +----------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  | Source Object|    C Type    |
+------------------------+-----+------+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |     5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |    32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |     4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |     5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |    32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |     2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |     2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_control_AWVALID   |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY   | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR    |  in |     5|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID    |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY    | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA     |  in |    32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB     |  in |     4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID   |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY   | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR    |  in |     5|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID    | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY    |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA     | out |    32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP     | out |     2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID    | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY    |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP     | out |     2|    s_axi   |    control   |    scalar    |
|ap_clk                  |  in |     1| ap_ctrl_hs |     unite    | return value |
|ap_rst_n                |  in |     1| ap_ctrl_hs |     unite    | return value |
|interrupt               | out |     1| ap_ctrl_hs |     unite    | return value |
|m_axi_gmem0_AWVALID     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY     |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR      | out |    32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID        | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN       | out |     8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE      | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST     | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK      | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE     | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT      | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS       | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION    | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA       | out |  1024|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB       | out |   128|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST       | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID         | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER       | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY     |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR      | out |    32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID        | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN       | out |     8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE      | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST     | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK      | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE     | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT      | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS       | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION    | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA       |  in |  1024|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST       |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID         |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER       |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP       |  in |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP       |  in |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID         |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER       |  in |     1|    m_axi   |     gmem0    |    pointer   |
+------------------------+-----+------+------------+--------------+--------------+

