<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - interleaver_dut.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../interleaver_dut.vhd" target="rtwreport_document_frame" id="linkToText_plain">interleaver_dut.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\hdlsrc\interleaver_model\interleaver_dut.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-01-31 18:51:00</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- data_out_0                    ce_out        1</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- data_out_1                    ce_out        1</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- data_out_2                    ce_out        1</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- valid_out                     ce_out        1</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- </span>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="31">   31   </a>
</span><span><a class="LN" id="32">   32   </a>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- </span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- Module: interleaver_dut</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- Source Path: interleaver_model/interleaver_dut</span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- </span>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="40">   40   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="41">   41   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="42">   42   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="43">   43   </a>
</span><span><a class="LN" id="44">   44   </a><span class="KW">ENTITY</span> interleaver_dut <span class="KW">IS</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>        input_bit                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>        valid                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="51">   51   </a>        data_out_0                        :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="52">   52   </a>        data_out_1                        :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="53">   53   </a>        data_out_2                        :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="54">   54   </a>        valid_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="55">   55   </a>        );
</span><span><a class="LN" id="56">   56   </a><span class="KW">END</span> interleaver_dut;
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58">   58   </a>
</span><span><a class="LN" id="59">   59   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> interleaver_dut <span class="KW">IS</span>
</span><span><a class="LN" id="60">   60   </a>
</span><span><a class="LN" id="61">   61   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">COMPONENT</span> interleaver
</span><span><a class="LN" id="63">   63   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="64">   64   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="65">   65   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="66">   66   </a>          input_bit                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="67">   67   </a>          start                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="68">   68   </a>          data                            :   <span class="KW">OUT</span>   std_logic_vector(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix1 [3]</span>
</span><span><a class="LN" id="69">   69   </a>          valid                           :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="70">   70   </a>          );
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="72">   72   </a>
</span><span><a class="LN" id="73">   73   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : interleaver
</span><span><a class="LN" id="75">   75   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.interleaver(rtl);
</span><span><a class="LN" id="76">   76   </a>
</span><span><a class="LN" id="77">   77   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> data                             : std_logic_vector(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix1 [3]</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> valid_1                          : std_logic;
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="82" href="matlab:coder.internal.code2model('interleaver_model:30')" name="code2model">   82   </a>  u_interleaver : interleaver
</span><span><a class="LN" id="83" href="matlab:coder.internal.code2model('interleaver_model:30')" name="code2model">   83   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="84" href="matlab:coder.internal.code2model('interleaver_model:30')" name="code2model">   84   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="85" href="matlab:coder.internal.code2model('interleaver_model:30')" name="code2model">   85   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="86" href="matlab:coder.internal.code2model('interleaver_model:30')" name="code2model">   86   </a>              input_bit =&gt; input_bit,
</span><span><a class="LN" id="87" href="matlab:coder.internal.code2model('interleaver_model:30')" name="code2model">   87   </a>              start =&gt; valid,
</span><span><a class="LN" id="88" href="matlab:coder.internal.code2model('interleaver_model:30')" name="code2model">   88   </a>              data =&gt; data,  <span class="CT">-- ufix1 [3]</span>
</span><span><a class="LN" id="89" href="matlab:coder.internal.code2model('interleaver_model:30')" name="code2model">   89   </a>              valid =&gt; valid_1
</span><span><a class="LN" id="90" href="matlab:coder.internal.code2model('interleaver_model:30')" name="code2model">   90   </a>              );
</span><span><a class="LN" id="91">   91   </a>
</span><span><a class="LN" id="92">   92   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="93">   93   </a>
</span><span><a class="LN" id="94">   94   </a>  data_out_0 &lt;= data(0);
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96">   96   </a>  data_out_1 &lt;= data(1);
</span><span><a class="LN" id="97">   97   </a>
</span><span><a class="LN" id="98">   98   </a>  data_out_2 &lt;= data(2);
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100">  100   </a>  valid_out &lt;= valid_1;
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102">  102   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="103">  103   </a>
</span><span><a class="LN" id="104">  104   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
