Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 28 09:43:07 2023
| Host         : BIPIN-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipo_register_timing_summary_routed.rpt -pb pipo_register_timing_summary_routed.pb -rpx pipo_register_timing_summary_routed.rpx -warn_on_violation
| Design       : pipo_register
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.097ns  (logic 5.324ns (52.733%)  route 4.773ns (47.267%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    P2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           1.874     3.331    sw_IBUF[7]
    SLICE_X64Y52         LUT3 (Prop_lut3_I2_O)        0.148     3.479 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.899     6.377    led_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.720    10.097 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.097    led[7]
    E5                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.899ns  (logic 5.349ns (54.041%)  route 4.549ns (45.959%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           2.292     3.740    sw_IBUF[5]
    SLICE_X65Y52         LUT3 (Prop_lut3_I2_O)        0.154     3.894 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.257     6.151    led_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.748     9.899 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.899    led[5]
    E2                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.424ns  (logic 5.327ns (56.526%)  route 4.097ns (43.474%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           2.032     3.477    sw_IBUF[3]
    SLICE_X65Y52         LUT3 (Prop_lut3_I2_O)        0.152     3.629 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.065     5.695    led_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.730     9.424 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.424    led[3]
    F2                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.320ns  (logic 5.103ns (54.746%)  route 4.218ns (45.254%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.962     3.410    sw_IBUF[6]
    SLICE_X64Y52         LUT3 (Prop_lut3_I2_O)        0.124     3.534 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.256     5.789    led_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.531     9.320 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.320    led[6]
    E3                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.309ns  (logic 5.333ns (57.284%)  route 3.977ns (42.716%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.260     3.720    sw_IBUF[0]
    SLICE_X65Y52         LUT3 (Prop_lut3_I2_O)        0.150     3.870 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     5.587    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.722     9.309 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.309    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 5.098ns (55.322%)  route 4.117ns (44.678%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.257     3.711    sw_IBUF[1]
    SLICE_X65Y52         LUT3 (Prop_lut3_I2_O)        0.124     3.835 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860     5.695    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520     9.215 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.215    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.127ns  (logic 5.099ns (55.865%)  route 4.028ns (44.135%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           1.622     3.077    sw_IBUF[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I2_O)        0.124     3.201 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.407     5.608    led_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.519     9.127 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.127    led[4]
    E1                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.762ns  (logic 5.099ns (58.200%)  route 3.662ns (41.800%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.752     3.205    sw_IBUF[2]
    SLICE_X65Y52         LUT3 (Prop_lut3_I2_O)        0.124     3.329 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.910     5.239    led_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523     8.762 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.762    led[2]
    F1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            register_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.513ns  (logic 1.454ns (41.389%)  route 2.059ns (58.611%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.059     3.513    sw_IBUF[1]
    SLICE_X65Y52         FDRE                                         r  register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            register_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.477ns  (logic 1.461ns (42.005%)  route 2.017ns (57.995%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.017     3.477    sw_IBUF[0]
    SLICE_X64Y52         FDRE                                         r  register_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            register_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.225ns (35.071%)  route 0.416ns (64.929%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           0.416     0.640    btn_IBUF[0]
    SLICE_X65Y52         FDRE                                         r  register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            register_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.225ns (35.071%)  route 0.416ns (64.929%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           0.416     0.640    btn_IBUF[0]
    SLICE_X65Y52         FDRE                                         r  register_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            register_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.225ns (35.071%)  route 0.416ns (64.929%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           0.416     0.640    btn_IBUF[0]
    SLICE_X65Y52         FDRE                                         r  register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            register_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.225ns (35.071%)  route 0.416ns (64.929%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           0.416     0.640    btn_IBUF[0]
    SLICE_X65Y52         FDRE                                         r  register_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            register_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.225ns (31.918%)  route 0.479ns (68.082%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           0.479     0.704    btn_IBUF[0]
    SLICE_X64Y52         FDRE                                         r  register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            register_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.225ns (31.918%)  route 0.479ns (68.082%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           0.479     0.704    btn_IBUF[0]
    SLICE_X64Y52         FDRE                                         r  register_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            register_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.225ns (31.918%)  route 0.479ns (68.082%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           0.479     0.704    btn_IBUF[0]
    SLICE_X64Y52         FDRE                                         r  register_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            register_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.225ns (31.918%)  route 0.479ns (68.082%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           0.479     0.704    btn_IBUF[0]
    SLICE_X64Y52         FDRE                                         r  register_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            register_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.877ns  (logic 0.216ns (24.613%)  route 0.661ns (75.387%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.661     0.877    sw_IBUF[6]
    SLICE_X64Y52         FDRE                                         r  register_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            register_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.214ns (23.531%)  route 0.694ns (76.469%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.694     0.908    sw_IBUF[3]
    SLICE_X65Y52         FDRE                                         r  register_reg[3]/D
  -------------------------------------------------------------------    -------------------





