

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Jun 25 15:47:28 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pbp_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.641 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 20.000 ns | 20.000 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    352|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      82|    108|    -|
|Memory           |        0|      -|      40|     20|    0|
|Multiplexer      |        -|      -|       -|    171|    -|
|Register         |        -|      -|      71|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     193|    651|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+-------+----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------------+---------------+---------+-------+----+-----+-----+
    |top_bp0_s_axi_U  |top_bp0_s_axi  |        0|      0|  82|  108|    0|
    +-----------------+---------------+---------+-------+----+-----+-----+
    |Total            |               |        0|      0|  82|  108|    0|
    +-----------------+---------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |perceptron_V_4_U  |top_perceptron_V_4  |        0|  8|   4|    0|    64|    4|     1|          256|
    |perceptron_V_0_U  |top_perceptron_V_4  |        0|  8|   4|    0|    64|    4|     1|          256|
    |perceptron_V_1_U  |top_perceptron_V_4  |        0|  8|   4|    0|    64|    4|     1|          256|
    |perceptron_V_2_U  |top_perceptron_V_4  |        0|  8|   4|    0|    64|    4|     1|          256|
    |perceptron_V_3_U  |top_perceptron_V_4  |        0|  8|   4|    0|    64|    4|     1|          256|
    +------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                    |        0| 40|  20|    0|   320|   20|     5|         1280|
    +------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_1_fu_384_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln700_2_fu_362_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln700_3_fu_432_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln700_4_fu_410_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln700_fu_336_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln701_1_fu_373_p2      |     +    |      0|  0|  13|           4|           3|
    |add_ln701_2_fu_351_p2      |     +    |      0|  0|  13|           4|           3|
    |add_ln701_3_fu_421_p2      |     +    |      0|  0|  13|           4|           3|
    |add_ln701_4_fu_399_p2      |     +    |      0|  0|  13|           4|           3|
    |add_ln701_fu_325_p2        |     +    |      0|  0|  13|           4|           2|
    |add_ln70_1_fu_273_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln70_fu_263_p2         |     +    |      0|  0|  15|           5|           5|
    |sub_ln1352_1_fu_249_p2     |     -    |      0|  0|  15|           1|           5|
    |sub_ln1352_fu_227_p2       |     -    |      0|  0|  15|           1|           5|
    |sub_ln74_fu_293_p2         |     -    |      0|  0|  15|           1|           6|
    |and_ln15_fu_314_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_444           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_450           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_455           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_460           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln15_fu_308_p2        |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln887_1_fu_379_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln887_2_fu_357_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln887_3_fu_427_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln887_4_fu_405_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln887_fu_331_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln895_1_fu_368_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_2_fu_346_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_3_fu_416_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_4_fu_394_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_fu_320_p2       |   icmp   |      0|  0|   9|           4|           4|
    |select_ln1352_1_fu_255_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln1352_fu_233_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln60_1_fu_215_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln60_fu_193_p3      |  select  |      0|  0|   4|           1|           4|
    |select_ln74_fu_298_p3      |  select  |      0|  0|   6|           1|           6|
    |isBranch_V                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln15_fu_304_p2         |    xor   |      0|  0|   2|           1|           1|
    |xor_ln60_1_fu_209_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln60_fu_187_p2         |    xor   |      0|  0|   2|           1|           1|
    |xor_ln879_1_fu_390_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln879_fu_342_p2        |    xor   |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 352|         116|         125|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |perceptron_V_0_address0  |  15|          3|    6|         18|
    |perceptron_V_0_d0        |  15|          3|    4|         12|
    |perceptron_V_1_address0  |  15|          3|    6|         18|
    |perceptron_V_1_d0        |  15|          3|    4|         12|
    |perceptron_V_2_address0  |  15|          3|    6|         18|
    |perceptron_V_2_d0        |  15|          3|    4|         12|
    |perceptron_V_3_address0  |  15|          3|    6|         18|
    |perceptron_V_3_d0        |  15|          3|    4|         12|
    |perceptron_V_4_address0  |  15|          3|    6|         18|
    |perceptron_V_4_d0        |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 171|         34|   51|        154|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |add_ln70_1_reg_560           |  6|   0|    6|          0|
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |bht_0                        |  1|   0|    1|          0|
    |bht_0_load_reg_499           |  1|   0|    1|          0|
    |bht_1                        |  1|   0|    1|          0|
    |bht_1_load_reg_504           |  1|   0|    1|          0|
    |bht_2                        |  1|   0|    1|          0|
    |bht_2_load_reg_529           |  1|   0|    1|          0|
    |bht_3                        |  1|   0|    1|          0|
    |bht_3_load_reg_535           |  1|   0|    1|          0|
    |perceptron_V_0_addr_reg_463  |  6|   0|    6|          0|
    |perceptron_V_0_load_reg_513  |  4|   0|    4|          0|
    |perceptron_V_1_addr_reg_468  |  6|   0|    6|          0|
    |perceptron_V_1_load_reg_521  |  4|   0|    4|          0|
    |perceptron_V_2_addr_reg_473  |  6|   0|    6|          0|
    |perceptron_V_2_load_reg_544  |  4|   0|    4|          0|
    |perceptron_V_3_addr_reg_478  |  6|   0|    6|          0|
    |perceptron_V_3_load_reg_552  |  4|   0|    4|          0|
    |perceptron_V_4_addr_reg_458  |  6|   0|    6|          0|
    |result_V_read_reg_483        |  1|   0|    1|          0|
    |t_V_reg_491                  |  4|   0|    4|          0|
    |tmp_reg_566                  |  1|   0|    1|          0|
    |xor_ln60_1_reg_540           |  1|   0|    1|          0|
    |xor_ln60_reg_509             |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 71|   0|   71|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|s_axi_bp0_AWVALID  |  in |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_AWREADY  | out |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_AWADDR   |  in |    6|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_WVALID   |  in |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_WREADY   | out |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_WDATA    |  in |   32|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_WSTRB    |  in |    4|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_ARVALID  |  in |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_ARREADY  | out |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_ARADDR   |  in |    6|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_RVALID   | out |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_RREADY   |  in |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_RDATA    | out |   32|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_RRESP    | out |    2|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_BVALID   | out |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_BREADY   |  in |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_BRESP    | out |    2|    s_axi   |      bp0     |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      top     | return value |
+-------------------+-----+-----+------------+--------------+--------------+

