-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    srcYUV_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_empty_n : IN STD_LOGIC;
    srcYUV_read : OUT STD_LOGIC;
    ovrlayYUV_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_full_n : IN STD_LOGIC;
    ovrlayYUV_write : OUT STD_LOGIC;
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    outpix_val_V_7 : IN STD_LOGIC_VECTOR (9 downto 0);
    outpix_val_V_6 : IN STD_LOGIC_VECTOR (9 downto 0);
    outpix_val_V_5 : IN STD_LOGIC_VECTOR (9 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
    pix_val_V_13 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_val_V_12 : IN STD_LOGIC_VECTOR (9 downto 0);
    outpix_val_V_2 : IN STD_LOGIC_VECTOR (9 downto 0);
    select_ln507 : IN STD_LOGIC_VECTOR (6 downto 0);
    select_ln507_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    outpix_val_V_17 : IN STD_LOGIC_VECTOR (9 downto 0);
    select_ln507_2_cast_cast : IN STD_LOGIC_VECTOR (4 downto 0);
    outpix_val_V_1 : IN STD_LOGIC_VECTOR (9 downto 0);
    outpix_val_V : IN STD_LOGIC_VECTOR (9 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp8 : IN STD_LOGIC_VECTOR (0 downto 0);
    bckgndId_load : IN STD_LOGIC_VECTOR (7 downto 0);
    Zplate_Hor_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp2_i381 : IN STD_LOGIC_VECTOR (0 downto 0);
    zext_ln1032 : IN STD_LOGIC_VECTOR (9 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    colorFormatLocal : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp141_i : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln1217 : IN STD_LOGIC_VECTOR (0 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    shl_ln : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Hor_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Ver_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    Zplate_Ver_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    icmp_ln1404_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln1404 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub40_i : IN STD_LOGIC_VECTOR (16 downto 0);
    add_ln1488 : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp35_i588 : IN STD_LOGIC_VECTOR (0 downto 0);
    fineCourseSel : IN STD_LOGIC_VECTOR (0 downto 0);
    or_ln1639 : IN STD_LOGIC_VECTOR (0 downto 0);
    or_ln1639_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    or_ln1639_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    select_ln1488 : IN STD_LOGIC_VECTOR (2 downto 0);
    cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp126_i : IN STD_LOGIC_VECTOR (0 downto 0);
    passthruStartX_load : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruEndX_load : IN STD_LOGIC_VECTOR (15 downto 0);
    icmp_ln691 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp68_not : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_4_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_5_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    outpix_val_V_10_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_val_V_10_out_ap_vld : OUT STD_LOGIC;
    outpix_val_V_9_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_val_V_9_out_ap_vld : OUT STD_LOGIC;
    outpix_val_V_8_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_val_V_8_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0133363_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_0133363_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_0133363_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0131361_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_0131361_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_0131361_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0129359_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_0129359_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_0129359_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (9 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    hBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_2_ap_vld : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (31 downto 0);
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    hBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_3 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_3_ap_vld : OUT STD_LOGIC;
    vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_ap_vld : OUT STD_LOGIC;
    hBarSel_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_1_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0_8 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_0_9 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv16_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_const_lv16_3FF : STD_LOGIC_VECTOR (15 downto 0) := "0000001111111111";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_3C1 : STD_LOGIC_VECTOR (9 downto 0) := "1111000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv24_20080 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000010000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv16_180 : STD_LOGIC_VECTOR (15 downto 0) := "0000000110000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv17_3FF : STD_LOGIC_VECTOR (16 downto 0) := "00000001111111111";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv23_CCD : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110011001101";
    constant ap_const_lv23_4D : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001001101";
    constant ap_const_lv23_4080 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000010000000";
    constant ap_const_lv23_7FFFD5 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010101";
    constant ap_const_lv23_20080 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000010000000";
    constant ap_const_lv24_FFFF95 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110010101";
    constant ap_const_lv24_96 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010010110";
    constant ap_const_lv24_FFFFAB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110101011";
    constant ap_const_lv22_3FFFEB : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111101011";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";
    constant ap_const_lv21_1D : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000011101";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal icmp_ln520_reg_5189 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_read_reg_5075 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op625_read_state20 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln520_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_ce0 : STD_LOGIC;
    signal redYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_ce0 : STD_LOGIC;
    signal grnYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_ce0 : STD_LOGIC;
    signal bluYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_ce0 : STD_LOGIC;
    signal blkYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_ce0 : STD_LOGIC;
    signal whiYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal xBar_V : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_ce0 : STD_LOGIC;
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_ce0 : STD_LOGIC;
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_V_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_V_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_1_ce0 : STD_LOGIC;
    signal whiYuv_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_ce0 : STD_LOGIC;
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_ce0 : STD_LOGIC;
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_V_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_V_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal DPtpgBarSelRgb_VESA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal DPtpgBarArray_ce0 : STD_LOGIC;
    signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_V_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_V_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal DPtpgBarSelRgb_CEA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_r_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelRgb_CEA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_g_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelRgb_CEA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_b_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_y_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_601_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_v_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_601_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_u_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_709_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_y_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_709_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_v_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_709_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_u_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ovrlayYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal srcYUV_blk_n : STD_LOGIC;
    signal outpix_val_V_47_reg_1939 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_46_reg_1950 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_45_reg_1961 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1972_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln520_reg_5189_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bckgndId_load_read_reg_5071 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormatLocal_read_reg_5045 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1449_reg_5295 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_read_reg_4950 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_read_reg_4954 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp35_i588_read_reg_4978 : STD_LOGIC_VECTOR (0 downto 0);
    signal barWidthMinSamples_read_reg_4993 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_i_i_i_read_reg_5002 : STD_LOGIC_VECTOR (10 downto 0);
    signal Zplate_Ver_Control_Delta_read_reg_5009 : STD_LOGIC_VECTOR (15 downto 0);
    signal Zplate_Hor_Control_Delta_read_reg_5014 : STD_LOGIC_VECTOR (15 downto 0);
    signal barWidth_read_reg_5025 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1217_read_reg_5030 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp141_i_read_reg_5037 : STD_LOGIC_VECTOR (0 downto 0);
    signal colorFormatLocal_read_read_fu_736_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp2_i381_read_reg_5049 : STD_LOGIC_VECTOR (0 downto 0);
    signal Zplate_Hor_Control_Start_read_reg_5066 : STD_LOGIC_VECTOR (15 downto 0);
    signal bckgndId_load_read_read_fu_766_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp8_read_read_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_read_reg_5086 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_1_read_reg_5092 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_2_read_reg_5104 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_12_read_reg_5110 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_13_read_reg_5118 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1488_cast_fu_1992_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1488_cast_reg_5126 : STD_LOGIC_VECTOR (15 downto 0);
    signal barWidth_cast_cast_fu_1996_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_reg_5131 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1032_cast_fu_2000_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1032_cast_reg_5136 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_2_cast_cast_cast_cast_fu_2008_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_2_cast_cast_cast_cast_reg_5141 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_cast_cast_fu_2012_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_cast_cast_reg_5147 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_cast1_fu_2016_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_cast1_reg_5153 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_2_reg_5159 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_5159_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1302_fu_2063_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln520_1_fu_2071_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_1_reg_5182 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_1_reg_5182_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_1_reg_5182_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_1_reg_5182_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_1_reg_5182_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_1_reg_5182_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_1_reg_5182_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_1_reg_5182_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_1_reg_5182_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_1_reg_5182_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5189_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5193_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_fu_2099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5203_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_fu_2111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_5207_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_fu_2123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5213_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1240_fu_2147_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_5217 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_5217_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_5217_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_5217_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_5217_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_5217_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_5217_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_5217_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_5217_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_5217_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1404_fu_2165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1404_reg_5223 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_fu_2177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_reg_5227 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_fu_2201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5231_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_fu_2225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5235 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5235_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5235_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5235_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5235_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_fu_2231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5239 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5239_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5239_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5239_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5239_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_fu_2255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5243_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_fu_2297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_reg_5247_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_fu_2318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5254_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5258_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5262_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1244_fu_2409_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5266 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5266_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5266_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5266_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5266_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5266_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5266_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5266_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5266_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5266_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1027_8_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_1_fu_2484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_fu_2533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5283_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_fu_2560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5287_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_fu_2602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5291_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5295_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reg_int_s_fu_2649_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln1_reg_5309 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5309_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5309_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5309_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5309_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5309_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5309_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5309_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1236_2_fu_2828_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1236_2_reg_5379 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_6_reg_5384 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln1240_2_fu_2894_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1240_2_reg_5389 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_8_reg_5394 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_fu_2950_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_reg_5424 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_reg_5424_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_reg_5424_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_reg_5424_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_reg_5424_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal g_fu_2976_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_5430 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_5430_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_5430_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_5430_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_5430_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1244_2_fu_3030_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1244_2_reg_5435 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_10_reg_5440 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln1257_fu_3050_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln1257_1_fu_3054_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1257_1_reg_5451 : STD_LOGIC_VECTOR (23 downto 0);
    signal b_fu_3110_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal b_reg_5463 : STD_LOGIC_VECTOR (15 downto 0);
    signal b_reg_5463_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal b_reg_5463_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal b_reg_5463_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4847_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln1183_fu_3559_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1162_fu_3570_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1141_fu_3581_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1120_fu_3592_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1099_fu_3603_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1756_fu_3672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1756_reg_5543 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4853_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1257_1_reg_5637 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1257_1_fu_3691_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1257_1_reg_5642 : STD_LOGIC_VECTOR (17 downto 0);
    signal u_reg_5647 : STD_LOGIC_VECTOR (16 downto 0);
    signal v_reg_5652 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1261_fu_3774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1261_reg_5657 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1262_fu_3790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1262_reg_5662 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4878_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1311_reg_5707 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1311_1_reg_5713 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_16_reg_5773 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_13_reg_5779 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_12_reg_5785 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_5_cast_fu_3926_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_6_cast_fu_3930_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_7_cast_fu_3934_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln213_fu_3938_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln213_1_fu_3942_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln213_2_fu_3946_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_1_fu_3953_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_val_5_fu_3990_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_val_4_fu_4004_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_51_fu_4027_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_29_fu_4209_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_49_fu_4235_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_48_fu_4261_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_37_fu_4276_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_60_fu_4304_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_4312_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_27_fu_4324_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_28_fu_4330_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_65_fu_4475_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_65_reg_5922 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_fu_4482_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_reg_5929 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_64_fu_4489_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_64_reg_5935 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1267_fu_4496_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1267_reg_5943 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_35_fu_4506_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_59_fu_4534_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_4542_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln211_fu_4581_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_57_fu_4585_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_33_fu_4596_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_58_fu_4627_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_4635_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_54_fu_4643_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_55_fu_4647_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_18_fu_4662_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_19_fu_4668_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_2159_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_op126_call_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call0 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call0 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call0 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call0 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call0 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call0 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call0 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call0 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call0 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call0 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp126 : BOOLEAN;
    signal grp_reg_int_s_fu_2649_d : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op277_call_state4 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call5 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call5 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call5 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call5 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call5 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call5 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call5 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call5 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call5 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call5 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call5 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call5 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call5 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp277 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_reg_1572 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_1572 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_1572 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_63_fu_4714_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_62_fu_4721_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_61_fu_4728_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1236_fu_2755_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1240_fu_2773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1244_fu_2923_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1310_fu_3058_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1739_fu_3421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1555_fu_3456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1374_fu_3501_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1739_1_fu_3656_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1555_1_fu_3681_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1474_fu_3796_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1459_fu_3801_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1374_1_fu_3806_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1215_fu_3839_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1183_fu_3849_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1162_fu_3854_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1141_fu_3859_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1120_fu_3864_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1099_fu_3869_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln507_fu_4681_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1056_fu_3888_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1212_fu_3528_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_3510_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1296_fu_2668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1348_fu_3333_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1367_fu_3369_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln507_1_fu_4343_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1530_fu_3256_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1548_fu_3294_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1664_fu_4039_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1713_fu_3152_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1730_fu_3214_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_7_fu_3182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln526_fu_3611_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1056_fu_3882_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln186_fu_2613_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln186_fu_2607_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1298_fu_2680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1367_fu_3363_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln841_fu_2565_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_4_fu_2576_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_fu_2544_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1348_fu_3327_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln841_2_fu_2490_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_7_fu_2508_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1409_fu_2433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln840_3_fu_2438_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1548_fu_3288_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln841_1_fu_2386_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_5_fu_2397_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_1_fu_2365_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_4_fu_4093_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_5_fu_4139_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_6_fu_4185_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln1730_fu_3208_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln841_fu_3192_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln840_fu_3236_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_2_fu_2329_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln1713_fu_3146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul_fu_542 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln525_fu_2705_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_546 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln520_fu_2087_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_550 : STD_LOGIC_VECTOR (0 downto 0);
    signal hdata_flag_1_fu_554 : STD_LOGIC_VECTOR (0 downto 0);
    signal rampVal_3_flag_1_fu_558 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_3_fu_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_4_fu_566 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_8_fu_570 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln1423_fu_3467_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln507_2_cast_cast_cast_fu_2004_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln1701_fu_2093_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln520_fu_2067_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1518_fu_2117_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2141_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2153_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2153_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1336_fu_2195_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1285_fu_2219_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1050_fu_2249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln691_1_fu_2261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln691_1_fu_2267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln691_2_fu_2273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln691_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln691_1_fu_2285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln691_fu_2291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_4_fu_2312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1027_1_fu_2345_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1027_3_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2414_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2414_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1019_fu_2424_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1019_fu_2428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1027_fu_2524_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1027_2_fu_2528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1495_fu_2592_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_fu_2596_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4791_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln1_fu_2728_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4800_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_2746_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4808_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_fu_2746_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_7_fu_2764_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4815_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_7_fu_2764_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2141_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_2806_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_2806_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_2806_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_2806_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_2806_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_2806_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_2806_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1236_fu_2822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1236_fu_2832_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2153_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2872_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2872_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2872_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2872_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2872_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2872_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2872_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1240_fu_2888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1240_1_fu_2898_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_2914_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4822_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_9_fu_2914_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1236_1_fu_2932_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1236_fu_2939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1236_1_fu_2944_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1240_1_fu_2958_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1240_fu_2965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1240_2_fu_2970_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2414_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_3008_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_3008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_3008_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_3008_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_3008_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_3008_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_3008_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1244_fu_3024_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1244_1_fu_3034_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1244_1_fu_3092_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1244_fu_3099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1244_2_fu_3104_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln520_7_fu_3142_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_10_fu_3204_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1027_fu_3178_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln840_6_fu_3230_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln520_9_fu_3284_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln520_6_fu_3323_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln520_8_fu_3359_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1733_fu_3395_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln8_fu_3399_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1733_1_fu_3411_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1733_fu_3415_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1551_fu_3430_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1551_1_fu_3446_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln7_fu_3434_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_3450_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4829_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4838_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln1370_fu_3475_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln6_fu_3479_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1370_1_fu_3491_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1370_fu_3495_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln520_5_fu_3518_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1212_fu_3522_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1183_fu_3556_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1162_fu_3567_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1141_fu_3578_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1120_fu_3589_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1099_fu_3600_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1689_fu_3653_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1555_fu_3677_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln4_fu_3694_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4861_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1258_1_fu_3705_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1258_fu_3701_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1258_2_fu_3708_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln5_fu_3724_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln1259_fu_3731_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1259_fu_3735_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_4869_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1259_1_fu_3745_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1259_1_fu_3741_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1259_2_fu_3748_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_17_fu_3764_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_18_fu_3780_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1311_fu_3816_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln1311_fu_3819_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln520_4_fu_3878_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_53_fu_3950_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1633_fu_3965_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1629_fu_3972_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal op_assign_2_fu_3979_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_val_fu_3986_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1662_fu_4011_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1662_fu_4014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_51_fu_4027_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_51_fu_4027_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_val_V_51_fu_4027_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_4069_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1499_fu_4065_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1498_fu_4087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_4077_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_20_fu_4115_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1499_1_fu_4111_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1498_1_fu_4133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1498_1_fu_4123_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_21_fu_4161_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1499_2_fu_4157_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1498_2_fu_4179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1498_2_fu_4169_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_s_fu_4199_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1817_fu_4217_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_4225_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_fu_4243_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln1817_fu_4220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_4253_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_4272_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_g_load_2_cast_fu_4283_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1518_fu_4269_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1518_fu_4294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1518_1_fu_4299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1558_fu_4287_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln520_3_fu_4320_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1500_fu_4337_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4885_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln1257_6_fu_4376_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1257_4_fu_4373_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1257_fu_4379_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1257_2_fu_4382_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_11_fu_4393_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1257_3_fu_4388_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1260_fu_4403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_4409_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1261_fu_4427_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1261_1_fu_4433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1261_fu_4439_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1262_fu_4451_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1262_1_fu_4457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1262_fu_4463_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1235_fu_4364_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_1_fu_4419_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1239_fu_4367_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_fu_4443_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1243_fu_4370_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_1_fu_4467_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_4502_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_g_load_1_cast_fu_4513_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1336_fu_4499_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1336_fu_4524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1336_1_fu_4529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1377_fu_4517_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_22_fu_4546_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1311_1_fu_4553_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1311_2_fu_4558_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1311_fu_4567_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_56_fu_4575_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_4592_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_g_load_cast_fu_4606_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1219_fu_4603_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_fu_4617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_1_fu_4622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1217_fu_4610_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln520_2_fu_4658_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1039_fu_4675_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4791_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4791_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4791_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4800_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4808_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4808_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4815_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4815_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4822_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4822_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4829_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4829_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4829_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4838_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4838_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4838_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4847_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4847_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4853_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4853_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4853_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4861_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4861_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4869_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4869_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4878_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4885_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4885_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_done_int_frp : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (22 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (5 downto 0);
    signal pf_ovrlayYUV_U_data_out : STD_LOGIC_VECTOR (29 downto 0);
    signal pf_ovrlayYUV_U_data_out_vld : STD_LOGIC;
    signal pf_ovrlayYUV_U_pf_ready : STD_LOGIC;
    signal pf_ovrlayYUV_U_pf_done : STD_LOGIC;
    signal ap_frp_data_next_issued_srcYUV : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_frp_data_issued_nxt_srcYUV_op625 : STD_LOGIC;
    signal ap_frp_data_req_srcYUV : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_frp_data_req_srcYUV_op625 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_frp_roi_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal frp_pipeline_valid_U_exitcond : STD_LOGIC;
    signal pf_ovrlayYUV_U_data_in_vld : STD_LOGIC;
    signal pf_ovrlayYUV_U_frpsig_data_in : STD_LOGIC_VECTOR (29 downto 0);
    signal pf_all_done : STD_LOGIC := '0';
    signal ap_condition_3374 : BOOLEAN;
    signal ap_condition_3357 : BOOLEAN;
    signal ap_condition_3362 : BOOLEAN;
    signal ap_condition_3379 : BOOLEAN;
    signal grp_fu_4808_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4815_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4822_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4847_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_4853_p20 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_4869_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4885_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_condition_2131 : BOOLEAN;
    signal ap_condition_2123 : BOOLEAN;
    signal ap_condition_2115 : BOOLEAN;
    signal ap_condition_2107 : BOOLEAN;
    signal ap_condition_2099 : BOOLEAN;
    signal ap_condition_649 : BOOLEAN;
    signal ap_condition_646 : BOOLEAN;
    signal ap_condition_5454 : BOOLEAN;
    signal ap_condition_5455 : BOOLEAN;
    signal ap_condition_5456 : BOOLEAN;
    signal ap_condition_5457 : BOOLEAN;
    signal ap_condition_5458 : BOOLEAN;
    signal ap_condition_5459 : BOOLEAN;
    signal ap_condition_5453 : BOOLEAN;
    signal ap_condition_5451 : BOOLEAN;
    signal ap_condition_5449 : BOOLEAN;
    signal ap_condition_5447 : BOOLEAN;
    signal ap_condition_5445 : BOOLEAN;
    signal ap_condition_2867 : BOOLEAN;
    signal ap_condition_2869 : BOOLEAN;
    signal ap_condition_2651 : BOOLEAN;
    signal ap_condition_2627 : BOOLEAN;
    signal ap_condition_5683 : BOOLEAN;
    signal ap_condition_5687 : BOOLEAN;
    signal ap_condition_5693 : BOOLEAN;
    signal ap_condition_5697 : BOOLEAN;
    signal ap_condition_5703 : BOOLEAN;
    signal ap_condition_5707 : BOOLEAN;
    signal ap_condition_5712 : BOOLEAN;
    signal ap_condition_5717 : BOOLEAN;
    signal ap_condition_5722 : BOOLEAN;
    signal ap_condition_5729 : BOOLEAN;
    signal ap_condition_5733 : BOOLEAN;
    signal ap_condition_5736 : BOOLEAN;
    signal ap_condition_5739 : BOOLEAN;
    signal ap_condition_5742 : BOOLEAN;
    signal ap_condition_5728 : BOOLEAN;
    signal ap_condition_5750 : BOOLEAN;
    signal ap_condition_5754 : BOOLEAN;
    signal ap_condition_5760 : BOOLEAN;
    signal ap_condition_5764 : BOOLEAN;
    signal ap_condition_5770 : BOOLEAN;
    signal ap_condition_5774 : BOOLEAN;
    signal ap_condition_5778 : BOOLEAN;
    signal ap_condition_5782 : BOOLEAN;
    signal ap_condition_5786 : BOOLEAN;
    signal ap_condition_5792 : BOOLEAN;
    signal ap_condition_5798 : BOOLEAN;
    signal ap_condition_5802 : BOOLEAN;
    signal ap_condition_5806 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mux_53_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mux_32_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_frp_fifoout IS
    generic (
        BlockingType : INTEGER;
        PipeLatency : INTEGER;
        PipelineII : INTEGER;
        DataWidth : INTEGER;
        NumWrites : INTEGER;
        CeilLog2Stages : INTEGER;
        CeilLog2FDepth : INTEGER;
        PfAllDoneEnable : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        valid : IN STD_LOGIC_VECTOR (22 downto 0);
        data_in_vld : IN STD_LOGIC;
        data_out_vld : OUT STD_LOGIC;
        data_in_last : IN STD_LOGIC;
        pf_continue : IN STD_LOGIC;
        pf_all_done : IN STD_LOGIC;
        pf_ready : OUT STD_LOGIC;
        pf_done : OUT STD_LOGIC;
        data_out_read : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        num_valid_datasets : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (22 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    redYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0,
        q0 => redYuv_q0);

    grnYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0,
        q0 => grnYuv_q0);

    bluYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0,
        q0 => bluYuv_q0);

    blkYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0,
        q0 => blkYuv_q0);

    whiYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0,
        q0 => whiYuv_q0);

    tpgBarSelRgb_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0,
        ce0 => tpgBarSelRgb_r_ce0,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelYuv_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0,
        ce0 => tpgBarSelYuv_y_ce0,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelRgb_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0,
        ce0 => tpgBarSelRgb_g_ce0,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelYuv_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0,
        ce0 => tpgBarSelYuv_u_ce0,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelYuv_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0,
        ce0 => tpgBarSelYuv_v_ce0,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelRgb_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0,
        ce0 => tpgBarSelRgb_b_ce0,
        q0 => tpgBarSelRgb_b_q0);

    tpgSinTableArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0,
        q0 => tpgTartanBarArray_q0);

    whiYuv_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_1_address0,
        ce0 => whiYuv_1_ce0,
        q0 => whiYuv_1_q0);

    blkYuv_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0,
        q0 => blkYuv_1_q0);

    tpgSinTableArray_9bit_0_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_0_address0,
        ce0 => tpgSinTableArray_9bit_0_ce0,
        q0 => tpgSinTableArray_9bit_0_q0,
        address1 => tpgSinTableArray_9bit_0_address1,
        ce1 => tpgSinTableArray_9bit_0_ce1,
        q1 => tpgSinTableArray_9bit_0_q1,
        address2 => tpgSinTableArray_9bit_0_address2,
        ce2 => tpgSinTableArray_9bit_0_ce2,
        q2 => tpgSinTableArray_9bit_0_q2);

    tpgSinTableArray_9bit_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_1_address0,
        ce0 => tpgSinTableArray_9bit_1_ce0,
        q0 => tpgSinTableArray_9bit_1_q0,
        address1 => tpgSinTableArray_9bit_1_address1,
        ce1 => tpgSinTableArray_9bit_1_ce1,
        q1 => tpgSinTableArray_9bit_1_q1,
        address2 => tpgSinTableArray_9bit_1_address2,
        ce2 => tpgSinTableArray_9bit_1_ce2,
        q2 => tpgSinTableArray_9bit_1_q2);

    tpgSinTableArray_9bit_2_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_2_address0,
        ce0 => tpgSinTableArray_9bit_2_ce0,
        q0 => tpgSinTableArray_9bit_2_q0,
        address1 => tpgSinTableArray_9bit_2_address1,
        ce1 => tpgSinTableArray_9bit_2_ce1,
        q1 => tpgSinTableArray_9bit_2_q1,
        address2 => tpgSinTableArray_9bit_2_address2,
        ce2 => tpgSinTableArray_9bit_2_ce2,
        q2 => tpgSinTableArray_9bit_2_q2);

    tpgSinTableArray_9bit_3_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_3_address0,
        ce0 => tpgSinTableArray_9bit_3_ce0,
        q0 => tpgSinTableArray_9bit_3_q0,
        address1 => tpgSinTableArray_9bit_3_address1,
        ce1 => tpgSinTableArray_9bit_3_ce1,
        q1 => tpgSinTableArray_9bit_3_q1,
        address2 => tpgSinTableArray_9bit_3_address2,
        ce2 => tpgSinTableArray_9bit_3_ce2,
        q2 => tpgSinTableArray_9bit_3_q2);

    tpgSinTableArray_9bit_4_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_4_address0,
        ce0 => tpgSinTableArray_9bit_4_ce0,
        q0 => tpgSinTableArray_9bit_4_q0,
        address1 => tpgSinTableArray_9bit_4_address1,
        ce1 => tpgSinTableArray_9bit_4_ce1,
        q1 => tpgSinTableArray_9bit_4_q1,
        address2 => tpgSinTableArray_9bit_4_address2,
        ce2 => tpgSinTableArray_9bit_4_ce2,
        q2 => tpgSinTableArray_9bit_4_q2);

    tpgCheckerBoardArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0,
        q0 => tpgCheckerBoardArray_q0);

    DPtpgBarSelRgb_VESA_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_r_address0,
        ce0 => DPtpgBarSelRgb_VESA_r_ce0,
        q0 => DPtpgBarSelRgb_VESA_r_q0);

    DPtpgBarSelRgb_VESA_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_g_address0,
        ce0 => DPtpgBarSelRgb_VESA_g_ce0,
        q0 => DPtpgBarSelRgb_VESA_g_q0);

    DPtpgBarSelRgb_VESA_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_b_address0,
        ce0 => DPtpgBarSelRgb_VESA_b_ce0,
        q0 => DPtpgBarSelRgb_VESA_b_q0);

    DPtpgBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarArray_address0,
        ce0 => DPtpgBarArray_ce0,
        q0 => DPtpgBarArray_q0);

    DPtpgBarSelRgb_CEA_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_r_address0,
        ce0 => DPtpgBarSelRgb_CEA_r_ce0,
        q0 => DPtpgBarSelRgb_CEA_r_q0);

    DPtpgBarSelRgb_CEA_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_g_address0,
        ce0 => DPtpgBarSelRgb_CEA_g_ce0,
        q0 => DPtpgBarSelRgb_CEA_g_q0);

    DPtpgBarSelRgb_CEA_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_b_address0,
        ce0 => DPtpgBarSelRgb_CEA_b_ce0,
        q0 => DPtpgBarSelRgb_CEA_b_q0);

    DPtpgBarSelYuv_601_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_y_address0,
        ce0 => DPtpgBarSelYuv_601_y_ce0,
        q0 => DPtpgBarSelYuv_601_y_q0);

    DPtpgBarSelYuv_601_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_v_address0,
        ce0 => DPtpgBarSelYuv_601_v_ce0,
        q0 => DPtpgBarSelYuv_601_v_q0);

    DPtpgBarSelYuv_601_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_u_address0,
        ce0 => DPtpgBarSelYuv_601_u_ce0,
        q0 => DPtpgBarSelYuv_601_u_q0);

    DPtpgBarSelYuv_709_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_y_address0,
        ce0 => DPtpgBarSelYuv_709_y_ce0,
        q0 => DPtpgBarSelYuv_709_y_q0);

    DPtpgBarSelYuv_709_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_v_address0,
        ce0 => DPtpgBarSelYuv_709_v_ce0,
        q0 => DPtpgBarSelYuv_709_v_q0);

    DPtpgBarSelYuv_709_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_u_address0,
        ce0 => DPtpgBarSelYuv_709_u_ce0,
        q0 => DPtpgBarSelYuv_709_u_q0);

    grp_reg_ap_uint_10_s_fu_2159 : component design_1_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_2159_ap_return,
        ap_ce => ap_const_logic_1);

    grp_reg_int_s_fu_2649 : component design_1_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_int_s_fu_2649_d,
        ap_return => grp_reg_int_s_fu_2649_ap_return,
        ap_ce => ap_const_logic_1);

    urem_11ns_4ns_3_15_1_U52 : component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln520_1_fu_2071_p1,
        din1 => grp_fu_2141_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_2141_p2);

    urem_11ns_4ns_3_15_1_U53 : component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2153_p0,
        din1 => grp_fu_2153_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_2153_p2);

    urem_11ns_4ns_3_15_1_U54 : component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2414_p0,
        din1 => grp_fu_2414_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_2414_p2);

    mux_53_32_1_1_U55 : component design_1_v_tpg_0_0_mux_53_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_2_fu_2806_p1,
        din1 => tmp_2_fu_2806_p2,
        din2 => tmp_2_fu_2806_p3,
        din3 => tmp_2_fu_2806_p4,
        din4 => tmp_2_fu_2806_p5,
        din5 => tmp_2_fu_2806_p6,
        dout => tmp_2_fu_2806_p7);

    mux_53_32_1_1_U56 : component design_1_v_tpg_0_0_mux_53_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_3_fu_2872_p1,
        din1 => tmp_3_fu_2872_p2,
        din2 => tmp_3_fu_2872_p3,
        din3 => tmp_3_fu_2872_p4,
        din4 => tmp_3_fu_2872_p5,
        din5 => tmp_3_fu_2872_p6,
        dout => tmp_3_fu_2872_p7);

    mux_53_32_1_1_U57 : component design_1_v_tpg_0_0_mux_53_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_4_fu_3008_p1,
        din1 => tmp_4_fu_3008_p2,
        din2 => tmp_4_fu_3008_p3,
        din3 => tmp_4_fu_3008_p4,
        din4 => tmp_4_fu_3008_p5,
        din5 => tmp_4_fu_3008_p6,
        dout => tmp_4_fu_3008_p7);

    mux_32_10_1_1_U58 : component design_1_v_tpg_0_0_mux_32_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_0,
        din1 => outpix_val_V_51_fu_4027_p2,
        din2 => outpix_val_V_51_fu_4027_p3,
        din3 => outpix_val_V_51_fu_4027_p4,
        dout => outpix_val_V_51_fu_4027_p5);

    am_addmul_16ns_1s_16ns_17_4_1_U59 : component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4791_p0,
        din1 => grp_fu_4791_p1,
        din2 => grp_fu_4791_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4791_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U60 : component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Zplate_Hor_Control_Delta_read_reg_5014,
        din1 => grp_reg_int_s_fu_2649_ap_return,
        din2 => grp_fu_4800_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4800_p3);

    mul_mul_11ns_12ns_23_4_1_U61 : component design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 12,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4808_p0,
        din1 => grp_fu_4808_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4808_p2);

    mul_mul_11ns_12ns_23_4_1_U62 : component design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 12,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4815_p0,
        din1 => grp_fu_4815_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4815_p2);

    mul_mul_11ns_12ns_23_4_1_U63 : component design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 12,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4822_p0,
        din1 => grp_fu_4822_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4822_p2);

    mac_muladd_16ns_7ns_15ns_23_4_1_U64 : component design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        din2_WIDTH => 15,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4829_p0,
        din1 => grp_fu_4829_p1,
        din2 => grp_fu_4829_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4829_p3);

    mac_muladd_16ns_7s_18ns_23_4_1_U65 : component design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        din2_WIDTH => 18,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4838_p0,
        din1 => grp_fu_4838_p1,
        din2 => grp_fu_4838_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4838_p3);

    mul_mul_16ns_8s_24_4_1_U66 : component design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4847_p0,
        din1 => grp_fu_4847_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4847_p2);

    mac_muladd_16ns_8ns_23ns_24_4_1_U67 : component design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4853_p0,
        din1 => grp_fu_4853_p1,
        din2 => grp_fu_4853_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4853_p3);

    mac_muladd_16ns_8s_23s_24_4_1_U68 : component design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4861_p0,
        din1 => grp_fu_4861_p1,
        din2 => grp_fu_4838_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_4861_p3);

    mac_muladd_16ns_6s_24s_24_4_1_U69 : component design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4869_p0,
        din1 => grp_fu_4869_p1,
        din2 => grp_fu_4847_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4869_p3);

    mul_mul_20s_8ns_28_4_1_U70 : component design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tpgSinTableArray_q0,
        din1 => grp_fu_4878_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4878_p2);

    mul_mul_16ns_5ns_21_4_1_U71 : component design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 5,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4885_p0,
        din1 => grp_fu_4885_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4885_p2);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => pf_all_done,
        ap_continue_int => ap_continue_int,
        ap_done_int => pf_all_done);

    frp_pipeline_valid_U : component design_1_v_tpg_0_0_frp_pipeline_valid
    generic map (
        PipelineLatency => 23,
        PipelineII => 1,
        CeilLog2Stages => 5,
        ExitLatency => 21)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => frp_pipeline_valid_U_exitcond,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ovrlayYUV_U : component design_1_v_tpg_0_0_frp_fifoout
    generic map (
        BlockingType => 1,
        PipeLatency => 23,
        PipelineII => 1,
        DataWidth => 30,
        NumWrites => 1,
        CeilLog2Stages => 5,
        CeilLog2FDepth => 5,
        PfAllDoneEnable => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ovrlayYUV_U_frpsig_data_in,
        data_out => pf_ovrlayYUV_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_ovrlayYUV_U_data_in_vld,
        data_out_vld => pf_ovrlayYUV_U_data_out_vld,
        data_in_last => ap_done_int_frp,
        pf_continue => ap_const_logic_1,
        pf_all_done => pf_all_done,
        pf_ready => pf_ovrlayYUV_U_pf_ready,
        pf_done => pf_ovrlayYUV_U_pf_done,
        data_out_read => ovrlayYUV_full_n,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_frp_data_req_srcYUV_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_frp_data_req_srcYUV <= ap_const_lv5_0;
            else
                if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_0)) then 
                    ap_frp_data_req_srcYUV <= std_logic_vector(unsigned(ap_frp_data_req_srcYUV) - unsigned(ap_frp_data_next_issued_srcYUV));
                else 
                    ap_frp_data_req_srcYUV <= std_logic_vector(unsigned(std_logic_vector(unsigned(ap_frp_data_req_srcYUV) + unsigned(ap_frp_data_req_srcYUV_op625))) - unsigned(ap_frp_data_next_issued_srcYUV));
                end if; 
            end if;
        end if;
    end process;


    pf_all_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pf_all_done <= ap_const_logic_0;
            else
                pf_all_done <= (pf_ovrlayYUV_U_pf_done);
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2131)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660 <= select_ln1099_fu_3603_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter18_phi_ln1099_reg_1660;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2123)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649 <= select_ln1120_fu_3592_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter18_phi_ln1120_reg_1649;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2115)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638 <= select_ln1141_fu_3581_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter18_phi_ln1141_reg_1638;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2107)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627 <= select_ln1162_fu_3570_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter18_phi_ln1162_reg_1627;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2099)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616 <= select_ln1183_fu_3559_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter18_phi_ln1183_reg_1616;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_649)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605 <= grp_fu_1972_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter18_phi_ln1459_reg_1605;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_646)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594 <= grp_fu_1972_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter18_phi_ln1474_reg_1594;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hHatch_reg_1572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln1428_fu_2177_p2 = ap_const_lv1_1) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_2081_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C))) or ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_2081_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C))))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1572 <= ap_const_lv1_1;
            elsif (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1572 <= ap_phi_reg_pp0_iter0_hHatch_reg_1572;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5459)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= ap_const_lv10_3FF;
                elsif ((ap_const_boolean_1 = ap_condition_5458)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_5457)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= select_ln507_2_cast_cast_cast_cast_fu_2008_p1;
                elsif ((ap_const_boolean_1 = ap_condition_5456)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= outpix_val_V_1;
                elsif ((ap_const_boolean_1 = ap_condition_5455)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= outpix_val_V;
                elsif ((ap_const_boolean_1 = ap_condition_5454)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= rampStart_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1846;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_0))) or ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_0))))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754 <= ap_const_lv10_3FF;
            elsif ((((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_0))) or ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_0))) or ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_0))))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754 <= ap_const_lv10_0;
            elsif (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_3)))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754 <= outpix_val_V_17;
            elsif (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1754;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5459)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= pix_val_V_13;
                elsif ((ap_const_boolean_1 = ap_condition_5458)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= pix_val_V_12;
                elsif ((ap_const_boolean_1 = ap_condition_5457)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= outpix_val_V_2;
                elsif ((ap_const_boolean_1 = ap_condition_5456)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= select_ln507_cast1_fu_2016_p1;
                elsif ((ap_const_boolean_1 = ap_condition_5455)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= select_ln507_cast_cast_fu_2012_p1;
                elsif ((ap_const_boolean_1 = ap_condition_5454)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= outpix_val_V_17;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1671;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5453)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter0_phi_ln1099_reg_1660;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5451)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter0_phi_ln1120_reg_1649;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5449)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter0_phi_ln1141_reg_1638;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5447)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter0_phi_ln1162_reg_1627;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5445)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter0_phi_ln1183_reg_1616;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((cmp126_i_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)) or ((cmp126_i_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= DPtpgBarSelYuv_709_y_q0;
            elsif ((((cmp126_i_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)) or ((cmp126_i_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= DPtpgBarSelYuv_601_y_q0;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_37_fu_4276_p3;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_35_fu_4506_p3;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_33_fu_4596_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_54_fu_4643_p1;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_read_reg_5086;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_1_read_reg_5092;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= select_ln507_2_cast_cast_cast_cast_reg_5141;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= zext_ln211_fu_4581_p1;
            elsif (((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (or_ln1449_reg_5295_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= ap_const_lv10_0;
            elsif (((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (or_ln1449_reg_5295_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= ap_const_lv10_3FF;
            elsif (((cmp59_i_read_reg_4954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= pix_val_V_5_cast_fu_3926_p1;
            elsif (((cmp59_i_read_reg_4954 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= sext_ln213_fu_3938_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= p_0_0_0_0_0129359_out_i;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_18_fu_4662_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_27_fu_4324_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_29_fu_4209_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= tmp_val_4_fu_4004_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= select_ln507_1_fu_3953_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp126_i_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= DPtpgBarSelYuv_709_v_q0;
            elsif (((cmp126_i_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= DPtpgBarSelYuv_601_v_q0;
            elsif (((cmp126_i_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= DPtpgBarSelYuv_709_u_q0;
            elsif (((cmp126_i_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= DPtpgBarSelYuv_601_u_q0;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_60_fu_4304_p3;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_59_fu_4534_p3;
            elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_58_fu_4627_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_55_fu_4647_p3;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= redYuv_q0;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= grnYuv_q0;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= bluYuv_q0;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= blkYuv_q0;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= whiYuv_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_57_fu_4585_p3;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (or_ln1449_reg_5295_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= blkYuv_1_q0;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (or_ln1449_reg_5295_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= whiYuv_1_q0;
            elsif (((cmp59_i_read_reg_4954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= pix_val_V_6_cast_fu_3930_p1;
            elsif (((cmp59_i_read_reg_4954 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= sext_ln213_1_fu_3942_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= p_0_1_0_0_0131361_out_i;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_19_fu_4668_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_28_fu_4330_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_48_fu_4261_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_51_fu_4027_p5;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= select_ln507_1_fu_3953_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= tpgBarSelYuv_v_q0;
            elsif ((((cmp126_i_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)) or ((cmp126_i_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= DPtpgBarSelYuv_709_v_q0;
            elsif ((((cmp126_i_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)) or ((cmp126_i_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1756_reg_5543) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= DPtpgBarSelYuv_601_v_q0;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= tpgBarSelRgb_b_load_2_cast_fu_4312_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= tpgBarSelRgb_b_load_1_cast_fu_4542_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= tpgBarSelRgb_b_load_cast_fu_4635_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_55_fu_4647_p3;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= select_ln507_cast_cast_reg_5147;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= select_ln507_cast1_reg_5153;
            elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_2_read_reg_5104;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_57_fu_4585_p3;
            elsif (((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (or_ln1449_reg_5295_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= pix_val_V_12_read_reg_5110;
            elsif (((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (or_ln1449_reg_5295_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= pix_val_V_13_read_reg_5118;
            elsif (((cmp59_i_read_reg_4954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= pix_val_V_7_cast_fu_3934_p1;
            elsif (((cmp59_i_read_reg_4954 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= sext_ln213_2_fu_3946_p1;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= p_0_2_0_0_0133363_out_i;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_19_fu_4668_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_28_fu_4330_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_49_fu_4235_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= tmp_val_5_fu_3990_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= select_ln507_1_fu_3953_p3;
            elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hHatch_reg_1572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln1019_1_fu_2484_p2 = ap_const_lv1_1) and (icmp_ln1027_8_fu_2478_p2 = ap_const_lv1_0) and (icmp_ln1428_reg_5227 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1572 <= ap_const_lv1_1;
            elsif ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln1019_1_fu_2484_p2 = ap_const_lv1_0) and (icmp_ln1027_8_fu_2478_p2 = ap_const_lv1_0) and (icmp_ln1428_reg_5227 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0))) or ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln1027_8_fu_2478_p2 = ap_const_lv1_1) and (icmp_ln1428_reg_5227 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0))))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1572 <= ap_const_lv1_0;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1572 <= ap_phi_reg_pp0_iter1_hHatch_reg_1572;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2869)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_2867)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846 <= ap_const_lv10_3FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2869)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_2867)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754 <= ap_const_lv10_3FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2869)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671 <= pix_val_V_12_read_reg_5110;
                elsif ((ap_const_boolean_1 = ap_condition_2867)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671 <= pix_val_V_13_read_reg_5118;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2651)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter2_phi_ln1459_reg_1605;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2627)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter2_phi_ln1474_reg_1594;
                end if;
            end if; 
        end if;
    end process;

    hdata_flag_1_fu_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    hdata_flag_1_fu_554 <= hdata_flag_0;
                elsif ((ap_const_boolean_1 = ap_condition_5722)) then 
                    hdata_flag_1_fu_554 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_3_fu_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_val_V_3_fu_562 <= outpix_val_V_5;
                elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0))) then 
                    outpix_val_V_3_fu_562 <= ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_45_reg_1961_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0) and (cmp8_read_reg_5075 = ap_const_lv1_0))) then 
                    outpix_val_V_45_reg_1961 <= ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78;
                elsif (((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0) and (cmp8_read_reg_5075 = ap_const_lv1_1))) then 
                    outpix_val_V_45_reg_1961 <= outpix_val_V_61_fu_4728_p3;
                elsif (not((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_1))) then 
                    outpix_val_V_45_reg_1961 <= ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_46_reg_1950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0) and (cmp8_read_reg_5075 = ap_const_lv1_0))) then 
                    outpix_val_V_46_reg_1950 <= ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78;
                elsif (((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0) and (cmp8_read_reg_5075 = ap_const_lv1_1))) then 
                    outpix_val_V_46_reg_1950 <= outpix_val_V_62_fu_4721_p3;
                elsif (not((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_1))) then 
                    outpix_val_V_46_reg_1950 <= ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_47_reg_1939_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0) and (cmp8_read_reg_5075 = ap_const_lv1_0))) then 
                    outpix_val_V_47_reg_1939 <= ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78;
                elsif (((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0) and (cmp8_read_reg_5075 = ap_const_lv1_1))) then 
                    outpix_val_V_47_reg_1939 <= outpix_val_V_63_fu_4714_p3;
                elsif (not((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_1))) then 
                    outpix_val_V_47_reg_1939 <= ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_4_fu_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_val_V_4_fu_566 <= outpix_val_V_6;
                elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0))) then 
                    outpix_val_V_4_fu_566 <= ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_8_fu_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_val_V_8_fu_570 <= outpix_val_V_7;
                elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0))) then 
                    outpix_val_V_8_fu_570 <= ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_mul_fu_542 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter5_reg = ap_const_lv1_0))) then 
                    phi_mul_fu_542 <= add_ln525_fu_2705_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_2_flag_1_fu_550 <= rampVal_2_flag_0;
                elsif ((ap_const_boolean_1 = ap_condition_5733)) then 
                    rampVal_2_flag_1_fu_550 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_3_flag_1_fu_558 <= rampVal_3_flag_0;
                elsif ((ap_const_boolean_1 = ap_condition_5736)) then 
                    rampVal_3_flag_1_fu_558 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_1 = ap_condition_3362) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) or ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_1 = ap_condition_3357) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln1404 = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1409_fu_2433_p2) and (ap_const_lv1_0 = and_ln1404_reg_5223) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_2081_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_9)))) then 
                xBar_V <= ap_const_lv11_0;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (icmp_ln1027_1_fu_2602_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                xBar_V <= add_ln186_fu_2607_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (icmp_ln1027_1_fu_2602_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                xBar_V <= sub_ln186_fu_2613_p2;
            end if; 
        end if;
    end process;

    xCount_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_2081_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_B)))) then 
                xCount_V <= ap_const_lv10_0;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1027_5_fu_2560_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                xCount_V <= add_ln840_4_fu_2576_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1027_5_fu_2560_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                xCount_V <= sub_ln841_fu_2565_p2;
            end if; 
        end if;
    end process;

    xCount_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_5687)) then 
                    xCount_V_1 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_5792)) then 
                    xCount_V_1 <= zext_ln840_fu_3236_p1;
                elsif ((ap_const_boolean_1 = ap_condition_5693)) then 
                    xCount_V_1 <= add_ln841_fu_3192_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_2081_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C)))) then 
                xCount_V_2 <= ap_const_lv10_0_5;
            elsif (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln1428_fu_2177_p2 = ap_const_lv1_1) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_2081_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C)))) then 
                xCount_V_2 <= ap_const_lv10_0_4;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln1027_8_fu_2478_p2 = ap_const_lv1_1) and (icmp_ln1428_reg_5227 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                xCount_V_2 <= add_ln840_7_fu_2508_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln1019_1_fu_2484_p2 = ap_const_lv1_1) and (icmp_ln1027_8_fu_2478_p2 = ap_const_lv1_0) and (icmp_ln1428_reg_5227 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                xCount_V_2 <= ap_const_lv10_0_3;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln1019_1_fu_2484_p2 = ap_const_lv1_0) and (icmp_ln1027_8_fu_2478_p2 = ap_const_lv1_0) and (icmp_ln1428_reg_5227 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                xCount_V_2 <= sub_ln841_2_fu_2490_p2;
            end if; 
        end if;
    end process;

    xCount_V_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_2081_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_F)))) then 
                xCount_V_3 <= ap_const_lv10_0;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1027_6_fu_2381_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                xCount_V_3 <= add_ln840_5_fu_2397_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1027_6_fu_2381_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                xCount_V_3 <= sub_ln841_1_fu_2386_p2;
            end if; 
        end if;
    end process;

    x_fu_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                x_fu_546 <= add_ln520_fu_2087_p2;
            elsif (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                x_fu_546 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    yCount_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln1336_fu_2201_p2 = ap_const_lv1_1) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_B)))) then 
                yCount_V <= ap_const_lv10_0_2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1336_reg_5231 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1341_fu_2533_p2) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                yCount_V <= add_ln840_fu_2544_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1336_reg_5231 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1341_fu_2533_p2) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                yCount_V <= ap_const_lv10_0_1;
            end if; 
        end if;
    end process;

    yCount_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (icmp_ln1701_fu_2099_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_13)))) then 
                yCount_V_1 <= ap_const_lv6_0_9;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (icmp_ln1701_reg_5203 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1706_fu_2318_p2) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                yCount_V_1 <= add_ln840_2_fu_2329_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (icmp_ln1701_reg_5203 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1706_fu_2318_p2) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                yCount_V_1 <= ap_const_lv6_0_8;
            end if; 
        end if;
    end process;

    yCount_V_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_1 = ap_condition_3357) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) or ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((ap_const_boolean_1 = ap_condition_3374) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))))) then 
                yCount_V_2 <= ap_const_lv10_0;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln1404 = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1409_fu_2433_p2) and (ap_const_lv1_0 = and_ln1404_reg_5223) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                yCount_V_2 <= add_ln840_3_fu_2438_p2;
            end if; 
        end if;
    end process;

    yCount_V_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln1518_fu_2123_p2 = ap_const_lv1_1) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_F)))) then 
                yCount_V_3 <= ap_const_lv10_0_7;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1518_reg_5213 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1523_fu_2354_p2) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                yCount_V_3 <= add_ln840_1_fu_2365_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1518_reg_5213 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1523_fu_2354_p2) and (icmp_ln520_reg_5189 = ap_const_lv1_0)))) then 
                yCount_V_3 <= ap_const_lv10_0_6;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln1285_fu_2225_p2 = ap_const_lv1_1) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_A)))) then 
                zonePlateVDelta <= Zplate_Ver_Control_Start;
            elsif (((bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1285_reg_5235_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1292_reg_5239_pp0_iter4_reg))) then 
                zonePlateVDelta <= add_ln1298_fu_2680_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Zplate_Hor_Control_Delta_read_reg_5014 <= Zplate_Hor_Control_Delta;
                Zplate_Hor_Control_Start_read_reg_5066 <= Zplate_Hor_Control_Start;
                Zplate_Ver_Control_Delta_read_reg_5009 <= Zplate_Ver_Control_Delta;
                add_ln1240_reg_5217_pp0_iter1_reg <= add_ln1240_reg_5217;
                and_ln1292_reg_5239_pp0_iter1_reg <= and_ln1292_reg_5239;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                barWidthMinSamples_read_reg_4993 <= barWidthMinSamples;
                    barWidth_cast_cast_reg_5131(10 downto 0) <= barWidth_cast_cast_fu_1996_p1(10 downto 0);
                barWidth_read_reg_5025 <= barWidth;
                bckgndId_load_read_reg_5071 <= bckgndId_load;
                cmp126_i_read_reg_4950 <= cmp126_i;
                cmp141_i_read_reg_5037 <= cmp141_i;
                cmp2_i381_read_reg_5049 <= cmp2_i381;
                cmp35_i588_read_reg_4978 <= cmp35_i588;
                cmp59_i_read_reg_4954 <= cmp59_i;
                cmp8_read_reg_5075 <= cmp8;
                colorFormatLocal_read_reg_5045 <= colorFormatLocal;
                icmp_ln1027_reg_5193 <= icmp_ln1027_fu_2081_p2;
                icmp_ln1027_reg_5193_pp0_iter1_reg <= icmp_ln1027_reg_5193;
                icmp_ln1050_reg_5243_pp0_iter1_reg <= icmp_ln1050_reg_5243;
                icmp_ln1217_read_reg_5030 <= icmp_ln1217;
                icmp_ln1285_reg_5235_pp0_iter1_reg <= icmp_ln1285_reg_5235;
                icmp_ln1336_reg_5231_pp0_iter1_reg <= icmp_ln1336_reg_5231;
                icmp_ln1518_reg_5213_pp0_iter1_reg <= icmp_ln1518_reg_5213;
                icmp_ln1629_reg_5207_pp0_iter1_reg <= icmp_ln1629_reg_5207;
                icmp_ln1701_reg_5203_pp0_iter1_reg <= icmp_ln1701_reg_5203;
                icmp_ln520_reg_5189 <= icmp_ln520_fu_2075_p2;
                icmp_ln520_reg_5189_pp0_iter1_reg <= icmp_ln520_reg_5189;
                or_ln691_reg_5247_pp0_iter1_reg <= or_ln691_reg_5247;
                outpix_val_V_1_read_reg_5092 <= outpix_val_V_1;
                outpix_val_V_2_read_reg_5104 <= outpix_val_V_2;
                outpix_val_V_read_reg_5086 <= outpix_val_V;
                pix_val_V_12_read_reg_5110 <= pix_val_V_12;
                pix_val_V_13_read_reg_5118 <= pix_val_V_13;
                    select_ln1488_cast_reg_5126(2 downto 0) <= select_ln1488_cast_fu_1992_p1(2 downto 0);
                    select_ln507_2_cast_cast_cast_cast_reg_5141(6 downto 0) <= select_ln507_2_cast_cast_cast_cast_fu_2008_p1(6 downto 0);
                    select_ln507_cast1_reg_5153(6 downto 0) <= select_ln507_cast1_fu_2016_p1(6 downto 0);
                select_ln507_cast_cast_reg_5147 <= select_ln507_cast_cast_fu_2012_p1;
                sub_i_i_i_read_reg_5002 <= sub_i_i_i;
                trunc_ln520_1_reg_5182 <= trunc_ln520_1_fu_2071_p1;
                trunc_ln520_1_reg_5182_pp0_iter1_reg <= trunc_ln520_1_reg_5182;
                x_2_reg_5159 <= ap_sig_allocacmp_x_2;
                x_2_reg_5159_pp0_iter1_reg <= x_2_reg_5159;
                    zext_ln1032_cast_reg_5136(9 downto 0) <= zext_ln1032_cast_fu_2000_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_D))) then
                add_ln1240_reg_5217 <= add_ln1240_fu_2147_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1240_reg_5217_pp0_iter2_reg <= add_ln1240_reg_5217_pp0_iter1_reg;
                add_ln1240_reg_5217_pp0_iter3_reg <= add_ln1240_reg_5217_pp0_iter2_reg;
                add_ln1240_reg_5217_pp0_iter4_reg <= add_ln1240_reg_5217_pp0_iter3_reg;
                add_ln1240_reg_5217_pp0_iter5_reg <= add_ln1240_reg_5217_pp0_iter4_reg;
                add_ln1240_reg_5217_pp0_iter6_reg <= add_ln1240_reg_5217_pp0_iter5_reg;
                add_ln1240_reg_5217_pp0_iter7_reg <= add_ln1240_reg_5217_pp0_iter6_reg;
                add_ln1240_reg_5217_pp0_iter8_reg <= add_ln1240_reg_5217_pp0_iter7_reg;
                add_ln1240_reg_5217_pp0_iter9_reg <= add_ln1240_reg_5217_pp0_iter8_reg;
                add_ln1244_reg_5266_pp0_iter10_reg <= add_ln1244_reg_5266_pp0_iter9_reg;
                add_ln1244_reg_5266_pp0_iter2_reg <= add_ln1244_reg_5266;
                add_ln1244_reg_5266_pp0_iter3_reg <= add_ln1244_reg_5266_pp0_iter2_reg;
                add_ln1244_reg_5266_pp0_iter4_reg <= add_ln1244_reg_5266_pp0_iter3_reg;
                add_ln1244_reg_5266_pp0_iter5_reg <= add_ln1244_reg_5266_pp0_iter4_reg;
                add_ln1244_reg_5266_pp0_iter6_reg <= add_ln1244_reg_5266_pp0_iter5_reg;
                add_ln1244_reg_5266_pp0_iter7_reg <= add_ln1244_reg_5266_pp0_iter6_reg;
                add_ln1244_reg_5266_pp0_iter8_reg <= add_ln1244_reg_5266_pp0_iter7_reg;
                add_ln1244_reg_5266_pp0_iter9_reg <= add_ln1244_reg_5266_pp0_iter8_reg;
                and_ln1292_reg_5239_pp0_iter2_reg <= and_ln1292_reg_5239_pp0_iter1_reg;
                and_ln1292_reg_5239_pp0_iter3_reg <= and_ln1292_reg_5239_pp0_iter2_reg;
                and_ln1292_reg_5239_pp0_iter4_reg <= and_ln1292_reg_5239_pp0_iter3_reg;
                and_ln1341_reg_5283_pp0_iter10_reg <= and_ln1341_reg_5283_pp0_iter9_reg;
                and_ln1341_reg_5283_pp0_iter11_reg <= and_ln1341_reg_5283_pp0_iter10_reg;
                and_ln1341_reg_5283_pp0_iter12_reg <= and_ln1341_reg_5283_pp0_iter11_reg;
                and_ln1341_reg_5283_pp0_iter13_reg <= and_ln1341_reg_5283_pp0_iter12_reg;
                and_ln1341_reg_5283_pp0_iter14_reg <= and_ln1341_reg_5283_pp0_iter13_reg;
                and_ln1341_reg_5283_pp0_iter15_reg <= and_ln1341_reg_5283_pp0_iter14_reg;
                and_ln1341_reg_5283_pp0_iter16_reg <= and_ln1341_reg_5283_pp0_iter15_reg;
                and_ln1341_reg_5283_pp0_iter2_reg <= and_ln1341_reg_5283;
                and_ln1341_reg_5283_pp0_iter3_reg <= and_ln1341_reg_5283_pp0_iter2_reg;
                and_ln1341_reg_5283_pp0_iter4_reg <= and_ln1341_reg_5283_pp0_iter3_reg;
                and_ln1341_reg_5283_pp0_iter5_reg <= and_ln1341_reg_5283_pp0_iter4_reg;
                and_ln1341_reg_5283_pp0_iter6_reg <= and_ln1341_reg_5283_pp0_iter5_reg;
                and_ln1341_reg_5283_pp0_iter7_reg <= and_ln1341_reg_5283_pp0_iter6_reg;
                and_ln1341_reg_5283_pp0_iter8_reg <= and_ln1341_reg_5283_pp0_iter7_reg;
                and_ln1341_reg_5283_pp0_iter9_reg <= and_ln1341_reg_5283_pp0_iter8_reg;
                and_ln1523_reg_5258_pp0_iter10_reg <= and_ln1523_reg_5258_pp0_iter9_reg;
                and_ln1523_reg_5258_pp0_iter11_reg <= and_ln1523_reg_5258_pp0_iter10_reg;
                and_ln1523_reg_5258_pp0_iter12_reg <= and_ln1523_reg_5258_pp0_iter11_reg;
                and_ln1523_reg_5258_pp0_iter13_reg <= and_ln1523_reg_5258_pp0_iter12_reg;
                and_ln1523_reg_5258_pp0_iter14_reg <= and_ln1523_reg_5258_pp0_iter13_reg;
                and_ln1523_reg_5258_pp0_iter15_reg <= and_ln1523_reg_5258_pp0_iter14_reg;
                and_ln1523_reg_5258_pp0_iter16_reg <= and_ln1523_reg_5258_pp0_iter15_reg;
                and_ln1523_reg_5258_pp0_iter2_reg <= and_ln1523_reg_5258;
                and_ln1523_reg_5258_pp0_iter3_reg <= and_ln1523_reg_5258_pp0_iter2_reg;
                and_ln1523_reg_5258_pp0_iter4_reg <= and_ln1523_reg_5258_pp0_iter3_reg;
                and_ln1523_reg_5258_pp0_iter5_reg <= and_ln1523_reg_5258_pp0_iter4_reg;
                and_ln1523_reg_5258_pp0_iter6_reg <= and_ln1523_reg_5258_pp0_iter5_reg;
                and_ln1523_reg_5258_pp0_iter7_reg <= and_ln1523_reg_5258_pp0_iter6_reg;
                and_ln1523_reg_5258_pp0_iter8_reg <= and_ln1523_reg_5258_pp0_iter7_reg;
                and_ln1523_reg_5258_pp0_iter9_reg <= and_ln1523_reg_5258_pp0_iter8_reg;
                and_ln1706_reg_5254_pp0_iter10_reg <= and_ln1706_reg_5254_pp0_iter9_reg;
                and_ln1706_reg_5254_pp0_iter11_reg <= and_ln1706_reg_5254_pp0_iter10_reg;
                and_ln1706_reg_5254_pp0_iter12_reg <= and_ln1706_reg_5254_pp0_iter11_reg;
                and_ln1706_reg_5254_pp0_iter13_reg <= and_ln1706_reg_5254_pp0_iter12_reg;
                and_ln1706_reg_5254_pp0_iter14_reg <= and_ln1706_reg_5254_pp0_iter13_reg;
                and_ln1706_reg_5254_pp0_iter15_reg <= and_ln1706_reg_5254_pp0_iter14_reg;
                and_ln1706_reg_5254_pp0_iter16_reg <= and_ln1706_reg_5254_pp0_iter15_reg;
                and_ln1706_reg_5254_pp0_iter2_reg <= and_ln1706_reg_5254;
                and_ln1706_reg_5254_pp0_iter3_reg <= and_ln1706_reg_5254_pp0_iter2_reg;
                and_ln1706_reg_5254_pp0_iter4_reg <= and_ln1706_reg_5254_pp0_iter3_reg;
                and_ln1706_reg_5254_pp0_iter5_reg <= and_ln1706_reg_5254_pp0_iter4_reg;
                and_ln1706_reg_5254_pp0_iter6_reg <= and_ln1706_reg_5254_pp0_iter5_reg;
                and_ln1706_reg_5254_pp0_iter7_reg <= and_ln1706_reg_5254_pp0_iter6_reg;
                and_ln1706_reg_5254_pp0_iter8_reg <= and_ln1706_reg_5254_pp0_iter7_reg;
                and_ln1706_reg_5254_pp0_iter9_reg <= and_ln1706_reg_5254_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                b_reg_5463_pp0_iter17_reg <= b_reg_5463;
                b_reg_5463_pp0_iter18_reg <= b_reg_5463_pp0_iter17_reg;
                b_reg_5463_pp0_iter19_reg <= b_reg_5463_pp0_iter18_reg;
                g_reg_5430_pp0_iter16_reg <= g_reg_5430;
                g_reg_5430_pp0_iter17_reg <= g_reg_5430_pp0_iter16_reg;
                g_reg_5430_pp0_iter18_reg <= g_reg_5430_pp0_iter17_reg;
                g_reg_5430_pp0_iter19_reg <= g_reg_5430_pp0_iter18_reg;
                icmp_ln1027_1_reg_5291_pp0_iter10_reg <= icmp_ln1027_1_reg_5291_pp0_iter9_reg;
                icmp_ln1027_1_reg_5291_pp0_iter11_reg <= icmp_ln1027_1_reg_5291_pp0_iter10_reg;
                icmp_ln1027_1_reg_5291_pp0_iter12_reg <= icmp_ln1027_1_reg_5291_pp0_iter11_reg;
                icmp_ln1027_1_reg_5291_pp0_iter13_reg <= icmp_ln1027_1_reg_5291_pp0_iter12_reg;
                icmp_ln1027_1_reg_5291_pp0_iter14_reg <= icmp_ln1027_1_reg_5291_pp0_iter13_reg;
                icmp_ln1027_1_reg_5291_pp0_iter15_reg <= icmp_ln1027_1_reg_5291_pp0_iter14_reg;
                icmp_ln1027_1_reg_5291_pp0_iter16_reg <= icmp_ln1027_1_reg_5291_pp0_iter15_reg;
                icmp_ln1027_1_reg_5291_pp0_iter17_reg <= icmp_ln1027_1_reg_5291_pp0_iter16_reg;
                icmp_ln1027_1_reg_5291_pp0_iter2_reg <= icmp_ln1027_1_reg_5291;
                icmp_ln1027_1_reg_5291_pp0_iter3_reg <= icmp_ln1027_1_reg_5291_pp0_iter2_reg;
                icmp_ln1027_1_reg_5291_pp0_iter4_reg <= icmp_ln1027_1_reg_5291_pp0_iter3_reg;
                icmp_ln1027_1_reg_5291_pp0_iter5_reg <= icmp_ln1027_1_reg_5291_pp0_iter4_reg;
                icmp_ln1027_1_reg_5291_pp0_iter6_reg <= icmp_ln1027_1_reg_5291_pp0_iter5_reg;
                icmp_ln1027_1_reg_5291_pp0_iter7_reg <= icmp_ln1027_1_reg_5291_pp0_iter6_reg;
                icmp_ln1027_1_reg_5291_pp0_iter8_reg <= icmp_ln1027_1_reg_5291_pp0_iter7_reg;
                icmp_ln1027_1_reg_5291_pp0_iter9_reg <= icmp_ln1027_1_reg_5291_pp0_iter8_reg;
                icmp_ln1027_5_reg_5287_pp0_iter10_reg <= icmp_ln1027_5_reg_5287_pp0_iter9_reg;
                icmp_ln1027_5_reg_5287_pp0_iter11_reg <= icmp_ln1027_5_reg_5287_pp0_iter10_reg;
                icmp_ln1027_5_reg_5287_pp0_iter12_reg <= icmp_ln1027_5_reg_5287_pp0_iter11_reg;
                icmp_ln1027_5_reg_5287_pp0_iter13_reg <= icmp_ln1027_5_reg_5287_pp0_iter12_reg;
                icmp_ln1027_5_reg_5287_pp0_iter14_reg <= icmp_ln1027_5_reg_5287_pp0_iter13_reg;
                icmp_ln1027_5_reg_5287_pp0_iter15_reg <= icmp_ln1027_5_reg_5287_pp0_iter14_reg;
                icmp_ln1027_5_reg_5287_pp0_iter16_reg <= icmp_ln1027_5_reg_5287_pp0_iter15_reg;
                icmp_ln1027_5_reg_5287_pp0_iter2_reg <= icmp_ln1027_5_reg_5287;
                icmp_ln1027_5_reg_5287_pp0_iter3_reg <= icmp_ln1027_5_reg_5287_pp0_iter2_reg;
                icmp_ln1027_5_reg_5287_pp0_iter4_reg <= icmp_ln1027_5_reg_5287_pp0_iter3_reg;
                icmp_ln1027_5_reg_5287_pp0_iter5_reg <= icmp_ln1027_5_reg_5287_pp0_iter4_reg;
                icmp_ln1027_5_reg_5287_pp0_iter6_reg <= icmp_ln1027_5_reg_5287_pp0_iter5_reg;
                icmp_ln1027_5_reg_5287_pp0_iter7_reg <= icmp_ln1027_5_reg_5287_pp0_iter6_reg;
                icmp_ln1027_5_reg_5287_pp0_iter8_reg <= icmp_ln1027_5_reg_5287_pp0_iter7_reg;
                icmp_ln1027_5_reg_5287_pp0_iter9_reg <= icmp_ln1027_5_reg_5287_pp0_iter8_reg;
                icmp_ln1027_6_reg_5262_pp0_iter10_reg <= icmp_ln1027_6_reg_5262_pp0_iter9_reg;
                icmp_ln1027_6_reg_5262_pp0_iter11_reg <= icmp_ln1027_6_reg_5262_pp0_iter10_reg;
                icmp_ln1027_6_reg_5262_pp0_iter12_reg <= icmp_ln1027_6_reg_5262_pp0_iter11_reg;
                icmp_ln1027_6_reg_5262_pp0_iter13_reg <= icmp_ln1027_6_reg_5262_pp0_iter12_reg;
                icmp_ln1027_6_reg_5262_pp0_iter14_reg <= icmp_ln1027_6_reg_5262_pp0_iter13_reg;
                icmp_ln1027_6_reg_5262_pp0_iter15_reg <= icmp_ln1027_6_reg_5262_pp0_iter14_reg;
                icmp_ln1027_6_reg_5262_pp0_iter16_reg <= icmp_ln1027_6_reg_5262_pp0_iter15_reg;
                icmp_ln1027_6_reg_5262_pp0_iter2_reg <= icmp_ln1027_6_reg_5262;
                icmp_ln1027_6_reg_5262_pp0_iter3_reg <= icmp_ln1027_6_reg_5262_pp0_iter2_reg;
                icmp_ln1027_6_reg_5262_pp0_iter4_reg <= icmp_ln1027_6_reg_5262_pp0_iter3_reg;
                icmp_ln1027_6_reg_5262_pp0_iter5_reg <= icmp_ln1027_6_reg_5262_pp0_iter4_reg;
                icmp_ln1027_6_reg_5262_pp0_iter6_reg <= icmp_ln1027_6_reg_5262_pp0_iter5_reg;
                icmp_ln1027_6_reg_5262_pp0_iter7_reg <= icmp_ln1027_6_reg_5262_pp0_iter6_reg;
                icmp_ln1027_6_reg_5262_pp0_iter8_reg <= icmp_ln1027_6_reg_5262_pp0_iter7_reg;
                icmp_ln1027_6_reg_5262_pp0_iter9_reg <= icmp_ln1027_6_reg_5262_pp0_iter8_reg;
                icmp_ln1027_reg_5193_pp0_iter10_reg <= icmp_ln1027_reg_5193_pp0_iter9_reg;
                icmp_ln1027_reg_5193_pp0_iter11_reg <= icmp_ln1027_reg_5193_pp0_iter10_reg;
                icmp_ln1027_reg_5193_pp0_iter12_reg <= icmp_ln1027_reg_5193_pp0_iter11_reg;
                icmp_ln1027_reg_5193_pp0_iter13_reg <= icmp_ln1027_reg_5193_pp0_iter12_reg;
                icmp_ln1027_reg_5193_pp0_iter14_reg <= icmp_ln1027_reg_5193_pp0_iter13_reg;
                icmp_ln1027_reg_5193_pp0_iter15_reg <= icmp_ln1027_reg_5193_pp0_iter14_reg;
                icmp_ln1027_reg_5193_pp0_iter16_reg <= icmp_ln1027_reg_5193_pp0_iter15_reg;
                icmp_ln1027_reg_5193_pp0_iter17_reg <= icmp_ln1027_reg_5193_pp0_iter16_reg;
                icmp_ln1027_reg_5193_pp0_iter18_reg <= icmp_ln1027_reg_5193_pp0_iter17_reg;
                icmp_ln1027_reg_5193_pp0_iter19_reg <= icmp_ln1027_reg_5193_pp0_iter18_reg;
                icmp_ln1027_reg_5193_pp0_iter2_reg <= icmp_ln1027_reg_5193_pp0_iter1_reg;
                icmp_ln1027_reg_5193_pp0_iter3_reg <= icmp_ln1027_reg_5193_pp0_iter2_reg;
                icmp_ln1027_reg_5193_pp0_iter4_reg <= icmp_ln1027_reg_5193_pp0_iter3_reg;
                icmp_ln1027_reg_5193_pp0_iter5_reg <= icmp_ln1027_reg_5193_pp0_iter4_reg;
                icmp_ln1027_reg_5193_pp0_iter6_reg <= icmp_ln1027_reg_5193_pp0_iter5_reg;
                icmp_ln1027_reg_5193_pp0_iter7_reg <= icmp_ln1027_reg_5193_pp0_iter6_reg;
                icmp_ln1027_reg_5193_pp0_iter8_reg <= icmp_ln1027_reg_5193_pp0_iter7_reg;
                icmp_ln1027_reg_5193_pp0_iter9_reg <= icmp_ln1027_reg_5193_pp0_iter8_reg;
                icmp_ln1050_reg_5243_pp0_iter10_reg <= icmp_ln1050_reg_5243_pp0_iter9_reg;
                icmp_ln1050_reg_5243_pp0_iter11_reg <= icmp_ln1050_reg_5243_pp0_iter10_reg;
                icmp_ln1050_reg_5243_pp0_iter12_reg <= icmp_ln1050_reg_5243_pp0_iter11_reg;
                icmp_ln1050_reg_5243_pp0_iter13_reg <= icmp_ln1050_reg_5243_pp0_iter12_reg;
                icmp_ln1050_reg_5243_pp0_iter14_reg <= icmp_ln1050_reg_5243_pp0_iter13_reg;
                icmp_ln1050_reg_5243_pp0_iter15_reg <= icmp_ln1050_reg_5243_pp0_iter14_reg;
                icmp_ln1050_reg_5243_pp0_iter16_reg <= icmp_ln1050_reg_5243_pp0_iter15_reg;
                icmp_ln1050_reg_5243_pp0_iter17_reg <= icmp_ln1050_reg_5243_pp0_iter16_reg;
                icmp_ln1050_reg_5243_pp0_iter18_reg <= icmp_ln1050_reg_5243_pp0_iter17_reg;
                icmp_ln1050_reg_5243_pp0_iter2_reg <= icmp_ln1050_reg_5243_pp0_iter1_reg;
                icmp_ln1050_reg_5243_pp0_iter3_reg <= icmp_ln1050_reg_5243_pp0_iter2_reg;
                icmp_ln1050_reg_5243_pp0_iter4_reg <= icmp_ln1050_reg_5243_pp0_iter3_reg;
                icmp_ln1050_reg_5243_pp0_iter5_reg <= icmp_ln1050_reg_5243_pp0_iter4_reg;
                icmp_ln1050_reg_5243_pp0_iter6_reg <= icmp_ln1050_reg_5243_pp0_iter5_reg;
                icmp_ln1050_reg_5243_pp0_iter7_reg <= icmp_ln1050_reg_5243_pp0_iter6_reg;
                icmp_ln1050_reg_5243_pp0_iter8_reg <= icmp_ln1050_reg_5243_pp0_iter7_reg;
                icmp_ln1050_reg_5243_pp0_iter9_reg <= icmp_ln1050_reg_5243_pp0_iter8_reg;
                icmp_ln1285_reg_5235_pp0_iter2_reg <= icmp_ln1285_reg_5235_pp0_iter1_reg;
                icmp_ln1285_reg_5235_pp0_iter3_reg <= icmp_ln1285_reg_5235_pp0_iter2_reg;
                icmp_ln1285_reg_5235_pp0_iter4_reg <= icmp_ln1285_reg_5235_pp0_iter3_reg;
                icmp_ln1336_reg_5231_pp0_iter10_reg <= icmp_ln1336_reg_5231_pp0_iter9_reg;
                icmp_ln1336_reg_5231_pp0_iter11_reg <= icmp_ln1336_reg_5231_pp0_iter10_reg;
                icmp_ln1336_reg_5231_pp0_iter12_reg <= icmp_ln1336_reg_5231_pp0_iter11_reg;
                icmp_ln1336_reg_5231_pp0_iter13_reg <= icmp_ln1336_reg_5231_pp0_iter12_reg;
                icmp_ln1336_reg_5231_pp0_iter14_reg <= icmp_ln1336_reg_5231_pp0_iter13_reg;
                icmp_ln1336_reg_5231_pp0_iter15_reg <= icmp_ln1336_reg_5231_pp0_iter14_reg;
                icmp_ln1336_reg_5231_pp0_iter16_reg <= icmp_ln1336_reg_5231_pp0_iter15_reg;
                icmp_ln1336_reg_5231_pp0_iter2_reg <= icmp_ln1336_reg_5231_pp0_iter1_reg;
                icmp_ln1336_reg_5231_pp0_iter3_reg <= icmp_ln1336_reg_5231_pp0_iter2_reg;
                icmp_ln1336_reg_5231_pp0_iter4_reg <= icmp_ln1336_reg_5231_pp0_iter3_reg;
                icmp_ln1336_reg_5231_pp0_iter5_reg <= icmp_ln1336_reg_5231_pp0_iter4_reg;
                icmp_ln1336_reg_5231_pp0_iter6_reg <= icmp_ln1336_reg_5231_pp0_iter5_reg;
                icmp_ln1336_reg_5231_pp0_iter7_reg <= icmp_ln1336_reg_5231_pp0_iter6_reg;
                icmp_ln1336_reg_5231_pp0_iter8_reg <= icmp_ln1336_reg_5231_pp0_iter7_reg;
                icmp_ln1336_reg_5231_pp0_iter9_reg <= icmp_ln1336_reg_5231_pp0_iter8_reg;
                icmp_ln1518_reg_5213_pp0_iter10_reg <= icmp_ln1518_reg_5213_pp0_iter9_reg;
                icmp_ln1518_reg_5213_pp0_iter11_reg <= icmp_ln1518_reg_5213_pp0_iter10_reg;
                icmp_ln1518_reg_5213_pp0_iter12_reg <= icmp_ln1518_reg_5213_pp0_iter11_reg;
                icmp_ln1518_reg_5213_pp0_iter13_reg <= icmp_ln1518_reg_5213_pp0_iter12_reg;
                icmp_ln1518_reg_5213_pp0_iter14_reg <= icmp_ln1518_reg_5213_pp0_iter13_reg;
                icmp_ln1518_reg_5213_pp0_iter15_reg <= icmp_ln1518_reg_5213_pp0_iter14_reg;
                icmp_ln1518_reg_5213_pp0_iter16_reg <= icmp_ln1518_reg_5213_pp0_iter15_reg;
                icmp_ln1518_reg_5213_pp0_iter2_reg <= icmp_ln1518_reg_5213_pp0_iter1_reg;
                icmp_ln1518_reg_5213_pp0_iter3_reg <= icmp_ln1518_reg_5213_pp0_iter2_reg;
                icmp_ln1518_reg_5213_pp0_iter4_reg <= icmp_ln1518_reg_5213_pp0_iter3_reg;
                icmp_ln1518_reg_5213_pp0_iter5_reg <= icmp_ln1518_reg_5213_pp0_iter4_reg;
                icmp_ln1518_reg_5213_pp0_iter6_reg <= icmp_ln1518_reg_5213_pp0_iter5_reg;
                icmp_ln1518_reg_5213_pp0_iter7_reg <= icmp_ln1518_reg_5213_pp0_iter6_reg;
                icmp_ln1518_reg_5213_pp0_iter8_reg <= icmp_ln1518_reg_5213_pp0_iter7_reg;
                icmp_ln1518_reg_5213_pp0_iter9_reg <= icmp_ln1518_reg_5213_pp0_iter8_reg;
                icmp_ln1629_reg_5207_pp0_iter10_reg <= icmp_ln1629_reg_5207_pp0_iter9_reg;
                icmp_ln1629_reg_5207_pp0_iter11_reg <= icmp_ln1629_reg_5207_pp0_iter10_reg;
                icmp_ln1629_reg_5207_pp0_iter12_reg <= icmp_ln1629_reg_5207_pp0_iter11_reg;
                icmp_ln1629_reg_5207_pp0_iter13_reg <= icmp_ln1629_reg_5207_pp0_iter12_reg;
                icmp_ln1629_reg_5207_pp0_iter14_reg <= icmp_ln1629_reg_5207_pp0_iter13_reg;
                icmp_ln1629_reg_5207_pp0_iter15_reg <= icmp_ln1629_reg_5207_pp0_iter14_reg;
                icmp_ln1629_reg_5207_pp0_iter16_reg <= icmp_ln1629_reg_5207_pp0_iter15_reg;
                icmp_ln1629_reg_5207_pp0_iter17_reg <= icmp_ln1629_reg_5207_pp0_iter16_reg;
                icmp_ln1629_reg_5207_pp0_iter18_reg <= icmp_ln1629_reg_5207_pp0_iter17_reg;
                icmp_ln1629_reg_5207_pp0_iter19_reg <= icmp_ln1629_reg_5207_pp0_iter18_reg;
                icmp_ln1629_reg_5207_pp0_iter2_reg <= icmp_ln1629_reg_5207_pp0_iter1_reg;
                icmp_ln1629_reg_5207_pp0_iter3_reg <= icmp_ln1629_reg_5207_pp0_iter2_reg;
                icmp_ln1629_reg_5207_pp0_iter4_reg <= icmp_ln1629_reg_5207_pp0_iter3_reg;
                icmp_ln1629_reg_5207_pp0_iter5_reg <= icmp_ln1629_reg_5207_pp0_iter4_reg;
                icmp_ln1629_reg_5207_pp0_iter6_reg <= icmp_ln1629_reg_5207_pp0_iter5_reg;
                icmp_ln1629_reg_5207_pp0_iter7_reg <= icmp_ln1629_reg_5207_pp0_iter6_reg;
                icmp_ln1629_reg_5207_pp0_iter8_reg <= icmp_ln1629_reg_5207_pp0_iter7_reg;
                icmp_ln1629_reg_5207_pp0_iter9_reg <= icmp_ln1629_reg_5207_pp0_iter8_reg;
                icmp_ln1701_reg_5203_pp0_iter10_reg <= icmp_ln1701_reg_5203_pp0_iter9_reg;
                icmp_ln1701_reg_5203_pp0_iter11_reg <= icmp_ln1701_reg_5203_pp0_iter10_reg;
                icmp_ln1701_reg_5203_pp0_iter12_reg <= icmp_ln1701_reg_5203_pp0_iter11_reg;
                icmp_ln1701_reg_5203_pp0_iter13_reg <= icmp_ln1701_reg_5203_pp0_iter12_reg;
                icmp_ln1701_reg_5203_pp0_iter14_reg <= icmp_ln1701_reg_5203_pp0_iter13_reg;
                icmp_ln1701_reg_5203_pp0_iter15_reg <= icmp_ln1701_reg_5203_pp0_iter14_reg;
                icmp_ln1701_reg_5203_pp0_iter16_reg <= icmp_ln1701_reg_5203_pp0_iter15_reg;
                icmp_ln1701_reg_5203_pp0_iter2_reg <= icmp_ln1701_reg_5203_pp0_iter1_reg;
                icmp_ln1701_reg_5203_pp0_iter3_reg <= icmp_ln1701_reg_5203_pp0_iter2_reg;
                icmp_ln1701_reg_5203_pp0_iter4_reg <= icmp_ln1701_reg_5203_pp0_iter3_reg;
                icmp_ln1701_reg_5203_pp0_iter5_reg <= icmp_ln1701_reg_5203_pp0_iter4_reg;
                icmp_ln1701_reg_5203_pp0_iter6_reg <= icmp_ln1701_reg_5203_pp0_iter5_reg;
                icmp_ln1701_reg_5203_pp0_iter7_reg <= icmp_ln1701_reg_5203_pp0_iter6_reg;
                icmp_ln1701_reg_5203_pp0_iter8_reg <= icmp_ln1701_reg_5203_pp0_iter7_reg;
                icmp_ln1701_reg_5203_pp0_iter9_reg <= icmp_ln1701_reg_5203_pp0_iter8_reg;
                icmp_ln520_reg_5189_pp0_iter10_reg <= icmp_ln520_reg_5189_pp0_iter9_reg;
                icmp_ln520_reg_5189_pp0_iter11_reg <= icmp_ln520_reg_5189_pp0_iter10_reg;
                icmp_ln520_reg_5189_pp0_iter12_reg <= icmp_ln520_reg_5189_pp0_iter11_reg;
                icmp_ln520_reg_5189_pp0_iter13_reg <= icmp_ln520_reg_5189_pp0_iter12_reg;
                icmp_ln520_reg_5189_pp0_iter14_reg <= icmp_ln520_reg_5189_pp0_iter13_reg;
                icmp_ln520_reg_5189_pp0_iter15_reg <= icmp_ln520_reg_5189_pp0_iter14_reg;
                icmp_ln520_reg_5189_pp0_iter16_reg <= icmp_ln520_reg_5189_pp0_iter15_reg;
                icmp_ln520_reg_5189_pp0_iter17_reg <= icmp_ln520_reg_5189_pp0_iter16_reg;
                icmp_ln520_reg_5189_pp0_iter18_reg <= icmp_ln520_reg_5189_pp0_iter17_reg;
                icmp_ln520_reg_5189_pp0_iter19_reg <= icmp_ln520_reg_5189_pp0_iter18_reg;
                icmp_ln520_reg_5189_pp0_iter20_reg <= icmp_ln520_reg_5189_pp0_iter19_reg;
                icmp_ln520_reg_5189_pp0_iter2_reg <= icmp_ln520_reg_5189_pp0_iter1_reg;
                icmp_ln520_reg_5189_pp0_iter3_reg <= icmp_ln520_reg_5189_pp0_iter2_reg;
                icmp_ln520_reg_5189_pp0_iter4_reg <= icmp_ln520_reg_5189_pp0_iter3_reg;
                icmp_ln520_reg_5189_pp0_iter5_reg <= icmp_ln520_reg_5189_pp0_iter4_reg;
                icmp_ln520_reg_5189_pp0_iter6_reg <= icmp_ln520_reg_5189_pp0_iter5_reg;
                icmp_ln520_reg_5189_pp0_iter7_reg <= icmp_ln520_reg_5189_pp0_iter6_reg;
                icmp_ln520_reg_5189_pp0_iter8_reg <= icmp_ln520_reg_5189_pp0_iter7_reg;
                icmp_ln520_reg_5189_pp0_iter9_reg <= icmp_ln520_reg_5189_pp0_iter8_reg;
                lshr_ln1_reg_5309_pp0_iter10_reg <= lshr_ln1_reg_5309_pp0_iter9_reg;
                lshr_ln1_reg_5309_pp0_iter11_reg <= lshr_ln1_reg_5309_pp0_iter10_reg;
                lshr_ln1_reg_5309_pp0_iter12_reg <= lshr_ln1_reg_5309_pp0_iter11_reg;
                lshr_ln1_reg_5309_pp0_iter13_reg <= lshr_ln1_reg_5309_pp0_iter12_reg;
                lshr_ln1_reg_5309_pp0_iter14_reg <= lshr_ln1_reg_5309_pp0_iter13_reg;
                lshr_ln1_reg_5309_pp0_iter8_reg <= lshr_ln1_reg_5309;
                lshr_ln1_reg_5309_pp0_iter9_reg <= lshr_ln1_reg_5309_pp0_iter8_reg;
                or_ln1449_reg_5295_pp0_iter10_reg <= or_ln1449_reg_5295_pp0_iter9_reg;
                or_ln1449_reg_5295_pp0_iter11_reg <= or_ln1449_reg_5295_pp0_iter10_reg;
                or_ln1449_reg_5295_pp0_iter12_reg <= or_ln1449_reg_5295_pp0_iter11_reg;
                or_ln1449_reg_5295_pp0_iter13_reg <= or_ln1449_reg_5295_pp0_iter12_reg;
                or_ln1449_reg_5295_pp0_iter14_reg <= or_ln1449_reg_5295_pp0_iter13_reg;
                or_ln1449_reg_5295_pp0_iter15_reg <= or_ln1449_reg_5295_pp0_iter14_reg;
                or_ln1449_reg_5295_pp0_iter16_reg <= or_ln1449_reg_5295_pp0_iter15_reg;
                or_ln1449_reg_5295_pp0_iter17_reg <= or_ln1449_reg_5295_pp0_iter16_reg;
                or_ln1449_reg_5295_pp0_iter18_reg <= or_ln1449_reg_5295_pp0_iter17_reg;
                or_ln1449_reg_5295_pp0_iter19_reg <= or_ln1449_reg_5295_pp0_iter18_reg;
                or_ln1449_reg_5295_pp0_iter3_reg <= or_ln1449_reg_5295;
                or_ln1449_reg_5295_pp0_iter4_reg <= or_ln1449_reg_5295_pp0_iter3_reg;
                or_ln1449_reg_5295_pp0_iter5_reg <= or_ln1449_reg_5295_pp0_iter4_reg;
                or_ln1449_reg_5295_pp0_iter6_reg <= or_ln1449_reg_5295_pp0_iter5_reg;
                or_ln1449_reg_5295_pp0_iter7_reg <= or_ln1449_reg_5295_pp0_iter6_reg;
                or_ln1449_reg_5295_pp0_iter8_reg <= or_ln1449_reg_5295_pp0_iter7_reg;
                or_ln1449_reg_5295_pp0_iter9_reg <= or_ln1449_reg_5295_pp0_iter8_reg;
                or_ln691_reg_5247_pp0_iter10_reg <= or_ln691_reg_5247_pp0_iter9_reg;
                or_ln691_reg_5247_pp0_iter11_reg <= or_ln691_reg_5247_pp0_iter10_reg;
                or_ln691_reg_5247_pp0_iter12_reg <= or_ln691_reg_5247_pp0_iter11_reg;
                or_ln691_reg_5247_pp0_iter13_reg <= or_ln691_reg_5247_pp0_iter12_reg;
                or_ln691_reg_5247_pp0_iter14_reg <= or_ln691_reg_5247_pp0_iter13_reg;
                or_ln691_reg_5247_pp0_iter15_reg <= or_ln691_reg_5247_pp0_iter14_reg;
                or_ln691_reg_5247_pp0_iter16_reg <= or_ln691_reg_5247_pp0_iter15_reg;
                or_ln691_reg_5247_pp0_iter17_reg <= or_ln691_reg_5247_pp0_iter16_reg;
                or_ln691_reg_5247_pp0_iter18_reg <= or_ln691_reg_5247_pp0_iter17_reg;
                or_ln691_reg_5247_pp0_iter19_reg <= or_ln691_reg_5247_pp0_iter18_reg;
                or_ln691_reg_5247_pp0_iter20_reg <= or_ln691_reg_5247_pp0_iter19_reg;
                or_ln691_reg_5247_pp0_iter2_reg <= or_ln691_reg_5247_pp0_iter1_reg;
                or_ln691_reg_5247_pp0_iter3_reg <= or_ln691_reg_5247_pp0_iter2_reg;
                or_ln691_reg_5247_pp0_iter4_reg <= or_ln691_reg_5247_pp0_iter3_reg;
                or_ln691_reg_5247_pp0_iter5_reg <= or_ln691_reg_5247_pp0_iter4_reg;
                or_ln691_reg_5247_pp0_iter6_reg <= or_ln691_reg_5247_pp0_iter5_reg;
                or_ln691_reg_5247_pp0_iter7_reg <= or_ln691_reg_5247_pp0_iter6_reg;
                or_ln691_reg_5247_pp0_iter8_reg <= or_ln691_reg_5247_pp0_iter7_reg;
                or_ln691_reg_5247_pp0_iter9_reg <= or_ln691_reg_5247_pp0_iter8_reg;
                r_reg_5424_pp0_iter16_reg <= r_reg_5424;
                r_reg_5424_pp0_iter17_reg <= r_reg_5424_pp0_iter16_reg;
                r_reg_5424_pp0_iter18_reg <= r_reg_5424_pp0_iter17_reg;
                r_reg_5424_pp0_iter19_reg <= r_reg_5424_pp0_iter18_reg;
                trunc_ln520_1_reg_5182_pp0_iter2_reg <= trunc_ln520_1_reg_5182_pp0_iter1_reg;
                trunc_ln520_1_reg_5182_pp0_iter3_reg <= trunc_ln520_1_reg_5182_pp0_iter2_reg;
                trunc_ln520_1_reg_5182_pp0_iter4_reg <= trunc_ln520_1_reg_5182_pp0_iter3_reg;
                trunc_ln520_1_reg_5182_pp0_iter5_reg <= trunc_ln520_1_reg_5182_pp0_iter4_reg;
                trunc_ln520_1_reg_5182_pp0_iter6_reg <= trunc_ln520_1_reg_5182_pp0_iter5_reg;
                trunc_ln520_1_reg_5182_pp0_iter7_reg <= trunc_ln520_1_reg_5182_pp0_iter6_reg;
                trunc_ln520_1_reg_5182_pp0_iter8_reg <= trunc_ln520_1_reg_5182_pp0_iter7_reg;
                trunc_ln520_1_reg_5182_pp0_iter9_reg <= trunc_ln520_1_reg_5182_pp0_iter8_reg;
                x_2_reg_5159_pp0_iter10_reg <= x_2_reg_5159_pp0_iter9_reg;
                x_2_reg_5159_pp0_iter11_reg <= x_2_reg_5159_pp0_iter10_reg;
                x_2_reg_5159_pp0_iter12_reg <= x_2_reg_5159_pp0_iter11_reg;
                x_2_reg_5159_pp0_iter13_reg <= x_2_reg_5159_pp0_iter12_reg;
                x_2_reg_5159_pp0_iter14_reg <= x_2_reg_5159_pp0_iter13_reg;
                x_2_reg_5159_pp0_iter15_reg <= x_2_reg_5159_pp0_iter14_reg;
                x_2_reg_5159_pp0_iter16_reg <= x_2_reg_5159_pp0_iter15_reg;
                x_2_reg_5159_pp0_iter17_reg <= x_2_reg_5159_pp0_iter16_reg;
                x_2_reg_5159_pp0_iter18_reg <= x_2_reg_5159_pp0_iter17_reg;
                x_2_reg_5159_pp0_iter19_reg <= x_2_reg_5159_pp0_iter18_reg;
                x_2_reg_5159_pp0_iter2_reg <= x_2_reg_5159_pp0_iter1_reg;
                x_2_reg_5159_pp0_iter3_reg <= x_2_reg_5159_pp0_iter2_reg;
                x_2_reg_5159_pp0_iter4_reg <= x_2_reg_5159_pp0_iter3_reg;
                x_2_reg_5159_pp0_iter5_reg <= x_2_reg_5159_pp0_iter4_reg;
                x_2_reg_5159_pp0_iter6_reg <= x_2_reg_5159_pp0_iter5_reg;
                x_2_reg_5159_pp0_iter7_reg <= x_2_reg_5159_pp0_iter6_reg;
                x_2_reg_5159_pp0_iter8_reg <= x_2_reg_5159_pp0_iter7_reg;
                x_2_reg_5159_pp0_iter9_reg <= x_2_reg_5159_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189 = ap_const_lv1_0))) then
                add_ln1244_reg_5266 <= add_ln1244_fu_2409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0))) then
                add_ln1257_1_reg_5637 <= grp_fu_4853_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1285_fu_2225_p2 = ap_const_lv1_0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_A))) then
                and_ln1292_reg_5239 <= and_ln1292_fu_2231_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1336_reg_5231 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189 = ap_const_lv1_0))) then
                and_ln1341_reg_5283 <= and_ln1341_fu_2533_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1404 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_C))) then
                and_ln1404_reg_5223 <= and_ln1404_fu_2165_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1518_reg_5213 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189 = ap_const_lv1_0))) then
                and_ln1523_reg_5258 <= and_ln1523_fu_2354_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1701_reg_5203 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189 = ap_const_lv1_0))) then
                and_ln1706_reg_5254 <= and_ln1706_fu_2318_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0))) then
                and_ln1756_reg_5543 <= and_ln1756_fu_3672_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter10_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter9_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter10_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter9_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter10_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter9_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter10_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter9_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter10_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter9_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter10_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter9_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter10_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter9_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter11_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter10_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter11_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter10_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter11_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter10_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter11_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter10_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter11_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter10_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter11_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter10_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter11_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter10_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter12_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter11_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter12_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter11_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter12_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter11_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter12_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter11_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter12_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter11_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter12_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter11_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter12_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter11_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter13_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter12_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter13_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter12_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter13_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter12_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter13_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter12_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter13_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter12_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter13_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter12_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter13_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter12_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter14_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter13_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter14_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter13_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter14_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter13_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter14_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter13_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter14_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter13_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter14_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter13_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter14_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter13_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter15_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter14_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter15_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter14_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter15_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter14_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter15_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter14_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter15_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter14_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter15_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter14_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter15_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter14_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter16_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter15_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter16_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter15_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter16_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter15_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter16_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter15_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter16_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter15_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter16_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter15_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter16_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter15_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter17_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter16_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter17_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter16_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter17_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter16_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter17_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter16_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter17_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter16_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter17_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter16_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter17_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter16_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter18_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter17_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter18_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter17_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter18_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter17_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter18_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter17_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter18_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter17_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter18_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter17_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter18_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter17_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter0_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter1_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter0_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter2_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter2_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter2_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter2_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter2_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter2_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter1_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter2_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter1_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter2_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter3_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter2_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter3_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter2_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter3_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter2_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter3_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter2_phi_ln1183_reg_1616;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter4_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter3_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter4_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter3_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter4_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter3_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter4_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter3_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter4_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter3_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter4_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter4_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter5_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter4_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter5_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter4_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter5_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter4_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter5_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter4_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter5_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter4_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter5_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter4_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter5_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter4_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter6_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter5_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter6_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter5_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter6_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter5_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter6_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter5_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter6_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter5_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter6_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter5_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter6_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter5_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter7_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter6_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter7_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter6_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter7_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter6_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter7_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter6_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter7_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter6_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter7_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter6_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter7_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter6_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter8_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter7_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter8_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter7_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter8_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter7_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter8_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter7_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter8_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter7_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter8_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter7_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter8_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter7_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846;
                ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754;
                ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671;
                ap_phi_reg_pp0_iter9_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter8_phi_ln1099_reg_1660;
                ap_phi_reg_pp0_iter9_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter8_phi_ln1120_reg_1649;
                ap_phi_reg_pp0_iter9_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter8_phi_ln1141_reg_1638;
                ap_phi_reg_pp0_iter9_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter8_phi_ln1162_reg_1627;
                ap_phi_reg_pp0_iter9_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter8_phi_ln1183_reg_1616;
                ap_phi_reg_pp0_iter9_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter8_phi_ln1459_reg_1605;
                ap_phi_reg_pp0_iter9_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter8_phi_ln1474_reg_1594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bSerie_V <= ret_V_6_fu_4185_p3;
                gSerie_V <= ret_V_5_fu_4139_p3;
                rSerie_V <= ret_V_4_fu_4093_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0))) then
                b_reg_5463 <= b_fu_3110_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                g_2_reg_5929 <= g_2_fu_4482_p3;
                outpix_val_V_64_reg_5935 <= outpix_val_V_64_fu_4489_p3;
                outpix_val_V_65_reg_5922 <= outpix_val_V_65_fu_4475_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter14_reg = ap_const_lv1_0))) then
                g_reg_5430 <= g_fu_2976_p3;
                r_reg_5424 <= r_fu_2950_p3;
                tmp_10_reg_5440 <= add_ln1244_1_fu_3034_p2(31 downto 10);
                trunc_ln1244_2_reg_5435 <= trunc_ln1244_2_fu_3030_p1;
                    zext_ln1257_1_reg_5451(15 downto 0) <= zext_ln1257_1_fu_3054_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0))) then
                icmp_ln1027_1_reg_5291 <= icmp_ln1027_1_fu_2602_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0))) then
                icmp_ln1027_5_reg_5287 <= icmp_ln1027_5_fu_2560_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0))) then
                icmp_ln1027_6_reg_5262 <= icmp_ln1027_6_fu_2381_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_2))) then
                icmp_ln1050_reg_5243 <= icmp_ln1050_fu_2255_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0))) then
                icmp_ln1261_reg_5657 <= icmp_ln1261_fu_3774_p2;
                icmp_ln1262_reg_5662 <= icmp_ln1262_fu_3790_p2;
                trunc_ln1257_1_reg_5642 <= trunc_ln1257_1_fu_3691_p1;
                u_reg_5647 <= add_ln1258_2_fu_3708_p2(24 downto 8);
                v_reg_5652 <= add_ln1259_2_fu_3748_p2(24 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_A))) then
                icmp_ln1285_reg_5235 <= icmp_ln1285_fu_2225_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_B))) then
                icmp_ln1336_reg_5231 <= icmp_ln1336_fu_2201_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_2081_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C))) then
                icmp_ln1428_reg_5227 <= icmp_ln1428_fu_2177_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_F))) then
                icmp_ln1518_reg_5213 <= icmp_ln1518_fu_2123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_11))) then
                icmp_ln1629_reg_5207 <= icmp_ln1629_fu_2111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_13))) then
                icmp_ln1701_reg_5203 <= icmp_ln1701_fu_2099_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter6_reg = ap_const_lv1_0))) then
                lshr_ln1_reg_5309 <= lshr_ln1_fu_2728_p1(15 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0))) then
                mul_ln1311_reg_5707 <= grp_fu_4878_p2;
                trunc_ln1311_1_reg_5713 <= sub_ln1311_fu_3819_p2(26 downto 19);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter1_reg = ap_const_lv1_0))) then
                or_ln1449_reg_5295 <= or_ln1449_fu_2634_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_read_fu_772_p2 = ap_const_lv1_1))) then
                or_ln691_reg_5247 <= or_ln691_fu_2297_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_V_12_reg_5785 <= p_0_2_0_0_0133363_out_i;
                outpix_val_V_13_reg_5779 <= p_0_1_0_0_0131361_out_i;
                outpix_val_V_16_reg_5773 <= p_0_0_0_0_0129359_out_i;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter13_reg = ap_const_lv1_0))) then
                tmp_6_reg_5384 <= add_ln1236_fu_2832_p2(31 downto 10);
                tmp_8_reg_5394 <= add_ln1240_1_fu_2898_p2(31 downto 10);
                trunc_ln1236_2_reg_5379 <= trunc_ln1236_2_fu_2828_p1;
                trunc_ln1240_2_reg_5389 <= trunc_ln1240_2_fu_2894_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln1267_reg_5943 <= trunc_ln1267_fu_4496_p1;
            end if;
        end if;
    end process;
    select_ln1488_cast_reg_5126(15 downto 3) <= "0000000000000";
    barWidth_cast_cast_reg_5131(11) <= '0';
    zext_ln1032_cast_reg_5136(15 downto 10) <= "000000";
    select_ln507_2_cast_cast_cast_cast_reg_5141(9 downto 7) <= "000";
    select_ln507_cast1_reg_5153(9 downto 7) <= "000";
    zext_ln1257_1_reg_5451(23 downto 16) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DPtpgBarArray_address0 <= zext_ln1739_fu_3421_p1(4 - 1 downto 0);

    DPtpgBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarArray_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_b_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_g_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_r_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_b_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_g_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_r_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_u_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_v_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_y_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_u_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_v_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_y_address0 <= zext_ln1739_1_fu_3656_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1039_fu_4675_p2 <= std_logic_vector(unsigned(outpix_val_V_18_fu_4662_p3) + unsigned(ap_const_lv10_1));
    add_ln1056_fu_3882_p2 <= std_logic_vector(unsigned(trunc_ln520_4_fu_3878_p1) + unsigned(ap_const_lv10_1));
    add_ln1212_fu_3522_p2 <= std_logic_vector(unsigned(trunc_ln520_5_fu_3518_p1) + unsigned(ap_const_lv3_1));
    add_ln1236_1_fu_2944_p2 <= std_logic_vector(unsigned(trunc_ln1236_1_fu_2932_p3) + unsigned(ap_const_lv16_200));
    add_ln1236_fu_2832_p2 <= std_logic_vector(unsigned(shl_ln1236_fu_2822_p2) + unsigned(ap_const_lv32_200));
    add_ln1240_1_fu_2898_p2 <= std_logic_vector(unsigned(shl_ln1240_fu_2888_p2) + unsigned(ap_const_lv32_200));
    add_ln1240_2_fu_2970_p2 <= std_logic_vector(unsigned(trunc_ln1240_1_fu_2958_p3) + unsigned(ap_const_lv16_200));
    add_ln1240_fu_2147_p2 <= std_logic_vector(unsigned(trunc_ln520_1_fu_2071_p1) + unsigned(ap_const_lv11_2AA));
    add_ln1244_1_fu_3034_p2 <= std_logic_vector(unsigned(shl_ln1244_fu_3024_p2) + unsigned(ap_const_lv32_200));
    add_ln1244_2_fu_3104_p2 <= std_logic_vector(unsigned(trunc_ln1244_1_fu_3092_p3) + unsigned(ap_const_lv16_200));
    add_ln1244_fu_2409_p2 <= std_logic_vector(unsigned(trunc_ln520_1_reg_5182) + unsigned(ap_const_lv11_554));
    add_ln1257_2_fu_4382_p2 <= std_logic_vector(unsigned(zext_ln1257_6_fu_4376_p1) + unsigned(zext_ln1257_4_fu_4373_p1));
    add_ln1257_3_fu_4388_p2 <= std_logic_vector(unsigned(trunc_ln1257_1_reg_5642) + unsigned(trunc_ln1257_fu_4379_p1));
    add_ln1258_2_fu_3708_p2 <= std_logic_vector(signed(sext_ln1258_1_fu_3705_p1) + signed(zext_ln1258_fu_3701_p1));
    add_ln1259_2_fu_3748_p2 <= std_logic_vector(signed(sext_ln1259_1_fu_3745_p1) + signed(zext_ln1259_1_fu_3741_p1));
    add_ln1259_fu_3735_p2 <= std_logic_vector(unsigned(zext_ln1259_fu_3731_p1) + unsigned(ap_const_lv24_20080));
    add_ln1296_fu_2668_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(zonePlateVAddr_loc_1_out_i));
    add_ln1298_fu_2680_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(Zplate_Ver_Control_Delta_read_reg_5009));
    add_ln1348_fu_3327_p2 <= std_logic_vector(unsigned(trunc_ln520_6_fu_3323_p1) + unsigned(ap_const_lv3_1));
    add_ln1367_fu_3363_p2 <= std_logic_vector(unsigned(trunc_ln520_8_fu_3359_p1) + unsigned(ap_const_lv3_1));
    add_ln1500_fu_4337_p2 <= std_logic_vector(unsigned(outpix_val_V_27_fu_4324_p3) + unsigned(ap_const_lv10_1));
    add_ln1530_fu_3256_p2 <= std_logic_vector(unsigned(vBarSel_2_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1548_fu_3288_p2 <= std_logic_vector(unsigned(trunc_ln520_9_fu_3284_p1) + unsigned(ap_const_lv3_1));
    add_ln1664_fu_4039_p2 <= std_logic_vector(unsigned(op_assign_2_fu_3979_p3) + unsigned(select_ln1488_cast_reg_5126));
    add_ln1730_fu_3208_p2 <= std_logic_vector(unsigned(trunc_ln520_10_fu_3204_p1) + unsigned(ap_const_lv3_1));
    add_ln186_fu_2607_p2 <= std_logic_vector(unsigned(xBar_V) + unsigned(ap_const_lv11_1));
    add_ln520_fu_2087_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_2) + unsigned(ap_const_lv16_1));
    add_ln525_fu_2705_p2 <= std_logic_vector(unsigned(phi_mul_fu_542) + unsigned(Zplate_Hor_Control_Start_read_reg_5066));
    add_ln840_1_fu_2365_p2 <= std_logic_vector(unsigned(yCount_V_3) + unsigned(ap_const_lv10_1));
    add_ln840_2_fu_2329_p2 <= std_logic_vector(unsigned(yCount_V_1) + unsigned(ap_const_lv6_1));
    add_ln840_3_fu_2438_p2 <= std_logic_vector(unsigned(yCount_V_2) + unsigned(ap_const_lv10_1));
    add_ln840_4_fu_2576_p2 <= std_logic_vector(unsigned(xCount_V) + unsigned(ap_const_lv10_1));
    add_ln840_5_fu_2397_p2 <= std_logic_vector(unsigned(xCount_V_3) + unsigned(ap_const_lv10_1));
    add_ln840_6_fu_3230_p2 <= std_logic_vector(unsigned(trunc_ln1027_fu_3178_p1) + unsigned(ap_const_lv6_1));
    add_ln840_7_fu_2508_p2 <= std_logic_vector(unsigned(xCount_V_2) + unsigned(ap_const_lv10_1));
    add_ln840_fu_2544_p2 <= std_logic_vector(unsigned(yCount_V) + unsigned(ap_const_lv10_1));
    add_ln841_fu_3192_p2 <= std_logic_vector(unsigned(xCount_V_1) + unsigned(ap_const_lv10_3C1));
    and_ln1219_1_fu_4622_p2 <= (icmp_ln1217_read_reg_5030 and and_ln1219_fu_4617_p2);
    and_ln1219_fu_4617_p2 <= (trunc_ln1219_fu_4603_p1 and cmp141_i_read_reg_5037);
    and_ln1292_fu_2231_p2 <= (icmp_ln1027_fu_2081_p2 and cmp12_i);
    and_ln1336_1_fu_4529_p2 <= (icmp_ln1217_read_reg_5030 and and_ln1336_fu_4524_p2);
    and_ln1336_fu_4524_p2 <= (trunc_ln1336_fu_4499_p1 and cmp141_i_read_reg_5037);
    and_ln1341_fu_2533_p2 <= (icmp_ln1027_reg_5193 and icmp_ln1027_2_fu_2528_p2);
    and_ln1404_fu_2165_p2 <= (icmp_ln1404_1 and icmp_ln1027_fu_2081_p2);
    and_ln1409_fu_2433_p2 <= (icmp_ln1027_reg_5193 and icmp_ln1019_fu_2428_p2);
    and_ln1518_1_fu_4299_p2 <= (icmp_ln1217_read_reg_5030 and and_ln1518_fu_4294_p2);
    and_ln1518_fu_4294_p2 <= (trunc_ln1518_fu_4269_p1 and cmp141_i_read_reg_5037);
    and_ln1523_fu_2354_p2 <= (icmp_ln1027_reg_5193 and icmp_ln1027_3_fu_2349_p2);
    and_ln1662_fu_4014_p2 <= (trunc_ln1662_fu_4011_p1 and cmp35_i588_read_reg_4978);
    and_ln1706_fu_2318_p2 <= (icmp_ln1027_reg_5193 and icmp_ln1027_4_fu_2312_p2);
    and_ln1756_fu_3672_p2 <= (trunc_ln1689_fu_3653_p1 and cmp141_i_read_reg_5037);
    and_ln1817_fu_4220_p2 <= (trunc_ln1817_fu_4217_p1 and cmp35_i588_read_reg_4978);
    and_ln691_1_fu_2285_p2 <= (icmp_ln691 and and_ln691_fu_2279_p2);
    and_ln691_fu_2279_p2 <= (xor_ln691_1_fu_2267_p2 and icmp_ln691_2_fu_2273_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_01001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp126 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp277 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp0_stage0_iter19_assign_proc : process(ap_predicate_op625_read_state20)
    begin
                ap_block_state20_pp0_stage0_iter19 <= ((ap_const_logic_1 = ap_const_logic_0) and (ap_predicate_op625_read_state20 = ap_const_boolean_1));
    end process;


    ap_block_state20_pp0_stage0_iter19_ignore_call0_assign_proc : process(ap_predicate_op625_read_state20)
    begin
                ap_block_state20_pp0_stage0_iter19_ignore_call0 <= ((ap_const_logic_1 = ap_const_logic_0) and (ap_predicate_op625_read_state20 = ap_const_boolean_1));
    end process;


    ap_block_state20_pp0_stage0_iter19_ignore_call5_assign_proc : process(ap_predicate_op625_read_state20)
    begin
                ap_block_state20_pp0_stage0_iter19_ignore_call5 <= ((ap_const_logic_1 = ap_const_logic_0) and (ap_predicate_op625_read_state20 = ap_const_boolean_1));
    end process;

        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= (ap_const_logic_1 = ap_const_logic_0);
        ap_block_state23_pp0_stage0_iter22_ignore_call0 <= (ap_const_logic_1 = ap_const_logic_0);
        ap_block_state23_pp0_stage0_iter22_ignore_call5 <= (ap_const_logic_1 = ap_const_logic_0);
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2099_assign_proc : process(icmp_ln520_reg_5189_pp0_iter17_reg, bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045)
    begin
                ap_condition_2099 <= (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_8) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_2107_assign_proc : process(icmp_ln520_reg_5189_pp0_iter17_reg, bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045)
    begin
                ap_condition_2107 <= (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_7) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_2115_assign_proc : process(icmp_ln520_reg_5189_pp0_iter17_reg, bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045)
    begin
                ap_condition_2115 <= (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_6) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_2123_assign_proc : process(icmp_ln520_reg_5189_pp0_iter17_reg, bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045)
    begin
                ap_condition_2123 <= (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_5) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_2131_assign_proc : process(icmp_ln520_reg_5189_pp0_iter17_reg, bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045)
    begin
                ap_condition_2131 <= (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_4) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_2627_assign_proc : process(bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045, icmp_ln520_reg_5189_pp0_iter1_reg, or_ln1449_fu_2634_p2)
    begin
                ap_condition_2627 <= ((colorFormatLocal_read_reg_5045 = ap_const_lv8_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (or_ln1449_fu_2634_p2 = ap_const_lv1_0) and (icmp_ln520_reg_5189_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2651_assign_proc : process(bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045, icmp_ln520_reg_5189_pp0_iter1_reg, or_ln1449_fu_2634_p2)
    begin
                ap_condition_2651 <= ((colorFormatLocal_read_reg_5045 = ap_const_lv8_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (or_ln1449_fu_2634_p2 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2867_assign_proc : process(bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045, icmp_ln520_reg_5189_pp0_iter1_reg, or_ln1449_fu_2634_p2)
    begin
                ap_condition_2867 <= ((colorFormatLocal_read_reg_5045 = ap_const_lv8_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (or_ln1449_fu_2634_p2 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2869_assign_proc : process(bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045, icmp_ln520_reg_5189_pp0_iter1_reg, or_ln1449_fu_2634_p2)
    begin
                ap_condition_2869 <= ((colorFormatLocal_read_reg_5045 = ap_const_lv8_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (or_ln1449_fu_2634_p2 = ap_const_lv1_0) and (icmp_ln520_reg_5189_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_3357_assign_proc : process(icmp_ln520_reg_5189, icmp_ln1404, bckgndId_load_read_reg_5071, icmp_ln1027_reg_5193, and_ln1404_reg_5223, and_ln1409_fu_2433_p2)
    begin
                ap_condition_3357 <= (((icmp_ln1404 = ap_const_lv1_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1409_fu_2433_p2) and (icmp_ln520_reg_5189 = ap_const_lv1_0)) or ((icmp_ln1404 = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1409_fu_2433_p2) and (ap_const_lv1_0 = and_ln1404_reg_5223) and (icmp_ln520_reg_5189 = ap_const_lv1_0)));
    end process;


    ap_condition_3362_assign_proc : process(icmp_ln520_reg_5189, icmp_ln1404, bckgndId_load_read_reg_5071, icmp_ln1027_reg_5193, and_ln1404_reg_5223)
    begin
                ap_condition_3362 <= (((icmp_ln1404 = ap_const_lv1_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln1027_reg_5193 = ap_const_lv1_1) and (icmp_ln520_reg_5189 = ap_const_lv1_0)) or ((icmp_ln1404 = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1404_reg_5223) and (icmp_ln520_reg_5189 = ap_const_lv1_0)));
    end process;


    ap_condition_3374_assign_proc : process(icmp_ln520_fu_2075_p2, bckgndId_load, icmp_ln1404, icmp_ln1027_fu_2081_p2, and_ln1404_fu_2165_p2)
    begin
                ap_condition_3374 <= (((icmp_ln1404 = ap_const_lv1_1) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_2081_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C)) or ((icmp_ln1404 = ap_const_lv1_0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1404_fu_2165_p2) and (bckgndId_load = ap_const_lv8_C)));
    end process;


    ap_condition_3379_assign_proc : process(icmp_ln520_reg_5189, icmp_ln1404, bckgndId_load_read_reg_5071, icmp_ln1027_reg_5193, and_ln1404_reg_5223)
    begin
                ap_condition_3379 <= (((icmp_ln1404 = ap_const_lv1_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln1027_reg_5193 = ap_const_lv1_0) and (icmp_ln520_reg_5189 = ap_const_lv1_0)) or ((icmp_ln1404 = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1404_reg_5223) and (icmp_ln520_reg_5189 = ap_const_lv1_0)));
    end process;


    ap_condition_5445_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_736_p2, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5445 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_1));
    end process;


    ap_condition_5447_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_736_p2, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5447 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_1));
    end process;


    ap_condition_5449_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_736_p2, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5449 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_1));
    end process;


    ap_condition_5451_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_736_p2, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5451 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_1));
    end process;


    ap_condition_5453_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_736_p2, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5453 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_1));
    end process;


    ap_condition_5454_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5454 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_3));
    end process;


    ap_condition_5455_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_736_p2, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5455 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_0));
    end process;


    ap_condition_5456_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_736_p2, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5456 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_0));
    end process;


    ap_condition_5457_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_736_p2, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5457 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_0));
    end process;


    ap_condition_5458_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_736_p2, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5458 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_0));
    end process;


    ap_condition_5459_assign_proc : process(icmp_ln520_fu_2075_p2, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_736_p2, bckgndId_load_read_read_fu_766_p2)
    begin
                ap_condition_5459 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_766_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_736_p2 = ap_const_lv8_0));
    end process;


    ap_condition_5683_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_5_reg_5287_pp0_iter16_reg)
    begin
                ap_condition_5683 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1027_5_reg_5287_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_5687_assign_proc : process(ap_enable_reg_pp0_iter16, icmp_ln520_reg_5189_pp0_iter15_reg, icmp_ln1027_reg_5193_pp0_iter15_reg)
    begin
                ap_condition_5687 <= ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1027_reg_5193_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_5693_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_7_fu_3182_p2)
    begin
                ap_condition_5693 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1027_7_fu_3182_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_5697_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0, icmp_ln520_reg_5189_pp0_iter17_reg, bckgndId_load_read_reg_5071)
    begin
                ap_condition_5697 <= ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_5703_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_6_reg_5262_pp0_iter16_reg)
    begin
                ap_condition_5703 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1027_6_reg_5262_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_5707_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter16_reg)
    begin
                ap_condition_5707 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_5712_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter16_reg)
    begin
                ap_condition_5712 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_5717_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter16_reg)
    begin
                ap_condition_5717 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_5722_assign_proc : process(ap_enable_reg_pp0_iter20, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg)
    begin
                ap_condition_5722 <= ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_E));
    end process;


    ap_condition_5728_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5728 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0));
    end process;


    ap_condition_5729_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0, bckgndId_load_read_reg_5071)
    begin
                ap_condition_5729 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0));
    end process;


    ap_condition_5733_assign_proc : process(ap_enable_reg_pp0_iter20, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg)
    begin
                ap_condition_5733 <= ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_11));
    end process;


    ap_condition_5736_assign_proc : process(ap_enable_reg_pp0_iter20, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg)
    begin
                ap_condition_5736 <= ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_1));
    end process;


    ap_condition_5739_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0, cmp2_i381_read_reg_5049)
    begin
                ap_condition_5739 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1));
    end process;


    ap_condition_5742_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0, cmp2_i381_read_reg_5049)
    begin
                ap_condition_5742 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0));
    end process;


    ap_condition_5750_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1336_reg_5231_pp0_iter16_reg, and_ln1341_reg_5283_pp0_iter16_reg)
    begin
                ap_condition_5750 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1336_reg_5231_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1341_reg_5283_pp0_iter16_reg));
    end process;


    ap_condition_5754_assign_proc : process(ap_enable_reg_pp0_iter16, icmp_ln520_reg_5189_pp0_iter15_reg, icmp_ln1336_reg_5231_pp0_iter15_reg)
    begin
                ap_condition_5754 <= ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1336_reg_5231_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_5760_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1701_reg_5203_pp0_iter16_reg, and_ln1706_reg_5254_pp0_iter16_reg)
    begin
                ap_condition_5760 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1701_reg_5203_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1706_reg_5254_pp0_iter16_reg));
    end process;


    ap_condition_5764_assign_proc : process(ap_enable_reg_pp0_iter16, icmp_ln520_reg_5189_pp0_iter15_reg, icmp_ln1701_reg_5203_pp0_iter15_reg)
    begin
                ap_condition_5764 <= ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1701_reg_5203_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_5770_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1518_reg_5213_pp0_iter16_reg, and_ln1523_reg_5258_pp0_iter16_reg)
    begin
                ap_condition_5770 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1518_reg_5213_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1523_reg_5258_pp0_iter16_reg));
    end process;


    ap_condition_5774_assign_proc : process(ap_enable_reg_pp0_iter16, icmp_ln520_reg_5189_pp0_iter15_reg, icmp_ln1518_reg_5213_pp0_iter15_reg)
    begin
                ap_condition_5774 <= ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1518_reg_5213_pp0_iter15_reg = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_5778_assign_proc : process(icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1518_reg_5213_pp0_iter16_reg, and_ln1523_reg_5258_pp0_iter16_reg)
    begin
                ap_condition_5778 <= ((icmp_ln1518_reg_5213_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1523_reg_5258_pp0_iter16_reg));
    end process;


    ap_condition_5782_assign_proc : process(icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1701_reg_5203_pp0_iter16_reg, and_ln1706_reg_5254_pp0_iter16_reg)
    begin
                ap_condition_5782 <= ((icmp_ln1701_reg_5203_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1706_reg_5254_pp0_iter16_reg));
    end process;


    ap_condition_5786_assign_proc : process(icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1336_reg_5231_pp0_iter16_reg, and_ln1341_reg_5283_pp0_iter16_reg)
    begin
                ap_condition_5786 <= ((icmp_ln1336_reg_5231_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1341_reg_5283_pp0_iter16_reg));
    end process;


    ap_condition_5792_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_7_fu_3182_p2)
    begin
                ap_condition_5792 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1027_7_fu_3182_p2 = ap_const_lv1_1) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_5798_assign_proc : process(ap_enable_reg_pp0_iter5, icmp_ln520_reg_5189_pp0_iter4_reg, icmp_ln1285_reg_5235_pp0_iter4_reg, and_ln1292_reg_5239_pp0_iter4_reg)
    begin
                ap_condition_5798 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1285_reg_5235_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln520_reg_5189_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1292_reg_5239_pp0_iter4_reg));
    end process;


    ap_condition_5802_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln520_reg_5189_pp0_iter3_reg, icmp_ln1285_reg_5235_pp0_iter3_reg)
    begin
                ap_condition_5802 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1285_reg_5235_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_condition_5806_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter4_reg)
    begin
                ap_condition_5806 <= ((bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_5189_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_condition_646_assign_proc : process(icmp_ln520_reg_5189_pp0_iter17_reg, bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045, or_ln1449_reg_5295_pp0_iter17_reg)
    begin
                ap_condition_646 <= (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (or_ln1449_reg_5295_pp0_iter17_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_649_assign_proc : process(icmp_ln520_reg_5189_pp0_iter17_reg, bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045, or_ln1449_reg_5295_pp0_iter17_reg)
    begin
                ap_condition_649 <= (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (or_ln1449_reg_5295_pp0_iter17_reg = ap_const_lv1_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_C) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_block_pp0_stage0_subdone, icmp_ln520_fu_2075_p2, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln520_fu_2075_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_frp_pvb_no_bkwd_prs_assign_proc : process(pf_ovrlayYUV_U_pf_ready)
    begin
                ap_condition_frp_pvb_no_bkwd_prs <= (pf_ovrlayYUV_U_pf_ready = ap_const_logic_1);
    end process;


    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_frp_roi_pvb_no_fwd_prs_assign_proc : process(srcYUV_num_data_valid, ap_frp_data_req_srcYUV, ap_frp_data_req_srcYUV_op625)
    begin
                ap_condition_frp_roi_pvb_no_fwd_prs <= not((unsigned(srcYUV_num_data_valid) < unsigned(std_logic_vector(unsigned(ap_frp_data_req_srcYUV) + unsigned(ap_frp_data_req_srcYUV_op625)))));
    end process;


    ap_done_int_frp_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter21_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int_frp <= ap_const_logic_1;
        else 
            ap_done_int_frp <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(10) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(11) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(12) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(13) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(14) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(15) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(16) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(17) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter17 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(18) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter18 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(19) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter19 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(20) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter20 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(21) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter21 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(22) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter22 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(3) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(4) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(5) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(8) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(9) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_data_issued_nxt_srcYUV_op625_assign_proc : process(ap_predicate_op625_read_state20, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(19) = ap_const_logic_1) and (ap_predicate_op625_read_state20 = ap_const_boolean_1))) then 
            ap_frp_data_issued_nxt_srcYUV_op625 <= ap_const_logic_1;
        else 
            ap_frp_data_issued_nxt_srcYUV_op625 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_data_next_issued_srcYUV_assign_proc : process(ap_frp_data_issued_nxt_srcYUV_op625)
    begin
        if ((ap_frp_data_issued_nxt_srcYUV_op625 = ap_const_logic_1)) then 
            ap_frp_data_next_issued_srcYUV <= ap_const_lv1_1;
        else 
            ap_frp_data_next_issued_srcYUV <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_data_req_srcYUV_op625_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln520_fu_2075_p2, cmp8_read_read_fu_772_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (cmp8_read_read_fu_772_p2 = ap_const_lv1_1))) then 
            ap_frp_data_req_srcYUV_op625 <= ap_const_lv1_1;
        else 
            ap_frp_data_req_srcYUV_op625 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_roi_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_roi_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78_assign_proc : process(bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045, icmp_ln520_reg_5189_pp0_iter20_reg, outpix_val_V_65_reg_5922, trunc_ln1267_reg_5943, ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846, outpix_val_V_3_fu_562)
    begin
        if (((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (trunc_ln1267_reg_5943 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) or (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_5045 = ap_const_lv8_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) or (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (trunc_ln1267_reg_5943 = ap_const_lv1_0) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) or ((colorFormatLocal_read_reg_5045 = ap_const_lv8_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78 <= outpix_val_V_65_reg_5922;
        elsif ((not((bckgndId_load_read_reg_5071 = ap_const_lv8_9)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_B)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_F)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_C)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_3)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_0)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_1)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_2)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_E)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_10)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_11)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_12)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_4)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_5)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_6)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_7)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_8)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_A)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_D)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_13)) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78 <= outpix_val_V_3_fu_562;
        else 
            ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78 <= ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78_assign_proc : process(bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045, icmp_ln520_reg_5189_pp0_iter20_reg, g_2_reg_5929, outpix_val_V_64_reg_5935, trunc_ln1267_reg_5943, ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754, outpix_val_V_4_fu_566)
    begin
        if (((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_5045 = ap_const_lv8_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) or (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (trunc_ln1267_reg_5943 = ap_const_lv1_0) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) or ((colorFormatLocal_read_reg_5045 = ap_const_lv8_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 <= g_2_reg_5929;
        elsif ((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (trunc_ln1267_reg_5943 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 <= outpix_val_V_64_reg_5935;
        elsif ((not((bckgndId_load_read_reg_5071 = ap_const_lv8_9)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_B)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_F)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_C)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_3)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_0)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_1)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_2)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_E)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_10)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_11)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_12)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_4)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_5)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_6)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_7)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_8)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_A)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_D)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_13)) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 <= outpix_val_V_4_fu_566;
        else 
            ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 <= ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78_assign_proc : process(bckgndId_load_read_reg_5071, colorFormatLocal_read_reg_5045, icmp_ln520_reg_5189_pp0_iter20_reg, outpix_val_V_64_reg_5935, trunc_ln1267_reg_5943, ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671, outpix_val_V_8_fu_570)
    begin
        if (((not((colorFormatLocal_read_reg_5045 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (trunc_ln1267_reg_5943 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) or (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_5045 = ap_const_lv8_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) or (not((colorFormatLocal_read_reg_5045 = ap_const_lv8_0)) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (trunc_ln1267_reg_5943 = ap_const_lv1_0) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) or ((colorFormatLocal_read_reg_5045 = ap_const_lv8_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_D) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78 <= outpix_val_V_64_reg_5935;
        elsif ((not((bckgndId_load_read_reg_5071 = ap_const_lv8_9)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_B)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_F)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_C)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_3)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_0)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_1)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_2)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_E)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_10)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_11)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_12)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_4)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_5)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_6)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_7)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_8)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_A)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_D)) and not((bckgndId_load_read_reg_5071 = ap_const_lv8_13)) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78 <= outpix_val_V_8_fu_570;
        else 
            ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78 <= ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4_assign_proc : process(cmp8_read_reg_5075, icmp_ln520_reg_5189_pp0_iter20_reg, ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78, outpix_val_V_61_fu_4728_p3, ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961)
    begin
        if ((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_5075 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4 <= ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78;
            elsif ((cmp8_read_reg_5075 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4 <= outpix_val_V_61_fu_4728_p3;
            else 
                ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4 <= ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961;
            end if;
        else 
            ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4 <= ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4_assign_proc : process(cmp8_read_reg_5075, icmp_ln520_reg_5189_pp0_iter20_reg, ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78, outpix_val_V_62_fu_4721_p3, ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950)
    begin
        if ((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_5075 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4 <= ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78;
            elsif ((cmp8_read_reg_5075 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4 <= outpix_val_V_62_fu_4721_p3;
            else 
                ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4 <= ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950;
            end if;
        else 
            ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4 <= ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4_assign_proc : process(cmp8_read_reg_5075, icmp_ln520_reg_5189_pp0_iter20_reg, ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78, outpix_val_V_63_fu_4714_p3, ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939)
    begin
        if ((icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_5075 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4 <= ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78;
            elsif ((cmp8_read_reg_5075 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4 <= outpix_val_V_63_fu_4714_p3;
            else 
                ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4 <= ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939;
            end if;
        else 
            ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4 <= ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_hHatch_reg_1572 <= "X";
    ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1846 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1754 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1671 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1099_reg_1660 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1120_reg_1649 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1141_reg_1638 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1162_reg_1627 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1183_reg_1616 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1459_reg_1605 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1474_reg_1594 <= "XX";
    ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939 <= "XXXXXXXXXX";

    ap_predicate_op126_call_state1_assign_proc : process(icmp_ln520_fu_2075_p2, bckgndId_load)
    begin
                ap_predicate_op126_call_state1 <= ((icmp_ln520_fu_2075_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C));
    end process;


    ap_predicate_op277_call_state4_assign_proc : process(bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter2_reg)
    begin
                ap_predicate_op277_call_state4 <= ((bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (icmp_ln520_reg_5189_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op625_read_state20_assign_proc : process(icmp_ln520_reg_5189_pp0_iter18_reg, cmp8_read_reg_5075)
    begin
                ap_predicate_op625_read_state20 <= ((cmp8_read_reg_5075 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_block_pp0_stage0_subdone, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_546)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_x_2 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_2 <= x_fu_546;
        end if; 
    end process;

    b_1_fu_4467_p3 <= 
        trunc_ln1262_fu_4463_p1 when (icmp_ln1262_1_fu_4457_p2(0) = '1') else 
        ap_const_lv10_0;
    b_fu_3110_p3 <= 
        ap_const_lv16_3FF when (icmp_ln1244_fu_3099_p2(0) = '1') else 
        add_ln1244_2_fu_3104_p2;
    barWidth_cast_cast_fu_1996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));
    bckgndId_load_read_read_fu_766_p2 <= bckgndId_load;
    blkYuv_1_address0 <= zext_ln1474_fu_3796_p1(2 - 1 downto 0);

    blkYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_1_ce0 <= ap_const_logic_1;
        else 
            blkYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_address0 <= zext_ln1162_fu_3854_p1(2 - 1 downto 0);

    blkYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_ce0 <= ap_const_logic_1;
        else 
            blkYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1141_fu_3859_p1(2 - 1 downto 0);

    bluYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bluYuv_ce0 <= ap_const_logic_1;
        else 
            bluYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp8_read_read_fu_772_p2 <= cmp8;
    colorFormatLocal_read_read_fu_736_p2 <= colorFormatLocal;
    empty_fu_3510_p1 <= s(8 - 1 downto 0);

    frp_pipeline_valid_U_exitcond_assign_proc : process(ap_enable_reg_pp0_iter21, icmp_ln520_reg_5189_pp0_iter20_reg)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_1))) then 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_1;
        else 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_0;
        end if; 
    end process;

    g_1_fu_4443_p3 <= 
        trunc_ln1261_fu_4439_p1 when (icmp_ln1261_1_fu_4433_p2(0) = '1') else 
        ap_const_lv10_0;
    g_2_fu_4482_p3 <= 
        trunc_ln1239_fu_4367_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        g_1_fu_4443_p3;
    g_fu_2976_p3 <= 
        ap_const_lv16_3FF when (icmp_ln1240_fu_2965_p2(0) = '1') else 
        add_ln1240_2_fu_2970_p2;
    grnYuv_address0 <= zext_ln1120_fu_3864_p1(2 - 1 downto 0);

    grnYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grnYuv_ce0 <= ap_const_logic_1;
        else 
            grnYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1972_p3 <= 
        ap_const_lv2_2 when (trunc_ln1423_fu_3467_p1(0) = '1') else 
        ap_const_lv2_1;
    grp_fu_2141_p1 <= ap_const_lv11_5(4 - 1 downto 0);
    grp_fu_2153_p0 <= std_logic_vector(unsigned(trunc_ln520_1_fu_2071_p1) + unsigned(ap_const_lv11_2AA));
    grp_fu_2153_p1 <= ap_const_lv11_5(4 - 1 downto 0);
    grp_fu_2414_p0 <= std_logic_vector(unsigned(trunc_ln520_1_reg_5182) + unsigned(ap_const_lv11_554));
    grp_fu_2414_p1 <= ap_const_lv11_5(4 - 1 downto 0);
    grp_fu_4791_p0 <= zext_ln1302_fu_2063_p1(16 - 1 downto 0);
    grp_fu_4791_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_4791_p2 <= zext_ln1302_fu_2063_p1(16 - 1 downto 0);
    grp_fu_4800_p2 <= std_logic_vector(unsigned(phi_mul_fu_542) + unsigned(zonePlateVAddr_loc_1_out_i));
    grp_fu_4808_p0 <= grp_fu_4808_p00(11 - 1 downto 0);
    grp_fu_4808_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln520_1_reg_5182_pp0_iter9_reg),23));
    grp_fu_4808_p1 <= ap_const_lv23_CCD(12 - 1 downto 0);
    grp_fu_4815_p0 <= grp_fu_4815_p00(11 - 1 downto 0);
    grp_fu_4815_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1240_reg_5217_pp0_iter9_reg),23));
    grp_fu_4815_p1 <= ap_const_lv23_CCD(12 - 1 downto 0);
    grp_fu_4822_p0 <= grp_fu_4822_p00(11 - 1 downto 0);
    grp_fu_4822_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1244_reg_5266_pp0_iter10_reg),23));
    grp_fu_4822_p1 <= ap_const_lv23_CCD(12 - 1 downto 0);
    grp_fu_4829_p0 <= zext_ln1257_fu_3050_p1(16 - 1 downto 0);
    grp_fu_4829_p1 <= ap_const_lv23_4D(7 - 1 downto 0);
    grp_fu_4829_p2 <= ap_const_lv23_4080(15 - 1 downto 0);
    grp_fu_4838_p0 <= zext_ln1257_fu_3050_p1(16 - 1 downto 0);
    grp_fu_4838_p1 <= ap_const_lv23_7FFFD5(7 - 1 downto 0);
    grp_fu_4838_p2 <= ap_const_lv23_20080(18 - 1 downto 0);
    grp_fu_4847_p0 <= grp_fu_4847_p00(16 - 1 downto 0);
    grp_fu_4847_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2976_p3),24));
    grp_fu_4847_p1 <= ap_const_lv24_FFFF95(8 - 1 downto 0);
    grp_fu_4853_p0 <= zext_ln1257_1_reg_5451(16 - 1 downto 0);
    grp_fu_4853_p1 <= ap_const_lv24_96(8 - 1 downto 0);
    grp_fu_4853_p2 <= grp_fu_4853_p20(23 - 1 downto 0);
    grp_fu_4853_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4829_p3),24));
    grp_fu_4861_p0 <= zext_ln1257_1_reg_5451(16 - 1 downto 0);
    grp_fu_4861_p1 <= ap_const_lv24_FFFFAB(8 - 1 downto 0);
    grp_fu_4869_p0 <= grp_fu_4869_p00(16 - 1 downto 0);
    grp_fu_4869_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_fu_3110_p3),22));
    grp_fu_4869_p1 <= ap_const_lv22_3FFFEB(6 - 1 downto 0);
    grp_fu_4878_p1 <= ap_const_lv28_DD(8 - 1 downto 0);
    grp_fu_4885_p0 <= grp_fu_4885_p00(16 - 1 downto 0);
    grp_fu_4885_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_5463),21));
    grp_fu_4885_p1 <= ap_const_lv21_1D(5 - 1 downto 0);
    grp_reg_int_s_fu_2649_d <= grp_fu_4791_p3(16 downto 1);

    hBarSel_assign_proc : process(ap_block_pp0_stage0, bckgndId_load_read_reg_5071, add_ln1367_fu_3363_p2, ap_condition_5683, ap_condition_5687)
    begin
        if (((bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_boolean_1 = ap_condition_5687)) then 
                hBarSel <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_5683)) then 
                hBarSel <= add_ln1367_fu_3363_p2;
            else 
                hBarSel <= "XXX";
            end if;
        else 
            hBarSel <= "XXX";
        end if; 
    end process;


    hBarSel_1_assign_proc : process(ap_block_pp0_stage0, bckgndId_load_read_reg_5071, add_ln1730_fu_3208_p2, ap_condition_5687, ap_condition_5693)
    begin
        if (((bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_boolean_1 = ap_condition_5687)) then 
                hBarSel_1 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_5693)) then 
                hBarSel_1 <= add_ln1730_fu_3208_p2;
            else 
                hBarSel_1 <= "XXX";
            end if;
        else 
            hBarSel_1 <= "XXX";
        end if; 
    end process;


    hBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter15_reg, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter15_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_7_fu_3182_p2)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (icmp_ln1027_7_fu_3182_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (icmp_ln1027_reg_5193_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0)))) then 
            hBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_2_assign_proc : process(icmp_ln1027_reg_5193_pp0_iter17_reg, icmp_ln1027_1_reg_5291_pp0_iter17_reg, zext_ln1212_fu_3528_p1, empty_fu_3510_p1, ap_condition_5697)
    begin
        if ((ap_const_boolean_1 = ap_condition_5697)) then
            if ((icmp_ln1027_reg_5193_pp0_iter17_reg = ap_const_lv1_1)) then 
                hBarSel_2 <= empty_fu_3510_p1;
            elsif (((icmp_ln1027_1_reg_5291_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter17_reg = ap_const_lv1_0))) then 
                hBarSel_2 <= zext_ln1212_fu_3528_p1;
            else 
                hBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, icmp_ln520_reg_5189_pp0_iter17_reg, bckgndId_load_read_reg_5071, icmp_ln1027_reg_5193_pp0_iter17_reg, icmp_ln1027_1_reg_5291_pp0_iter17_reg)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter17_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1027_1_reg_5291_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_assign_proc : process(ap_block_pp0_stage0, bckgndId_load_read_reg_5071, add_ln1548_fu_3288_p2, ap_condition_5687, ap_condition_5703)
    begin
        if (((bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_boolean_1 = ap_condition_5687)) then 
                hBarSel_3 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_5703)) then 
                hBarSel_3 <= add_ln1548_fu_3288_p2;
            else 
                hBarSel_3 <= "XXX";
            end if;
        else 
            hBarSel_3 <= "XXX";
        end if; 
    end process;


    hBarSel_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter15_reg, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter15_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_6_reg_5262_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1027_6_reg_5262_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1027_reg_5193_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0)))) then 
            hBarSel_3_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_loc_1_out_o_assign_proc : process(hBarSel_3_loc_1_out_i, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_6_reg_5262_pp0_iter16_reg, zext_ln1548_fu_3294_p1, ap_condition_5707)
    begin
        if ((ap_const_boolean_1 = ap_condition_5707)) then
            if ((icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1)) then 
                hBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif (((icmp_ln1027_6_reg_5262_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0))) then 
                hBarSel_3_loc_1_out_o <= zext_ln1548_fu_3294_p1;
            else 
                hBarSel_3_loc_1_out_o <= hBarSel_3_loc_1_out_i;
            end if;
        else 
            hBarSel_3_loc_1_out_o <= hBarSel_3_loc_1_out_i;
        end if; 
    end process;


    hBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_6_reg_5262_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1027_6_reg_5262_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)))) then 
            hBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_loc_1_out_o_assign_proc : process(hBarSel_4_loc_1_out_i, icmp_ln1027_reg_5193_pp0_iter17_reg, icmp_ln1027_1_reg_5291_pp0_iter17_reg, zext_ln1212_fu_3528_p1, empty_fu_3510_p1, ap_condition_5697)
    begin
        if ((ap_const_boolean_1 = ap_condition_5697)) then
            if ((icmp_ln1027_reg_5193_pp0_iter17_reg = ap_const_lv1_1)) then 
                hBarSel_4_loc_1_out_o <= empty_fu_3510_p1;
            elsif (((icmp_ln1027_1_reg_5291_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter17_reg = ap_const_lv1_0))) then 
                hBarSel_4_loc_1_out_o <= zext_ln1212_fu_3528_p1;
            else 
                hBarSel_4_loc_1_out_o <= hBarSel_4_loc_1_out_i;
            end if;
        else 
            hBarSel_4_loc_1_out_o <= hBarSel_4_loc_1_out_i;
        end if; 
    end process;


    hBarSel_4_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, icmp_ln520_reg_5189_pp0_iter17_reg, bckgndId_load_read_reg_5071, icmp_ln1027_reg_5193_pp0_iter17_reg, icmp_ln1027_1_reg_5291_pp0_iter17_reg)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter17_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (icmp_ln520_reg_5189_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1027_1_reg_5291_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_loc_1_out_o_assign_proc : process(hBarSel_5_loc_1_out_i, icmp_ln1027_reg_5193_pp0_iter16_reg, zext_ln1730_fu_3214_p1, icmp_ln1027_7_fu_3182_p2, ap_condition_5712)
    begin
        if ((ap_const_boolean_1 = ap_condition_5712)) then
            if ((icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1)) then 
                hBarSel_5_loc_1_out_o <= ap_const_lv8_0;
            elsif (((icmp_ln1027_7_fu_3182_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0))) then 
                hBarSel_5_loc_1_out_o <= zext_ln1730_fu_3214_p1;
            else 
                hBarSel_5_loc_1_out_o <= hBarSel_5_loc_1_out_i;
            end if;
        else 
            hBarSel_5_loc_1_out_o <= hBarSel_5_loc_1_out_i;
        end if; 
    end process;


    hBarSel_5_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_7_fu_3182_p2)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (icmp_ln1027_7_fu_3182_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)))) then 
            hBarSel_5_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter15_reg, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter15_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_5_reg_5287_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1027_5_reg_5287_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1027_reg_5193_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0)))) then 
            hBarSel_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_loc_1_out_o_assign_proc : process(hBarSel_loc_1_out_i, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_5_reg_5287_pp0_iter16_reg, zext_ln1367_fu_3369_p1, ap_condition_5717)
    begin
        if ((ap_const_boolean_1 = ap_condition_5717)) then
            if ((icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1)) then 
                hBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif (((icmp_ln1027_5_reg_5287_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0))) then 
                hBarSel_loc_1_out_o <= zext_ln1367_fu_3369_p1;
            else 
                hBarSel_loc_1_out_o <= hBarSel_loc_1_out_i;
            end if;
        else 
            hBarSel_loc_1_out_o <= hBarSel_loc_1_out_i;
        end if; 
    end process;


    hBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1027_5_reg_5287_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1027_5_reg_5287_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)))) then 
            hBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_flag_1_out <= hdata_flag_1_fu_554;

    hdata_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_5189_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_1))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, hdata_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg, zext_ln507_1_fu_4343_p1)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            hdata_loc_1_out_o <= zext_ln507_1_fu_4343_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1500_fu_4337_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1019_1_fu_2484_p2 <= "1" when (xCount_V_2 = grp_reg_ap_uint_10_s_fu_2159_ap_return) else "0";
    icmp_ln1019_fu_2428_p2 <= "1" when (sub_i_i_i_read_reg_5002 = zext_ln1019_fu_2424_p1) else "0";
    icmp_ln1027_1_fu_2602_p2 <= "1" when (unsigned(ret_V_fu_2596_p2) < unsigned(barWidth_cast_cast_reg_5131)) else "0";
    icmp_ln1027_2_fu_2528_p2 <= "1" when (signed(sub_i_i_i_read_reg_5002) > signed(zext_ln1027_fu_2524_p1)) else "0";
    icmp_ln1027_3_fu_2349_p2 <= "1" when (signed(sub_i_i_i_read_reg_5002) > signed(zext_ln1027_1_fu_2345_p1)) else "0";
    icmp_ln1027_4_fu_2312_p2 <= "0" when (yCount_V_1 = ap_const_lv6_3F) else "1";
    icmp_ln1027_5_fu_2560_p2 <= "1" when (unsigned(xCount_V) < unsigned(barWidthMinSamples_read_reg_4993)) else "0";
    icmp_ln1027_6_fu_2381_p2 <= "1" when (unsigned(xCount_V_3) < unsigned(barWidthMinSamples_read_reg_4993)) else "0";
    icmp_ln1027_7_fu_3182_p2 <= "1" when (unsigned(xCount_V_1) < unsigned(ap_const_lv10_3F)) else "0";
    icmp_ln1027_8_fu_2478_p2 <= "1" when (unsigned(grp_reg_ap_uint_10_s_fu_2159_ap_return) > unsigned(xCount_V_2)) else "0";
    icmp_ln1027_fu_2081_p2 <= "1" when (ap_sig_allocacmp_x_2 = ap_const_lv16_0) else "0";
    icmp_ln1050_fu_2255_p2 <= "1" when (or_ln1050_fu_2249_p2 = ap_const_lv16_0) else "0";
    icmp_ln1236_fu_2939_p2 <= "1" when (signed(tmp_6_reg_5384) > signed(ap_const_lv22_0)) else "0";
    icmp_ln1240_fu_2965_p2 <= "1" when (signed(tmp_8_reg_5394) > signed(ap_const_lv22_0)) else "0";
    icmp_ln1244_fu_3099_p2 <= "1" when (signed(tmp_10_reg_5440) > signed(ap_const_lv22_0)) else "0";
    icmp_ln1260_fu_4403_p2 <= "0" when (tmp_11_fu_4393_p4 = ap_const_lv7_0) else "1";
    icmp_ln1261_1_fu_4433_p2 <= "1" when (signed(select_ln1261_fu_4427_p3) > signed(ap_const_lv17_0)) else "0";
    icmp_ln1261_fu_3774_p2 <= "1" when (signed(tmp_17_fu_3764_p4) > signed(ap_const_lv7_0)) else "0";
    icmp_ln1262_1_fu_4457_p2 <= "1" when (signed(select_ln1262_fu_4451_p3) > signed(ap_const_lv17_0)) else "0";
    icmp_ln1262_fu_3790_p2 <= "1" when (signed(tmp_18_fu_3780_p4) > signed(ap_const_lv7_0)) else "0";
    icmp_ln1285_fu_2225_p2 <= "1" when (or_ln1285_fu_2219_p2 = ap_const_lv16_0) else "0";
    icmp_ln1336_fu_2201_p2 <= "1" when (or_ln1336_fu_2195_p2 = ap_const_lv16_0) else "0";
    icmp_ln1428_fu_2177_p2 <= "1" when (sub40_i = zext_ln1302_fu_2063_p1) else "0";
    icmp_ln1518_fu_2123_p2 <= "1" when (or_ln1518_fu_2117_p2 = ap_const_lv16_0) else "0";
    icmp_ln1629_fu_2111_p2 <= "1" when (trunc_ln520_fu_2067_p1 = ap_const_lv8_0) else "0";
    icmp_ln1701_fu_2099_p2 <= "1" when (or_ln1701_fu_2093_p2 = ap_const_lv16_0) else "0";
    icmp_ln520_fu_2075_p2 <= "1" when (ap_sig_allocacmp_x_2 = loopWidth) else "0";
    icmp_ln691_1_fu_2261_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_2) < unsigned(passthruStartX_load)) else "0";
    icmp_ln691_2_fu_2273_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_2) < unsigned(passthruEndX_load)) else "0";
    lshr_ln1498_1_fu_4123_p4 <= gSerie_V(27 downto 1);
    lshr_ln1498_2_fu_4169_p4 <= bSerie_V(27 downto 1);
    lshr_ln1_fu_2728_p1 <= grp_fu_4800_p3;
    lshr_ln_fu_4077_p4 <= rSerie_V(27 downto 1);
    op_assign_2_fu_3979_p3 <= 
        select_ln1633_fu_3965_p3 when (fineCourseSel(0) = '1') else 
        select_ln1629_fu_3972_p3;
    or_ln1050_fu_2249_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1285_fu_2219_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1336_fu_2195_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1370_fu_3495_p2 <= (trunc_ln1370_1_fu_3491_p1 or shl_ln6_fu_3479_p3);
    or_ln1449_fu_2634_p2 <= (vHatch or ap_phi_reg_pp0_iter2_hHatch_reg_1572);
    or_ln1518_fu_2117_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1701_fu_2093_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1733_fu_3415_p2 <= (trunc_ln1733_1_fu_3411_p1 or shl_ln8_fu_3399_p3);
    or_ln691_fu_2297_p2 <= (xor_ln691_fu_2291_p2 or cmp68_not);
    outpix_val_V_10_out <= outpix_val_V_8_fu_570;

    outpix_val_V_10_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_5189_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_1))) then 
            outpix_val_V_10_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_val_V_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_val_V_18_fu_4662_p3 <= 
        rampStart_1 when (icmp_ln1027_reg_5193_pp0_iter19_reg(0) = '1') else 
        trunc_ln520_2_fu_4658_p1;
    outpix_val_V_19_fu_4668_p3 <= 
        outpix_val_V_18_fu_4662_p3 when (cmp2_i381_read_reg_5049(0) = '1') else 
        ap_const_lv10_200;
    outpix_val_V_27_fu_4324_p3 <= 
        add_ln1488 when (icmp_ln1027_reg_5193_pp0_iter19_reg(0) = '1') else 
        trunc_ln520_3_fu_4320_p1;
    outpix_val_V_28_fu_4330_p3 <= 
        outpix_val_V_27_fu_4324_p3 when (cmp2_i381_read_reg_5049(0) = '1') else 
        ap_const_lv10_200;
    outpix_val_V_29_fu_4209_p3 <= (xor_ln1498_fu_4087_p2 & tmp_s_fu_4199_p4);
    outpix_val_V_33_fu_4596_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_4592_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_val_V_35_fu_4506_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_4502_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_val_V_37_fu_4276_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_4272_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_val_V_48_fu_4261_p3 <= 
        outpix_val_V_49_fu_4235_p3 when (and_ln1817_fu_4220_p2(0) = '1') else 
        tmp_14_fu_4253_p3;
    outpix_val_V_49_fu_4235_p3 <= (xor_ln1498_2_fu_4179_p2 & tmp_1_fu_4225_p4);
    outpix_val_V_51_fu_4027_p2 <= 
        ap_const_lv10_0 when (or_ln1639_1(0) = '1') else 
        tmp_val_fu_3986_p1;
    outpix_val_V_51_fu_4027_p3 <= 
        ap_const_lv10_0 when (or_ln1639(0) = '1') else 
        tmp_val_fu_3986_p1;
    outpix_val_V_51_fu_4027_p4 <= 
        ap_const_lv2_2 when (and_ln1662_fu_4014_p2(0) = '1') else 
        ap_const_lv2_1;
    outpix_val_V_53_fu_3950_p1 <= x_2_reg_5159_pp0_iter19_reg(1 - 1 downto 0);
    outpix_val_V_54_fu_4643_p1 <= rampVal_loc_1_out_i(10 - 1 downto 0);
    outpix_val_V_55_fu_4647_p3 <= 
        outpix_val_V_54_fu_4643_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        ap_const_lv10_200;
    outpix_val_V_56_fu_4575_p2 <= std_logic_vector(unsigned(select_ln1311_fu_4567_p3) + unsigned(ap_const_lv8_90));
    outpix_val_V_57_fu_4585_p3 <= 
        zext_ln211_fu_4581_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        ap_const_lv10_200;
    outpix_val_V_58_fu_4627_p3 <= 
        tpgBarSelYuv_v_q0 when (and_ln1219_1_fu_4622_p2(0) = '1') else 
        select_ln1217_fu_4610_p3;
    outpix_val_V_59_fu_4534_p3 <= 
        tpgBarSelYuv_v_q0 when (and_ln1336_1_fu_4529_p2(0) = '1') else 
        select_ln1377_fu_4517_p3;
    outpix_val_V_60_fu_4304_p3 <= 
        tpgBarSelYuv_v_q0 when (and_ln1518_1_fu_4299_p2(0) = '1') else 
        select_ln1558_fu_4287_p3;
    outpix_val_V_61_fu_4728_p3 <= 
        ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78 when (or_ln691_reg_5247_pp0_iter20_reg(0) = '1') else 
        outpix_val_V_16_reg_5773;
    outpix_val_V_62_fu_4721_p3 <= 
        ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 when (or_ln691_reg_5247_pp0_iter20_reg(0) = '1') else 
        outpix_val_V_13_reg_5779;
    outpix_val_V_63_fu_4714_p3 <= 
        ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78 when (or_ln691_reg_5247_pp0_iter20_reg(0) = '1') else 
        outpix_val_V_12_reg_5785;
    outpix_val_V_64_fu_4489_p3 <= 
        trunc_ln1243_fu_4370_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        b_1_fu_4467_p3;
    outpix_val_V_65_fu_4475_p3 <= 
        trunc_ln1235_fu_4364_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        r_1_fu_4419_p3;
    outpix_val_V_8_out <= outpix_val_V_3_fu_562;

    outpix_val_V_8_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_5189_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_1))) then 
            outpix_val_V_8_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_val_V_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_val_V_9_out <= outpix_val_V_4_fu_566;

    outpix_val_V_9_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_5189_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_1))) then 
            outpix_val_V_9_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_val_V_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ovrlayYUV_blk_n <= ap_const_logic_1;
    ovrlayYUV_din <= pf_ovrlayYUV_U_data_out;

    ovrlayYUV_write_assign_proc : process(pf_ovrlayYUV_U_data_out_vld)
    begin
        if ((pf_ovrlayYUV_U_data_out_vld = ap_const_logic_1)) then 
            ovrlayYUV_write <= ap_const_logic_1;
        else 
            ovrlayYUV_write <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0_0_0129359_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, cmp8_read_reg_5075, p_0_0_0_0_0129359_out_i, ap_block_pp0_stage0, trunc_ln526_fu_3611_p1)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_read_reg_5075 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_0_0_0_0129359_out_o <= trunc_ln526_fu_3611_p1;
        else 
            p_0_0_0_0_0129359_out_o <= p_0_0_0_0_0129359_out_i;
        end if; 
    end process;


    p_0_0_0_0_0129359_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, cmp8_read_reg_5075, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_reg_5075 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_0_0_0_0129359_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0129359_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0131361_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, srcYUV_dout, icmp_ln520_reg_5189_pp0_iter18_reg, cmp8_read_reg_5075, p_0_1_0_0_0131361_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_read_reg_5075 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_1_0_0_0131361_out_o <= srcYUV_dout(19 downto 10);
        else 
            p_0_1_0_0_0131361_out_o <= p_0_1_0_0_0131361_out_i;
        end if; 
    end process;


    p_0_1_0_0_0131361_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, cmp8_read_reg_5075, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_reg_5075 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_1_0_0_0131361_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0131361_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_2_0_0_0133363_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, srcYUV_dout, icmp_ln520_reg_5189_pp0_iter18_reg, cmp8_read_reg_5075, p_0_2_0_0_0133363_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_read_reg_5075 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_2_0_0_0133363_out_o <= srcYUV_dout(29 downto 20);
        else 
            p_0_2_0_0_0133363_out_o <= p_0_2_0_0_0133363_out_i;
        end if; 
    end process;


    p_0_2_0_0_0133363_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, cmp8_read_reg_5075, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_reg_5075 = ap_const_lv1_1) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0))) then 
            p_0_2_0_0_0133363_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0133363_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    pf_ovrlayYUV_U_data_in_vld_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pf_ovrlayYUV_U_data_in_vld <= ap_const_logic_1;
        else 
            pf_ovrlayYUV_U_data_in_vld <= ap_const_logic_0;
        end if; 
    end process;

    pf_ovrlayYUV_U_frpsig_data_in <= ((outpix_val_V_47_reg_1939 & outpix_val_V_46_reg_1950) & outpix_val_V_45_reg_1961);
        pix_val_V_5_cast_fu_3926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_r_q0),10));

        pix_val_V_6_cast_fu_3930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_g_q0),10));

        pix_val_V_7_cast_fu_3934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_b_q0),10));

    r_1_fu_4419_p3 <= 
        ap_const_lv10_3FF when (icmp_ln1260_fu_4403_p2(0) = '1') else 
        trunc_ln_fu_4409_p4;
    r_fu_2950_p3 <= 
        ap_const_lv16_3FF when (icmp_ln1236_fu_2939_p2(0) = '1') else 
        add_ln1236_1_fu_2944_p2;

    rampVal_assign_proc : process(rampStart_1, icmp_ln1027_reg_5193_pp0_iter18_reg, icmp_ln1050_reg_5243_pp0_iter18_reg, add_ln1056_fu_3882_p2, ap_condition_5729)
    begin
        if ((ap_const_boolean_1 = ap_condition_5729)) then
            if ((icmp_ln1050_reg_5243_pp0_iter18_reg = ap_const_lv1_1)) then 
                rampVal <= rampStart_1;
            elsif (((icmp_ln1050_reg_5243_pp0_iter18_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter18_reg = ap_const_lv1_1))) then 
                rampVal <= add_ln1056_fu_3882_p2;
            else 
                rampVal <= "XXXXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_550;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_5189_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_1))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg, add_ln1664_fu_4039_p2)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_2_loc_1_out_o <= add_ln1664_fu_4039_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_new_1_out <= std_logic_vector(unsigned(op_assign_2_fu_3979_p3) + unsigned(select_ln1488_cast_reg_5126));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_558;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_5189_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter20_reg = ap_const_lv1_1))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg, zext_ln507_fu_4681_p1)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_3_loc_1_out_o <= zext_ln507_fu_4681_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1039_fu_4675_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter19_reg)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln520_reg_5189_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_5071 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln1027_reg_5193_pp0_iter18_reg, icmp_ln1050_reg_5243_pp0_iter18_reg)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_2) and (icmp_ln1050_reg_5243_pp0_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_2) and (icmp_ln1050_reg_5243_pp0_iter18_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(rampVal_loc_1_out_i, zext_ln1032_cast_reg_5136, icmp_ln1027_reg_5193_pp0_iter18_reg, icmp_ln1050_reg_5243_pp0_iter18_reg, zext_ln1056_fu_3888_p1, ap_condition_5729)
    begin
        if ((ap_const_boolean_1 = ap_condition_5729)) then
            if ((icmp_ln1050_reg_5243_pp0_iter18_reg = ap_const_lv1_1)) then 
                rampVal_loc_1_out_o <= zext_ln1032_cast_reg_5136;
            elsif (((icmp_ln1050_reg_5243_pp0_iter18_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter18_reg = ap_const_lv1_1))) then 
                rampVal_loc_1_out_o <= zext_ln1056_fu_3888_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln1027_reg_5193_pp0_iter18_reg, icmp_ln1050_reg_5243_pp0_iter18_reg)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_2) and (icmp_ln1050_reg_5243_pp0_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_2) and (icmp_ln1050_reg_5243_pp0_iter18_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1099_fu_3869_p1(2 - 1 downto 0);

    redYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            redYuv_ce0 <= ap_const_logic_1;
        else 
            redYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_4_fu_4093_p3 <= (xor_ln1498_fu_4087_p2 & lshr_ln_fu_4077_p4);
    ret_V_5_fu_4139_p3 <= (xor_ln1498_1_fu_4133_p2 & lshr_ln1498_1_fu_4123_p4);
    ret_V_6_fu_4185_p3 <= (xor_ln1498_2_fu_4179_p2 & lshr_ln1498_2_fu_4169_p4);
    ret_V_fu_2596_p2 <= std_logic_vector(unsigned(zext_ln1495_fu_2592_p1) + unsigned(ap_const_lv12_1));
    select_ln1099_fu_3603_p3 <= 
        ap_const_lv2_2 when (trunc_ln1099_fu_3600_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1120_fu_3592_p3 <= 
        ap_const_lv2_2 when (trunc_ln1120_fu_3589_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1141_fu_3581_p3 <= 
        ap_const_lv2_2 when (trunc_ln1141_fu_3578_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1162_fu_3570_p3 <= 
        ap_const_lv2_2 when (trunc_ln1162_fu_3567_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1183_fu_3559_p3 <= 
        ap_const_lv2_2 when (trunc_ln1183_fu_3556_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1217_fu_4610_p3 <= 
        tpgBarSelRgb_g_load_cast_fu_4606_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        tpgBarSelYuv_u_q0;
    select_ln1261_fu_4427_p3 <= 
        ap_const_lv17_3FF when (icmp_ln1261_reg_5657(0) = '1') else 
        u_reg_5647;
    select_ln1262_fu_4451_p3 <= 
        ap_const_lv17_3FF when (icmp_ln1262_reg_5662(0) = '1') else 
        v_reg_5652;
    select_ln1311_fu_4567_p3 <= 
        sub_ln1311_1_fu_4553_p2 when (tmp_22_fu_4546_p3(0) = '1') else 
        trunc_ln1311_2_fu_4558_p4;
    select_ln1377_fu_4517_p3 <= 
        tpgBarSelRgb_g_load_1_cast_fu_4513_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        tpgBarSelYuv_u_q0;
    select_ln1488_cast_fu_1992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1488),16));
    select_ln1558_fu_4287_p3 <= 
        tpgBarSelRgb_g_load_2_cast_fu_4283_p1 when (cmp2_i381_read_reg_5049(0) = '1') else 
        tpgBarSelYuv_u_q0;
    select_ln1629_fu_3972_p3 <= 
        ap_const_lv16_180 when (icmp_ln1629_reg_5207_pp0_iter19_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln1633_fu_3965_p3 <= 
        ap_const_lv16_0 when (icmp_ln1629_reg_5207_pp0_iter19_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln507_1_fu_3953_p3 <= 
        ap_const_lv10_3FF when (outpix_val_V_53_fu_3950_p1(0) = '1') else 
        ap_const_lv10_0;
    select_ln507_2_cast_cast_cast_cast_fu_2008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln507_2_cast_cast_cast_fu_2004_p1),10));
        select_ln507_2_cast_cast_cast_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln507_2_cast_cast),7));

    select_ln507_cast1_fu_2016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln507),10));
        select_ln507_cast_cast_fu_2012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln507_cast),10));

        sext_ln1258_1_fu_3705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4861_p3),25));

        sext_ln1259_1_fu_3745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4869_p3),25));

        sext_ln1555_fu_3677_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

        sext_ln213_1_fu_3942_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_g_q0),10));

        sext_ln213_2_fu_3946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_b_q0),10));

        sext_ln213_fu_3938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_r_q0),10));

    shl_ln1236_fu_2822_p2 <= std_logic_vector(shift_left(unsigned(tmp_2_fu_2806_p7),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln1240_fu_2888_p2 <= std_logic_vector(shift_left(unsigned(tmp_3_fu_2872_p7),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln1244_fu_3024_p2 <= std_logic_vector(shift_left(unsigned(tmp_4_fu_3008_p7),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln4_fu_3694_p3 <= (b_reg_5463_pp0_iter18_reg & ap_const_lv7_0);
    shl_ln5_fu_3724_p3 <= (r_reg_5424_pp0_iter18_reg & ap_const_lv7_0);
    shl_ln6_fu_3479_p3 <= (trunc_ln1370_fu_3475_p1 & ap_const_lv3_0);
    shl_ln7_fu_3434_p3 <= (trunc_ln1551_fu_3430_p1 & ap_const_lv4_0);
    shl_ln8_fu_3399_p3 <= (trunc_ln1733_fu_3395_p1 & ap_const_lv3_0);
    srcYUV_blk_n <= ap_const_logic_1;

    srcYUV_read_assign_proc : process(ap_enable_reg_pp0_iter19, ap_predicate_op625_read_state20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op625_read_state20 = ap_const_boolean_1))) then 
            srcYUV_read <= ap_const_logic_1;
        else 
            srcYUV_read <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1311_1_fu_4553_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1311_1_reg_5713));
    sub_ln1311_fu_3819_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1311_fu_3816_p1));
    sub_ln186_fu_2613_p2 <= std_logic_vector(unsigned(add_ln186_fu_2607_p2) - unsigned(barWidth_read_reg_5025));
    sub_ln841_1_fu_2386_p2 <= std_logic_vector(unsigned(xCount_V_3) - unsigned(barWidthMinSamples_read_reg_4993));
    sub_ln841_2_fu_2490_p2 <= std_logic_vector(unsigned(xCount_V_2) - unsigned(grp_reg_ap_uint_10_s_fu_2159_ap_return));
    sub_ln841_fu_2565_p2 <= std_logic_vector(unsigned(xCount_V) - unsigned(barWidthMinSamples_read_reg_4993));
    tBarSel_fu_3450_p2 <= (trunc_ln1551_1_fu_3446_p1 or shl_ln7_fu_3434_p3);
    tmp_11_fu_4393_p4 <= add_ln1257_2_fu_4382_p2(24 downto 18);
    tmp_13_fu_4243_p4 <= gSerie_V(27 downto 19);
    tmp_14_fu_4253_p3 <= (xor_ln1498_1_fu_4133_p2 & tmp_13_fu_4243_p4);
    tmp_17_fu_3764_p4 <= add_ln1258_2_fu_3708_p2(24 downto 18);
    tmp_18_fu_3780_p4 <= add_ln1259_2_fu_3748_p2(24 downto 18);
    tmp_19_fu_4069_p3 <= rSerie_V(3 downto 3);
    tmp_1_fu_4225_p4 <= bSerie_V(27 downto 19);
    tmp_20_fu_4115_p3 <= gSerie_V(3 downto 3);
    tmp_21_fu_4161_p3 <= bSerie_V(3 downto 3);
    tmp_22_fu_4546_p3 <= mul_ln1311_reg_5707(27 downto 27);
        tmp_2_fu_2806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q2),32));

        tmp_2_fu_2806_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q2),32));

        tmp_2_fu_2806_p3 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_2_q2),32));

        tmp_2_fu_2806_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q2),32));

        tmp_2_fu_2806_p5 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q2),32));

    tmp_2_fu_2806_p6 <= grp_fu_2141_p2(3 - 1 downto 0);
        tmp_3_fu_2872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q1),32));

        tmp_3_fu_2872_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q1),32));

        tmp_3_fu_2872_p3 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_2_q1),32));

        tmp_3_fu_2872_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q1),32));

        tmp_3_fu_2872_p5 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q1),32));

    tmp_3_fu_2872_p6 <= grp_fu_2153_p2(3 - 1 downto 0);
        tmp_4_fu_3008_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q0),32));

        tmp_4_fu_3008_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q0),32));

        tmp_4_fu_3008_p3 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_2_q0),32));

        tmp_4_fu_3008_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q0),32));

        tmp_4_fu_3008_p5 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q0),32));

    tmp_4_fu_3008_p6 <= grp_fu_2414_p2(3 - 1 downto 0);
    tmp_7_fu_2764_p1 <= grp_fu_4815_p2;
    tmp_7_fu_2764_p4 <= tmp_7_fu_2764_p1(22 downto 14);
    tmp_9_fu_2914_p1 <= grp_fu_4822_p2;
    tmp_9_fu_2914_p4 <= tmp_9_fu_2914_p1(22 downto 14);
    tmp_fu_2746_p1 <= grp_fu_4808_p2;
    tmp_fu_2746_p4 <= tmp_fu_2746_p1(22 downto 14);
    tmp_s_fu_4199_p4 <= rSerie_V(27 downto 19);
    tmp_val_4_fu_4004_p3 <= 
        ap_const_lv10_0 when (or_ln1639_2(0) = '1') else 
        tmp_val_fu_3986_p1;
    tmp_val_5_fu_3990_p3 <= 
        ap_const_lv10_0 when (or_ln1639(0) = '1') else 
        tmp_val_fu_3986_p1;
    tmp_val_fu_3986_p1 <= op_assign_2_fu_3979_p3(10 - 1 downto 0);

    tpgBarSelRgb_b_address0_assign_proc : process(bckgndId_load_read_reg_5071, zext_ln1555_1_fu_3681_p1, zext_ln1374_1_fu_3806_p1, zext_ln1215_fu_3839_p1, ap_condition_5739)
    begin
        if ((ap_const_boolean_1 = ap_condition_5739)) then
            if ((bckgndId_load_read_reg_5071 = ap_const_lv8_9)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1215_fu_3839_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_B)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1374_1_fu_3806_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_F)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1555_1_fu_3681_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, cmp2_i381_read_reg_5049)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)))) then 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_4542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),10));

        tpgBarSelRgb_b_load_2_cast_fu_4312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),10));

        tpgBarSelRgb_b_load_cast_fu_4635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),10));


    tpgBarSelRgb_g_address0_assign_proc : process(bckgndId_load_read_reg_5071, zext_ln1555_1_fu_3681_p1, zext_ln1374_1_fu_3806_p1, zext_ln1215_fu_3839_p1, ap_condition_5739)
    begin
        if ((ap_const_boolean_1 = ap_condition_5739)) then
            if ((bckgndId_load_read_reg_5071 = ap_const_lv8_9)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1215_fu_3839_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_B)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1374_1_fu_3806_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_F)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1555_1_fu_3681_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, cmp2_i381_read_reg_5049)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)))) then 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_g_load_1_cast_fu_4513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));

        tpgBarSelRgb_g_load_2_cast_fu_4283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));

        tpgBarSelRgb_g_load_cast_fu_4606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));


    tpgBarSelRgb_r_address0_assign_proc : process(bckgndId_load_read_reg_5071, zext_ln1555_1_fu_3681_p1, zext_ln1374_1_fu_3806_p1, zext_ln1215_fu_3839_p1, ap_condition_5739)
    begin
        if ((ap_const_boolean_1 = ap_condition_5739)) then
            if ((bckgndId_load_read_reg_5071 = ap_const_lv8_9)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1215_fu_3839_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_B)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1374_1_fu_3806_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_F)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1555_1_fu_3681_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, cmp2_i381_read_reg_5049)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_1)))) then 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_4502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));

        tpgBarSelRgb_r_load_2_cast_fu_4272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));

        tpgBarSelRgb_r_load_cast_fu_4592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));


    tpgBarSelYuv_u_address0_assign_proc : process(bckgndId_load_read_reg_5071, zext_ln1555_1_fu_3681_p1, zext_ln1374_1_fu_3806_p1, zext_ln1215_fu_3839_p1, ap_condition_5742)
    begin
        if ((ap_const_boolean_1 = ap_condition_5742)) then
            if ((bckgndId_load_read_reg_5071 = ap_const_lv8_9)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1215_fu_3839_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_B)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1374_1_fu_3806_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_F)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1555_1_fu_3681_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, cmp2_i381_read_reg_5049)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_assign_proc : process(bckgndId_load_read_reg_5071, zext_ln1555_1_fu_3681_p1, zext_ln1374_1_fu_3806_p1, zext_ln1215_fu_3839_p1, ap_condition_5728)
    begin
        if ((ap_const_boolean_1 = ap_condition_5728)) then
            if ((bckgndId_load_read_reg_5071 = ap_const_lv8_9)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1215_fu_3839_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_B)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1374_1_fu_3806_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_F)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1555_1_fu_3681_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0)))) then 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_assign_proc : process(bckgndId_load_read_reg_5071, zext_ln1555_1_fu_3681_p1, zext_ln1374_1_fu_3806_p1, zext_ln1215_fu_3839_p1, ap_condition_5742)
    begin
        if ((ap_const_boolean_1 = ap_condition_5742)) then
            if ((bckgndId_load_read_reg_5071 = ap_const_lv8_9)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1215_fu_3839_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_B)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1374_1_fu_3806_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_5071 = ap_const_lv8_F)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1555_1_fu_3681_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln520_reg_5189_pp0_iter18_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, cmp2_i381_read_reg_5049)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter18_reg = ap_const_lv1_0) and (cmp2_i381_read_reg_5049 = ap_const_lv1_0)))) then 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1555_fu_3456_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_0_address0 <= zext_ln1244_fu_2923_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address1 <= zext_ln1240_fu_2773_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address2 <= zext_ln1236_fu_2755_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_1_address0 <= zext_ln1244_fu_2923_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address1 <= zext_ln1240_fu_2773_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address2 <= zext_ln1236_fu_2755_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_2_address0 <= zext_ln1244_fu_2923_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address1 <= zext_ln1240_fu_2773_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address2 <= zext_ln1236_fu_2755_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_3_address0 <= zext_ln1244_fu_2923_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address1 <= zext_ln1240_fu_2773_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address2 <= zext_ln1236_fu_2755_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_4_address0 <= zext_ln1244_fu_2923_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address1 <= zext_ln1240_fu_2773_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address2 <= zext_ln1236_fu_2755_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1310_fu_3058_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1374_fu_3501_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgTartanBarArray_ce0 <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1027_fu_3178_p1 <= xCount_V_1(6 - 1 downto 0);
    trunc_ln1099_fu_3600_p1 <= x_2_reg_5159_pp0_iter17_reg(1 - 1 downto 0);
    trunc_ln1120_fu_3589_p1 <= x_2_reg_5159_pp0_iter17_reg(1 - 1 downto 0);
    trunc_ln1141_fu_3578_p1 <= x_2_reg_5159_pp0_iter17_reg(1 - 1 downto 0);
    trunc_ln1162_fu_3567_p1 <= x_2_reg_5159_pp0_iter17_reg(1 - 1 downto 0);
    trunc_ln1183_fu_3556_p1 <= x_2_reg_5159_pp0_iter17_reg(1 - 1 downto 0);
    trunc_ln1219_fu_4603_p1 <= x_2_reg_5159_pp0_iter19_reg(1 - 1 downto 0);
    trunc_ln1235_fu_4364_p1 <= r_reg_5424_pp0_iter19_reg(10 - 1 downto 0);
    trunc_ln1236_1_fu_2932_p3 <= (trunc_ln1236_2_reg_5379 & ap_const_lv2_0);
    trunc_ln1236_2_fu_2828_p1 <= tmp_2_fu_2806_p7(14 - 1 downto 0);
    trunc_ln1239_fu_4367_p1 <= g_reg_5430_pp0_iter19_reg(10 - 1 downto 0);
    trunc_ln1240_1_fu_2958_p3 <= (trunc_ln1240_2_reg_5389 & ap_const_lv2_0);
    trunc_ln1240_2_fu_2894_p1 <= tmp_3_fu_2872_p7(14 - 1 downto 0);
    trunc_ln1243_fu_4370_p1 <= b_reg_5463_pp0_iter19_reg(10 - 1 downto 0);
    trunc_ln1244_1_fu_3092_p3 <= (trunc_ln1244_2_reg_5435 & ap_const_lv2_0);
    trunc_ln1244_2_fu_3030_p1 <= tmp_4_fu_3008_p7(14 - 1 downto 0);
    trunc_ln1257_1_fu_3691_p1 <= grp_fu_4853_p3(18 - 1 downto 0);
    trunc_ln1257_fu_4379_p1 <= grp_fu_4885_p2(18 - 1 downto 0);
    trunc_ln1261_fu_4439_p1 <= select_ln1261_fu_4427_p3(10 - 1 downto 0);
    trunc_ln1262_fu_4463_p1 <= select_ln1262_fu_4451_p3(10 - 1 downto 0);
    trunc_ln1267_fu_4496_p1 <= x_2_reg_5159_pp0_iter19_reg(1 - 1 downto 0);
    trunc_ln1311_2_fu_4558_p4 <= mul_ln1311_reg_5707(26 downto 19);
    trunc_ln1311_fu_3816_p1 <= grp_fu_4878_p2(27 - 1 downto 0);
    trunc_ln1336_fu_4499_p1 <= x_2_reg_5159_pp0_iter19_reg(1 - 1 downto 0);
    trunc_ln1370_1_fu_3491_p1 <= hBarSel_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1370_fu_3475_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1423_fu_3467_p1 <= x_2_reg_5159_pp0_iter17_reg(1 - 1 downto 0);
    trunc_ln1499_1_fu_4111_p1 <= gSerie_V(1 - 1 downto 0);
    trunc_ln1499_2_fu_4157_p1 <= bSerie_V(1 - 1 downto 0);
    trunc_ln1499_fu_4065_p1 <= rSerie_V(1 - 1 downto 0);
    trunc_ln1518_fu_4269_p1 <= x_2_reg_5159_pp0_iter19_reg(1 - 1 downto 0);
    trunc_ln1551_1_fu_3446_p1 <= hBarSel_3_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1551_fu_3430_p1 <= vBarSel_2_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1662_fu_4011_p1 <= x_2_reg_5159_pp0_iter19_reg(1 - 1 downto 0);
    trunc_ln1689_fu_3653_p1 <= x_2_reg_5159_pp0_iter18_reg(1 - 1 downto 0);
    trunc_ln1733_1_fu_3411_p1 <= hBarSel_5_loc_1_out_i(4 - 1 downto 0);
    trunc_ln1733_fu_3395_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1817_fu_4217_p1 <= x_2_reg_5159_pp0_iter19_reg(1 - 1 downto 0);
    trunc_ln520_10_fu_3204_p1 <= hBarSel_5_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_1_fu_2071_p1 <= ap_sig_allocacmp_x_2(11 - 1 downto 0);
    trunc_ln520_2_fu_4658_p1 <= rampVal_3_loc_1_out_i(10 - 1 downto 0);
    trunc_ln520_3_fu_4320_p1 <= hdata_loc_1_out_i(10 - 1 downto 0);
    trunc_ln520_4_fu_3878_p1 <= rampVal_loc_1_out_i(10 - 1 downto 0);
    trunc_ln520_5_fu_3518_p1 <= hBarSel_4_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_6_fu_3323_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_7_fu_3142_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln520_8_fu_3359_p1 <= hBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_9_fu_3284_p1 <= hBarSel_3_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_fu_2067_p1 <= ap_sig_allocacmp_x_2(8 - 1 downto 0);
    trunc_ln526_fu_3611_p1 <= srcYUV_dout(10 - 1 downto 0);
    trunc_ln_fu_4409_p4 <= add_ln1257_3_fu_4388_p2(17 downto 8);

    vBarSel_assign_proc : process(ap_block_pp0_stage0, bckgndId_load_read_reg_5071, add_ln1348_fu_3327_p2, ap_condition_5750, ap_condition_5754)
    begin
        if (((bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_boolean_1 = ap_condition_5754)) then 
                vBarSel <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_5750)) then 
                vBarSel <= add_ln1348_fu_3327_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(ap_block_pp0_stage0, bckgndId_load_read_reg_5071, xor_ln1713_fu_3146_p2, ap_condition_5760, ap_condition_5764)
    begin
        if (((bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_boolean_1 = ap_condition_5764)) then 
                vBarSel_1 <= ap_const_lv1_0;
            elsif ((ap_const_boolean_1 = ap_condition_5760)) then 
                vBarSel_1 <= xor_ln1713_fu_3146_p2;
            else 
                vBarSel_1 <= "X";
            end if;
        else 
            vBarSel_1 <= "X";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter15_reg, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1701_reg_5203_pp0_iter15_reg, icmp_ln1701_reg_5203_pp0_iter16_reg, and_ln1706_reg_5254_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (icmp_ln1701_reg_5203_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1706_reg_5254_pp0_iter16_reg)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (icmp_ln1701_reg_5203_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_assign_proc : process(ap_block_pp0_stage0, bckgndId_load_read_reg_5071, add_ln1530_fu_3256_p2, ap_condition_5770, ap_condition_5774)
    begin
        if (((bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_boolean_1 = ap_condition_5774)) then 
                vBarSel_2 <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_5770)) then 
                vBarSel_2 <= add_ln1530_fu_3256_p2;
            else 
                vBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter15_reg, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1518_reg_5213_pp0_iter15_reg, icmp_ln1518_reg_5213_pp0_iter16_reg, and_ln1523_reg_5258_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1518_reg_5213_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1523_reg_5258_pp0_iter16_reg)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1518_reg_5213_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0)))) then 
            vBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_assign_proc : process(vBarSel_2_loc_1_out_i, icmp_ln1518_reg_5213_pp0_iter16_reg, add_ln1530_fu_3256_p2, ap_condition_5707, ap_condition_5778)
    begin
        if ((ap_const_boolean_1 = ap_condition_5707)) then
            if ((icmp_ln1518_reg_5213_pp0_iter16_reg = ap_const_lv1_1)) then 
                vBarSel_2_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_5778)) then 
                vBarSel_2_loc_1_out_o <= add_ln1530_fu_3256_p2;
            else 
                vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
            end if;
        else 
            vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1518_reg_5213_pp0_iter16_reg, and_ln1523_reg_5258_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1518_reg_5213_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_F) and (icmp_ln1518_reg_5213_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1523_reg_5258_pp0_iter16_reg)))) then 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_assign_proc : process(vBarSel_3_loc_1_out_i, icmp_ln1701_reg_5203_pp0_iter16_reg, zext_ln1713_fu_3152_p1, ap_condition_5712, ap_condition_5782)
    begin
        if ((ap_const_boolean_1 = ap_condition_5712)) then
            if ((icmp_ln1701_reg_5203_pp0_iter16_reg = ap_const_lv1_1)) then 
                vBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_5782)) then 
                vBarSel_3_loc_1_out_o <= zext_ln1713_fu_3152_p1;
            else 
                vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
            end if;
        else 
            vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1701_reg_5203_pp0_iter16_reg, and_ln1706_reg_5254_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (icmp_ln1701_reg_5203_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_13) and (icmp_ln1701_reg_5203_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1706_reg_5254_pp0_iter16_reg)))) then 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter15_reg, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1336_reg_5231_pp0_iter15_reg, icmp_ln1336_reg_5231_pp0_iter16_reg, and_ln1341_reg_5283_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1336_reg_5231_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1341_reg_5283_pp0_iter16_reg)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1336_reg_5231_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter15_reg = ap_const_lv1_0)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(vBarSel_loc_1_out_i, icmp_ln1336_reg_5231_pp0_iter16_reg, zext_ln1348_fu_3333_p1, ap_condition_5717, ap_condition_5786)
    begin
        if ((ap_const_boolean_1 = ap_condition_5717)) then
            if ((icmp_ln1336_reg_5231_pp0_iter16_reg = ap_const_lv1_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_5786)) then 
                vBarSel_loc_1_out_o <= zext_ln1348_fu_3333_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter16_reg, icmp_ln1027_reg_5193_pp0_iter16_reg, icmp_ln1336_reg_5231_pp0_iter16_reg, and_ln1341_reg_5283_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1336_reg_5231_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_5071 = ap_const_lv8_B) and (icmp_ln1336_reg_5231_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_5193_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1341_reg_5283_pp0_iter16_reg)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_1_address0 <= zext_ln1459_fu_3801_p1(2 - 1 downto 0);

    whiYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_1_ce0 <= ap_const_logic_1;
        else 
            whiYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_address0 <= zext_ln1183_fu_3849_p1(2 - 1 downto 0);

    whiYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_ce0 <= ap_const_logic_1;
        else 
            whiYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1498_1_fu_4133_p2 <= (trunc_ln1499_1_fu_4111_p1 xor tmp_20_fu_4115_p3);
    xor_ln1498_2_fu_4179_p2 <= (trunc_ln1499_2_fu_4157_p1 xor tmp_21_fu_4161_p3);
    xor_ln1498_fu_4087_p2 <= (trunc_ln1499_fu_4065_p1 xor tmp_19_fu_4069_p3);
    xor_ln1713_fu_3146_p2 <= (trunc_ln520_7_fu_3142_p1 xor ap_const_lv1_1);
    xor_ln691_1_fu_2267_p2 <= (icmp_ln691_1_fu_2261_p2 xor ap_const_lv1_1);
    xor_ln691_fu_2291_p2 <= (ap_const_lv1_1 xor and_ln691_1_fu_2285_p2);
    zext_ln1019_fu_2424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V_2),11));
    zext_ln1027_1_fu_2345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V_3),11));
    zext_ln1027_fu_2524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V),11));
    zext_ln1032_cast_fu_2000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1032),16));
    zext_ln1056_fu_3888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1056_fu_3882_p2),16));
    zext_ln1099_fu_3869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660),64));
    zext_ln1120_fu_3864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649),64));
    zext_ln1141_fu_3859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638),64));
    zext_ln1162_fu_3854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627),64));
    zext_ln1183_fu_3849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616),64));
    zext_ln1212_fu_3528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1212_fu_3522_p2),8));
    zext_ln1215_fu_3839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_4_loc_1_out_i),64));
    zext_ln1236_fu_2755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_2746_p4),64));
    zext_ln1240_fu_2773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_2764_p4),64));
    zext_ln1244_fu_2923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_2914_p4),64));
    zext_ln1257_1_fu_3054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2976_p3),24));
    zext_ln1257_4_fu_4373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4885_p2),25));
    zext_ln1257_6_fu_4376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1257_1_reg_5637),25));
    zext_ln1257_fu_3050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_2950_p3),23));
    zext_ln1258_fu_3701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_3694_p3),25));
    zext_ln1259_1_fu_3741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1259_fu_3735_p2),25));
    zext_ln1259_fu_3731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_fu_3724_p3),24));
    zext_ln1302_fu_2063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_2),17));
    zext_ln1310_fu_3058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_reg_5309_pp0_iter14_reg),64));
    zext_ln1348_fu_3333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1348_fu_3327_p2),8));
    zext_ln1367_fu_3369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1367_fu_3363_p2),8));
    zext_ln1374_1_fu_3806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1374_fu_3501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1370_fu_3495_p2),64));
    zext_ln1459_fu_3801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605),64));
    zext_ln1474_fu_3796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594),64));
    zext_ln1495_fu_2592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_V),12));
    zext_ln1548_fu_3294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1548_fu_3288_p2),8));
    zext_ln1555_1_fu_3681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1555_fu_3677_p1),64));
    zext_ln1555_fu_3456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_3450_p2),64));
    zext_ln1713_fu_3152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1713_fu_3146_p2),8));
    zext_ln1730_fu_3214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1730_fu_3208_p2),8));
    zext_ln1739_1_fu_3656_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DPtpgBarArray_q0),64));
    zext_ln1739_fu_3421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1733_fu_3415_p2),64));
    zext_ln211_fu_4581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outpix_val_V_56_fu_4575_p2),10));
    zext_ln507_1_fu_4343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1500_fu_4337_p2),16));
    zext_ln507_fu_4681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1039_fu_4675_p2),16));
    zext_ln840_fu_3236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_6_fu_3230_p2),10));

    zonePlateVAddr_assign_proc : process(shl_ln, ap_block_pp0_stage0, bckgndId_load_read_reg_5071, add_ln1296_fu_2668_p2, ap_condition_5798, ap_condition_5802)
    begin
        if (((bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_boolean_1 = ap_condition_5802)) then 
                zonePlateVAddr <= shl_ln;
            elsif ((ap_const_boolean_1 = ap_condition_5798)) then 
                zonePlateVAddr <= add_ln1296_fu_2668_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter3_reg, icmp_ln520_reg_5189_pp0_iter4_reg, icmp_ln1285_reg_5235_pp0_iter3_reg, icmp_ln1285_reg_5235_pp0_iter4_reg, and_ln1292_reg_5239_pp0_iter4_reg)
    begin
        if ((((bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1285_reg_5235_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1292_reg_5239_pp0_iter4_reg)) or ((bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1285_reg_5235_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter3_reg = ap_const_lv1_0)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(shl_ln, zonePlateVAddr_loc_1_out_i, icmp_ln1285_reg_5235_pp0_iter4_reg, and_ln1292_reg_5239_pp0_iter4_reg, add_ln1296_fu_2668_p2, ap_condition_5806)
    begin
        if ((ap_const_boolean_1 = ap_condition_5806)) then
            if ((icmp_ln1285_reg_5235_pp0_iter4_reg = ap_const_lv1_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_ln;
            elsif (((icmp_ln1285_reg_5235_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1292_reg_5239_pp0_iter4_reg))) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1296_fu_2668_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_5071, icmp_ln520_reg_5189_pp0_iter4_reg, icmp_ln1285_reg_5235_pp0_iter4_reg, and_ln1292_reg_5239_pp0_iter4_reg)
    begin
        if ((((bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1285_reg_5235_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter4_reg = ap_const_lv1_0)) or ((bckgndId_load_read_reg_5071 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1285_reg_5235_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_5189_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1292_reg_5239_pp0_iter4_reg)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
