# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ece383_hw7.srcs/sources_1/imports/Homework_7/button_debounce.vhdl" \
"../../../../ece383_hw7.srcs/sources_1/imports/Homework_7/lec10.vhdl" \
"../../../../ece383_hw7.srcs/sources_1/imports/Homework_7/hw07_tb.vhdl" \

# Do not sort compile order
nosort
